Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:38:27 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul16/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src29_reg[0]/C
src29_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src29_reg[0]/D
src29_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  288          inf        0.000                      0                  288           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.821ns (48.964%)  route 5.025ns (51.036%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.743 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.711     7.454    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.846 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.846    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.827ns (49.157%)  route 4.993ns (50.843%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.602    compressor/chain2_0/carryout[19]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.761 r  compressor/chain2_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.679     7.440    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.380     9.820 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.820    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.807ns  (logic 4.917ns (50.132%)  route 4.891ns (49.868%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.602    compressor/chain2_0/carryout[19]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.832 r  compressor/chain2_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.577     7.409    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.399     9.807 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.807    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.736ns (48.366%)  route 5.056ns (51.634%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.654 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.742     7.396    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     9.792 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.792    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 4.781ns (48.835%)  route 5.009ns (51.165%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.694 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.695     7.389    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401     9.790 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.790    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 4.589ns (46.933%)  route 5.189ns (53.067%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.790 r  compressor/chain1_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.853     4.643    compressor/chain2_0/lut4_gene21_0[7]
    SLICE_X3Y81                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.230     4.873 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.873    compressor/chain2_0/prop[7]
    SLICE_X3Y81                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.172 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.172    compressor/chain2_0/carryout[7]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.402 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.953     7.355    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     9.779 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.779    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 4.909ns (50.238%)  route 4.862ns (49.762%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.602    compressor/chain2_0/carryout[19]
    SLICE_X3Y85                                                       r  compressor/chain2_0/carry4_inst5/CI
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.836 r  compressor/chain2_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.548     7.384    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.387     9.771 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.771    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.756ns (48.710%)  route 5.008ns (51.290%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.513    compressor/chain2_0/carryout[15]
    SLICE_X3Y84                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.672 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.694     7.366    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.765 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.765    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.748ns  (logic 4.746ns (48.691%)  route 5.001ns (51.309%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.658 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.688     7.345    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402     9.748 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.748    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.677ns (48.086%)  route 5.050ns (51.914%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.309     1.650    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X0Y75                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.097     1.747 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.747    compressor/chain0_0/lut6_2_inst2_n_1
    SLICE_X0Y75                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.048 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=6, routed)           1.074     3.122    compressor/chain1_0/lut6_2_inst2/I1
    SLICE_X0Y79                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I1
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.097     3.219 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.219    compressor/chain1_0/prop[2]
    SLICE_X0Y79                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.520 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.520    compressor/chain1_0/carryout[3]
    SLICE_X0Y80                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.609 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.609    compressor/chain1_0/carryout[7]
    SLICE_X0Y81                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.698 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.698    compressor/chain1_0/carryout[11]
    SLICE_X0Y82                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.857 r  compressor/chain1_0/carry4_inst3/O[0]
                         net (fo=2, routed)           0.931     4.788    compressor/chain2_0/lut4_gene21_0[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/lut2_prop9/I0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.224     5.012 r  compressor/chain2_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.012    compressor/chain2_0/prop[9]
    SLICE_X3Y82                                                       r  compressor/chain2_0/carry4_inst2/S[1]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.424 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.424    compressor/chain2_0/carryout[11]
    SLICE_X3Y83                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.583 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.736     7.319    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     9.727 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.727    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src18_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.395%)  route 0.068ns (34.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src18_reg[9]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[9]/Q
                         net (fo=5, routed)           0.068     0.196    src18[9]
    SLICE_X6Y84          FDRE                                         r  src18_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src16_reg[10]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[10]/Q
                         net (fo=5, routed)           0.066     0.207    src16[10]
    SLICE_X6Y84          FDRE                                         r  src16_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.909%)  route 0.107ns (43.091%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  src17_reg[3]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[3]/Q
                         net (fo=5, routed)           0.107     0.248    src17[3]
    SLICE_X6Y84          FDRE                                         r  src17_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.680%)  route 0.108ns (43.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  src16_reg[5]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[5]/Q
                         net (fo=5, routed)           0.108     0.249    src16[5]
    SLICE_X6Y81          FDRE                                         r  src16_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.455%)  route 0.109ns (43.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  src15_reg[12]/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[12]/Q
                         net (fo=7, routed)           0.109     0.250    src15[12]
    SLICE_X5Y85          FDRE                                         r  src15_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.424%)  route 0.109ns (43.577%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.109     0.250    src9[3]
    SLICE_X2Y79          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.398%)  route 0.109ns (43.602%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  src12_reg[5]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[5]/Q
                         net (fo=5, routed)           0.109     0.250    src12[5]
    SLICE_X6Y79          FDRE                                         r  src12_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[2]/Q
                         net (fo=5, routed)           0.110     0.251    src13[2]
    SLICE_X2Y81          FDRE                                         r  src13_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (56.051%)  route 0.111ns (43.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  src21_reg[5]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src21_reg[5]/Q
                         net (fo=5, routed)           0.111     0.252    src21[5]
    SLICE_X6Y84          FDRE                                         r  src21_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src5[1]
    SLICE_X3Y79          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------





