Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 30 13:16:41 2025
| Host         : Plup running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           31 |
| Yes          | No                    | No                     |             104 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------+-------------------------------------+------------------+----------------+
|       Clock Signal      |        Enable Signal       |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------+-------------------------------------+------------------+----------------+
| ~clk6p25m_BUFG          |                            |                                     |                1 |              2 |
|  clk_10hz_count_reg[22] |                            | clear                               |                4 |             28 |
| ~clk6p25m_BUFG          |                            | oled_inst/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk6p25m_BUFG          | oled_inst/delay[0]_i_1_n_0 |                                     |                5 |             40 |
|  clk_IBUF_BUFG          |                            |                                     |                7 |             54 |
| ~clk6p25m_BUFG          | oled_inst/state            |                                     |                9 |             64 |
| ~clk6p25m_BUFG          |                            | oled_inst/spi_word[39]_i_1_n_0      |               22 |             90 |
+-------------------------+----------------------------+-------------------------------------+------------------+----------------+


