<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1124{left:590px;bottom:68px;letter-spacing:0.09px;}
#t2_1124{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1124{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1124{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1124{left:117px;bottom:1088px;letter-spacing:-0.12px;}
#t6_1124{left:117px;bottom:1069px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t7_1124{left:117px;bottom:1051px;letter-spacing:-0.13px;}
#t8_1124{left:90px;bottom:1033px;letter-spacing:-0.07px;}
#t9_1124{left:90px;bottom:1014px;letter-spacing:-0.12px;}
#ta_1124{left:117px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_1124{left:145px;bottom:978px;letter-spacing:-0.14px;}
#tc_1124{left:172px;bottom:959px;letter-spacing:-0.14px;}
#td_1124{left:172px;bottom:941px;letter-spacing:-0.13px;}
#te_1124{left:145px;bottom:923px;letter-spacing:-0.11px;}
#tf_1124{left:172px;bottom:904px;letter-spacing:-0.14px;}
#tg_1124{left:172px;bottom:886px;letter-spacing:-0.13px;}
#th_1124{left:117px;bottom:868px;letter-spacing:-0.07px;}
#ti_1124{left:90px;bottom:849px;letter-spacing:-0.07px;}
#tj_1124{left:90px;bottom:831px;letter-spacing:-0.1px;}
#tk_1124{left:117px;bottom:813px;letter-spacing:-0.1px;}
#tl_1124{left:90px;bottom:794px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_1124{left:90px;bottom:776px;letter-spacing:-0.11px;}
#tn_1124{left:90px;bottom:758px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#to_1124{left:90px;bottom:739px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_1124{left:69px;bottom:721px;letter-spacing:-0.14px;}
#tq_1124{left:69px;bottom:684px;letter-spacing:0.12px;word-spacing:0.03px;}
#tr_1124{left:69px;bottom:661px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#ts_1124{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_1124{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tu_1124{left:69px;bottom:591px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tv_1124{left:69px;bottom:570px;letter-spacing:-0.15px;}
#tw_1124{left:210px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1124{left:209px;bottom:553px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ty_1124{left:210px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_1124{left:210px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#t10_1124{left:209px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_1124{left:210px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_1124{left:210px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_1124{left:210px;bottom:429px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#t14_1124{left:470px;bottom:429px;}
#t15_1124{left:478px;bottom:429px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t16_1124{left:209px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_1124{left:210px;bottom:391px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#t18_1124{left:209px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t19_1124{left:210px;bottom:353px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1a_1124{left:210px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1b_1124{left:210px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_1124{left:210px;bottom:289px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#t1d_1124{left:209px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_1124{left:210px;bottom:250px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1f_1124{left:210px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_1124{left:209px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_1124{left:210px;bottom:191px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1i_1124{left:209px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_1124{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1124{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1124{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_1124{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1124{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1124{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1124" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1124" style="-webkit-user-select: none;"><object width="935" height="1210" data="1124/1124.svg" type="image/svg+xml" id="pdf1124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1124" class="t s1_1124">INT n/INTO/INT3/INT1—Call to Interrupt Procedure </span>
<span id="t2_1124" class="t s2_1124">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1124" class="t s1_1124">3-528 </span><span id="t4_1124" class="t s1_1124">Vol. 2A </span>
<span id="t5_1124" class="t s3_1124">ShadowStackPush8B(oldCS); (* Padded with 48 high-order bits of 0 *) </span>
<span id="t6_1124" class="t s3_1124">ShadowStackPush8B(oldCSBASE + oldRIP); (* Padded with 32 high-order bits of 0 for 32 bit LIP*) </span>
<span id="t7_1124" class="t s3_1124">ShadowStackPush8B(tempSSP); </span>
<span id="t8_1124" class="t s3_1124">FI; </span>
<span id="t9_1124" class="t s3_1124">IF EndbranchEnabled (CPL) </span>
<span id="ta_1124" class="t s3_1124">IF CPL = 3 </span>
<span id="tb_1124" class="t s3_1124">THEN </span>
<span id="tc_1124" class="t s3_1124">IA32_U_CET.TRACKER = WAIT_FOR_ENDBRANCH </span>
<span id="td_1124" class="t s3_1124">IA32_U_CET.SUPPRESS = 0 </span>
<span id="te_1124" class="t s3_1124">ELSE </span>
<span id="tf_1124" class="t s3_1124">IA32_S_CET.TRACKER = WAIT_FOR_ENDBRANCH </span>
<span id="tg_1124" class="t s3_1124">IA32_S_CET.SUPPRESS = 0 </span>
<span id="th_1124" class="t s3_1124">FI; </span>
<span id="ti_1124" class="t s3_1124">FI; </span>
<span id="tj_1124" class="t s3_1124">IF IDT gate is interrupt gate </span>
<span id="tk_1124" class="t s3_1124">THEN IF := 0; FI; (* Interrupt flag set to 0; interrupts disabled *) </span>
<span id="tl_1124" class="t s3_1124">TF := 0; </span>
<span id="tm_1124" class="t s3_1124">NT := 0; </span>
<span id="tn_1124" class="t s3_1124">VM := 0; </span>
<span id="to_1124" class="t s3_1124">RF := 0; </span>
<span id="tp_1124" class="t s3_1124">END; </span>
<span id="tq_1124" class="t s4_1124">Flags Affected </span>
<span id="tr_1124" class="t s5_1124">The EFLAGS register is pushed onto the stack. The IF, TF, NT, AC, RF, and VM flags may be cleared, depending on </span>
<span id="ts_1124" class="t s5_1124">the mode of operation of the processor when the INT instruction is executed (see the “Operation” section). If the </span>
<span id="tt_1124" class="t s5_1124">interrupt uses a task gate, any flags may be set or cleared, controlled by the EFLAGS image in the new task’s TSS. </span>
<span id="tu_1124" class="t s4_1124">Protected Mode Exceptions </span>
<span id="tv_1124" class="t s5_1124">#GP(error_code) </span><span id="tw_1124" class="t s5_1124">If the instruction pointer in the IDT or in the interrupt, trap, or task gate is beyond the code </span>
<span id="tx_1124" class="t s5_1124">segment limits. </span>
<span id="ty_1124" class="t s5_1124">If the segment selector in the interrupt, trap, or task gate is NULL. </span>
<span id="tz_1124" class="t s5_1124">If an interrupt, trap, or task gate, code segment, or TSS segment selector index is outside its </span>
<span id="t10_1124" class="t s5_1124">descriptor table limits. </span>
<span id="t11_1124" class="t s5_1124">If the vector selects a descriptor outside the IDT limits. </span>
<span id="t12_1124" class="t s5_1124">If an IDT descriptor is not an interrupt, trap, or task gate. </span>
<span id="t13_1124" class="t s5_1124">If an interrupt is generated by the INT </span><span id="t14_1124" class="t s6_1124">n</span><span id="t15_1124" class="t s5_1124">, INT3, or INTO instruction and the DPL of an interrupt, </span>
<span id="t16_1124" class="t s5_1124">trap, or task gate is less than the CPL. </span>
<span id="t17_1124" class="t s5_1124">If the segment selector in an interrupt or trap gate does not point to a segment descriptor for </span>
<span id="t18_1124" class="t s5_1124">a code segment. </span>
<span id="t19_1124" class="t s5_1124">If the segment selector for a TSS has its local/global bit set for local. </span>
<span id="t1a_1124" class="t s5_1124">If a TSS segment descriptor specifies that the TSS is busy or not available. </span>
<span id="t1b_1124" class="t s5_1124">If SSP in IA32_PLi_SSP (where i is the new CPL) is not 8 byte aligned. </span>
<span id="t1c_1124" class="t s5_1124">If the token and the stack frame to be pushed on shadow stack are not contained in a naturally </span>
<span id="t1d_1124" class="t s5_1124">aligned 32-byte region of the shadow stack. </span>
<span id="t1e_1124" class="t s5_1124">If “supervisor Shadow Stack” token on new shadow stack is marked busy. </span>
<span id="t1f_1124" class="t s5_1124">If destination mode is 32-bit or compatibility mode, but SSP address in “supervisor shadow </span>
<span id="t1g_1124" class="t s5_1124">stack” token is beyond 4GB. </span>
<span id="t1h_1124" class="t s5_1124">If SSP address in “supervisor shadow stack” token does not match SSP address in </span>
<span id="t1i_1124" class="t s5_1124">IA32_PLi_SSP (where i is the new CPL). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
