
         Lattice Mapping Report File for Design Module 'Sensor_Board'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     Sensor_Board_Sensor_Board.ngd -o Sensor_Board_Sensor_Board_map.ncd -pr
     Sensor_Board_Sensor_Board.prf -mp Sensor_Board_Sensor_Board.mrp -lpf C:/Use
     rs/22822/Desktop/Sensor_Board/Sensor_Board/Sensor_Board_Sensor_Board.lpf
     -lpf C:/Users/22822/Desktop/Sensor_Board/Sensor_Board.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  06/11/17  23:24:09

Design Summary
--------------

   Number of registers:    245 out of  4635 (5%)
      PFU registers:          245 out of  4320 (6%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       544 out of  2160 (25%)
      SLICEs as Logic/ROM:    544 out of  2160 (25%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         86 out of  2160 (4%)
   Number of LUT4s:        1086 out of  4320 (25%)
      Number used as logic LUTs:        914
      Number used as distributed RAM:     0
      Number used as ripple logic:      172
      Number used as shift registers:     0
   Number of PIO sites used: 56 + 4(JTAG) out of 105 (57%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk_c: 155 loads, 155 rising, 0 falling (Driver: PIO clk )
     Net ds18b20_interface_u1/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver:
     ds18b20_interface_u1/clk_1mhz_142 )

                                    Page 1




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

Design Summary (cont)
---------------------
   Number of Clock Enables:  59
     Net clk_c_enable_118: 3 loads, 3 LSLICEs
     Net clk_c_enable_39: 3 loads, 3 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_1: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_138: 4 loads, 4 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_3: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_4: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_5: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_8: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_9: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_12: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_13: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_14: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_15: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_16: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_17: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_19: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_21: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_23: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_24: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_25: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_27: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_28: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_117: 1 loads, 1 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_127: 2 loads, 2 LSLICEs
     Net mpu6050_iic_u1/clk_c_enable_139: 1 loads, 1 LSLICEs
     Net clk_c_enable_108: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_99: 8 loads, 8 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_22: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_78: 4 loads, 4 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_62: 10 loads, 10 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_26: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_29: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_30: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_31: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_32: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_134: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_34: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_38: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_40: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_41: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_43: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_44: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_71: 4 loads, 4 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_64: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_84: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_102: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_104: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_105: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_106: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_132: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_131: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_130: 3 loads, 3 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_129: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_121: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_122: 1 loads, 1 LSLICEs

                                    Page 2




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

Design Summary (cont)
---------------------
     Net ds18b20_interface_u1/clk_c_enable_126: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/one_wire_N_896: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_128: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/clk_c_enable_133: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net n23851: 11 loads, 11 LSLICEs
     Net mpu6050_iic_u1/n11491: 4 loads, 4 LSLICEs
     Net mpu6050_iic_u1/n11506: 2 loads, 2 LSLICEs
     Net mpu6050_iic_u1/n20592: 2 loads, 2 LSLICEs
     Net coordinate_process_u1/n22162: 1 loads, 1 LSLICEs
     Net ds18b20_interface_u1/n23964: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/n11522: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/n11519: 2 loads, 2 LSLICEs
     Net ds18b20_interface_u1/n11516: 3 loads, 3 LSLICEs
     Net ds18b20_interface_u1/n11511: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_back_2_N_737_2: 74 loads
     Net state_0: 57 loads
     Net state_1: 53 loads
     Net ds18b20_dataprocess_u1/tem_flag_N_1496: 38 loads
     Net x_2: 36 loads
     Net x_3: 36 loads
     Net mpu6050_iic_u1/times_0: 33 loads
     Net y_3: 33 loads
     Net x_1: 32 loads
     Net y_0: 30 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| seg_led_1[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| scl                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| one_wire            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sda                 | BIDIR     | LVCMOS25  |            |

                                    Page 3




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| ir                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[8]              | OUTPUT    | LVCMOS25  |            |

                                    Page 4




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| row[9]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[10]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[11]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[12]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[13]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[14]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[15]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_2[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg_led_1[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i21579 undriven or does not drive anything - clipped.
Signal n6328 was merged into signal ds18b20_interface_u1/one_wire_N_888
Signal n6326 was merged into signal mpu6050_iic_u1/sda_link
Signal VCC_net undriven or does not drive anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_1/S1 undriven or does not drive

                                    Page 5




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

Removed logic (cont)
--------------------
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_1/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_1/CI undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_3/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_3/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_5/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_5/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_7/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_7/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_9/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_9/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_11/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_11/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_13/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_13/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_15/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_15/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_17/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_17/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_19/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_19/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_21/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/sub_1596_add_2_21/CO undriven or does not drive
     anything - clipped.
Signal ds18b20_interface_u1/add_76_1/S0 undriven or does not drive anything -
     clipped.
Signal ds18b20_interface_u1/add_76_1/CI undriven or does not drive anything -
     clipped.
Signal ds18b20_interface_u1/add_76_21/S1 undriven or does not drive anything -
     clipped.
Signal ds18b20_interface_u1/add_76_21/CO undriven or does not drive anything -
     clipped.
Signal coordinate_process_u1/cnt_shift_1804_1805_add_4_1/S0 undriven or does not
     drive anything - clipped.
Signal coordinate_process_u1/cnt_shift_1804_1805_add_4_1/CI undriven or does not

                                    Page 6




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

Removed logic (cont)
--------------------
     drive anything - clipped.
Signal coordinate_process_u1/cnt_shift_1804_1805_add_4_21/CO undriven or does
     not drive anything - clipped.
Signal ds18b20_dataprocess_u1/add_4811_cout/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4811_cout/CO undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4769_1/S0 undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4769_1/CI undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4769_cout/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4769_cout/CO undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4807_1/S0 undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4807_1/CI undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/tem_code_10__I_73_1/S0 undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/tem_code_10__I_73_1/CI undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4807_cout/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4807_cout/CO undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/tem_code_10__I_73_11/CO undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4794_1/S0 undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4794_1/CI undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4811_1/S0 undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4811_1/CI undriven or does not drive anything
     - clipped.
Signal ds18b20_dataprocess_u1/add_4794_cout/S1 undriven or does not drive
     anything - clipped.
Signal ds18b20_dataprocess_u1/add_4794_cout/CO undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_10ms_1798_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_10ms_1798_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_10ms_1798_add_4_17/S1 undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_10ms_1798_add_4_17/CO undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_sum_1799_1800_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_sum_1799_1800_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal mpu6050_iic_u1/cnt_sum_1799_1800_add_4_7/CO undriven or does not drive
     anything - clipped.
Signal add_1779_2/S1 undriven or does not drive anything - clipped.

                                    Page 7




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

Removed logic (cont)
--------------------
Signal add_1779_2/S0 undriven or does not drive anything - clipped.
Signal add_1779_2/CI undriven or does not drive anything - clipped.
Signal add_1779_4/S0 undriven or does not drive anything - clipped.
Signal add_1779_10/CO undriven or does not drive anything - clipped.
Block ds18b20_interface_u1/i4759_1_lut was optimized away.
Block mpu6050_iic_u1/i4758_1_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 47 

     Type and instance name of component: 
   Register : mpu6050_iic_u1/db_r_i0_i4
   Register : mpu6050_iic_u1/db_r_i0_i5
   Register : mpu6050_iic_u1/db_r_i0_i6
   Register : mpu6050_iic_u1/db_r_i0_i7
   Register : mpu6050_iic_u1/db_r_i0_i0
   Register : mpu6050_iic_u1/db_r_i0_i1
   Register : mpu6050_iic_u1/db_r_i0_i2
   Register : mpu6050_iic_u1/db_r_i0_i3
   Register : ds18b20_interface_u1/data_out_i0_i0
   Register : ds18b20_interface_u1/num_delay_i0_i12
   Register : ds18b20_interface_u1/num_delay_i0_i8
   Register : ds18b20_interface_u1/num_delay_i0_i6
   Register : ds18b20_interface_u1/num_delay_i0_i5
   Register : ds18b20_interface_u1/num_delay_i0_i4
   Register : ds18b20_interface_u1/num_delay_i0_i3
   Register : ds18b20_interface_u1/num_delay_i0_i1
   Register : ds18b20_interface_u1/temperature_buffer_i0_i1
   Register : ds18b20_interface_u1/temperature_buffer_i0_i2
   Register : ds18b20_interface_u1/temperature_buffer_i0_i3

                                    Page 8




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

GSR Usage (cont)
----------------
   Register : ds18b20_interface_u1/temperature_buffer_i0_i4
   Register : ds18b20_interface_u1/data_wr_i0_i7
   Register : ds18b20_interface_u1/data_wr_i0_i6
   Register : ds18b20_interface_u1/data_wr_i0_i1
   Register : ds18b20_interface_u1/data_out_i0_i15
   Register : ds18b20_interface_u1/data_out_i0_i14
   Register : ds18b20_interface_u1/data_out_i0_i13
   Register : ds18b20_interface_u1/data_out_i0_i12
   Register : ds18b20_interface_u1/data_out_i0_i11
   Register : ds18b20_interface_u1/data_out_i0_i10
   Register : ds18b20_interface_u1/data_out_i0_i9
   Register : ds18b20_interface_u1/data_out_i0_i8
   Register : ds18b20_interface_u1/data_out_i0_i7
   Register : ds18b20_interface_u1/data_out_i0_i6
   Register : ds18b20_interface_u1/data_out_i0_i5
   Register : ds18b20_interface_u1/data_out_i0_i4
   Register : ds18b20_interface_u1/data_out_i0_i3
   Register : ds18b20_interface_u1/data_out_i0_i2
   Register : ds18b20_interface_u1/data_out_i0_i1
   Register : ds18b20_interface_u1/data_wr_buffer_i0_i7
   Register : ds18b20_interface_u1/data_wr_buffer_i0_i6
   Register : ds18b20_interface_u1/data_wr_buffer_i0_i4
   Register : ds18b20_interface_u1/temperature_buffer_i0_i5
   Register : ds18b20_interface_u1/temperature_buffer_i0_i6
   Register : ds18b20_interface_u1/temperature_buffer_i0_i7
   Register : ds18b20_interface_u1/num_delay_i0_i2
   Register : ds18b20_interface_u1/temperature_buffer_i0_i0
   Register : ds18b20_interface_u1/num_delay_i0_i0

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'rst_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 49 

     Type and instance name of component: 
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i1
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i3
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i2
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i7
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i6
   Register : mpu6050_iic_u1/num_1803__i1
   Register : mpu6050_iic_u1/num_1803__i2
   Register : mpu6050_iic_u1/num_1803__i3
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i5
   Register : mpu6050_iic_u1/num_1803__i0
   Register : mpu6050_iic_u1/cnt_sum_1799_1800__i4
   Register : coordinate_process_u1/cnt_shift_1804_1805__i1
   Register : coordinate_process_u1/cnt_shift_1804_1805__i21
   Register : coordinate_process_u1/cnt_shift_1804_1805__i20
   Register : coordinate_process_u1/cnt_shift_1804_1805__i19

                                    Page 9




Design:  Sensor_Board                                  Date:  06/11/17  23:24:09

GSR Usage (cont)
----------------
   Register : coordinate_process_u1/cnt_shift_1804_1805__i18
   Register : coordinate_process_u1/cnt_shift_1804_1805__i17
   Register : coordinate_process_u1/cnt_shift_1804_1805__i16
   Register : coordinate_process_u1/cnt_shift_1804_1805__i15
   Register : coordinate_process_u1/cnt_shift_1804_1805__i14
   Register : coordinate_process_u1/cnt_shift_1804_1805__i13
   Register : coordinate_process_u1/cnt_shift_1804_1805__i12
   Register : coordinate_process_u1/cnt_shift_1804_1805__i11
   Register : coordinate_process_u1/cnt_shift_1804_1805__i10
   Register : coordinate_process_u1/cnt_shift_1804_1805__i9
   Register : coordinate_process_u1/cnt_shift_1804_1805__i8
   Register : coordinate_process_u1/cnt_shift_1804_1805__i7
   Register : coordinate_process_u1/cnt_shift_1804_1805__i6
   Register : coordinate_process_u1/cnt_shift_1804_1805__i5
   Register : coordinate_process_u1/cnt_shift_1804_1805__i4
   Register : coordinate_process_u1/cnt_shift_1804_1805__i3
   Register : coordinate_process_u1/cnt_shift_1804_1805__i2
   Register : coordinate_process_u1/y__i4
   Register : ds18b20_interface_u1/cnt_1mhz_1806__i0
   Register : ds18b20_interface_u1/cnt_1mhz_1806__i2
   Register : ds18b20_interface_u1/cnt_1mhz_1806__i1
   Register : ds18b20_interface_u1/cnt_init_i0_i1
   Register : ds18b20_interface_u1/cnt_init_i0_i2
   Register : ds18b20_interface_u1/cnt_main_i0_i1
   Register : ds18b20_interface_u1/cnt_main_i0_i2
   Register : ds18b20_interface_u1/cnt_main_i0_i3
   Register : ds18b20_interface_u1/cnt_write_i0_i1
   Register : ds18b20_interface_u1/cnt_write_i0_i2
   Register : ds18b20_interface_u1/cnt_write_i0_i3
   Register : ds18b20_interface_u1/cnt_read_i0_i1
   Register : ds18b20_interface_u1/cnt_read_i0_i2
   Register : ds18b20_interface_u1/cnt_write_i0_i0
   Register : ds18b20_interface_u1/cnt_main_i0_i0
   Register : ds18b20_interface_u1/cnt_init_i0_i0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 56 MB
        















                                   Page 10


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.
