// Seed: 383553469
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1 <-> id_1;
  parameter id_4 = -1;
  parameter id_5 = 1;
  parameter id_6 = id_4;
  id_7(
      1, id_4
  );
endmodule
module module_1 #(
    parameter id_22 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18[id_22 :-1],
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23
);
  output wire id_23;
  inout wire _id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output logic [7:0] id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_20
  );
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_24;
  logic id_25;
  and primCall (
      id_20, id_10, id_8, id_4, id_15, id_9, id_5, id_21, id_12, id_7, id_14, id_17, id_11, id_1
  );
endmodule
