{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1526413949378 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rev8 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rev8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526413949408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526413949478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526413949478 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526413950142 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526413950178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1526413950395 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1526413950441 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "310 310 " "No exact pin location assignment(s) for 310 pins of 310 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1526413950860 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "310 288 " "Design requires 310 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "310 310 0 " "Current design requires 310 user-specified I/O pins -- 310 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1526413967355 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1526413967355 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1526413967355 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1526413967378 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526413967379 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "52 " "Following 52 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet0 GND " "Pin dataGet0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 416 592 -248 "dataGet0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet1 GND " "Pin dataGet1 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet1 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -264 1056 1232 -248 "dataGet1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet2 GND " "Pin dataGet2 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet2 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 424 600 1016 "dataGet2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataGet3 GND " "Pin dataGet3 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataGet3 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 1000 1008 1184 1016 "dataGet3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Inr0 GND " "Pin Inr0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { Inr0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -184 536 712 -168 "Inr0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outw0 GND " "Pin Outw0 has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { Outw0 } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -168 536 712 -152 "Outw0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[36\] GND " "Pin dataOutCPU\[36\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[36] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[35\] GND " "Pin dataOutCPU\[35\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[35] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[34\] GND " "Pin dataOutCPU\[34\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[34] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[33\] GND " "Pin dataOutCPU\[33\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[33] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[32\] GND " "Pin dataOutCPU\[32\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[32] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[31\] GND " "Pin dataOutCPU\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[31] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[30\] GND " "Pin dataOutCPU\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[30] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[29\] GND " "Pin dataOutCPU\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[29] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[28\] GND " "Pin dataOutCPU\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[28] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[27\] GND " "Pin dataOutCPU\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[27] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[26\] GND " "Pin dataOutCPU\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[26] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[25\] GND " "Pin dataOutCPU\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[25] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[24\] GND " "Pin dataOutCPU\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[24] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[23\] GND " "Pin dataOutCPU\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[23] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[22\] GND " "Pin dataOutCPU\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[22] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[21\] GND " "Pin dataOutCPU\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[21] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[20\] GND " "Pin dataOutCPU\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[20] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[19\] GND " "Pin dataOutCPU\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[19] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[18\] GND " "Pin dataOutCPU\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[18] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[17\] GND " "Pin dataOutCPU\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[17] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[16\] GND " "Pin dataOutCPU\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[16] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[15\] GND " "Pin dataOutCPU\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[15] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[14\] GND " "Pin dataOutCPU\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[14] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[13\] GND " "Pin dataOutCPU\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[13] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[12\] GND " "Pin dataOutCPU\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[12] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[11\] GND " "Pin dataOutCPU\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[11] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[10\] GND " "Pin dataOutCPU\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[10] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[9\] GND " "Pin dataOutCPU\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[9] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[8\] GND " "Pin dataOutCPU\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[8] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[7\] GND " "Pin dataOutCPU\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[7] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[6\] GND " "Pin dataOutCPU\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[6] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[5\] GND " "Pin dataOutCPU\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[5] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[4\] GND " "Pin dataOutCPU\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[4] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[3\] GND " "Pin dataOutCPU\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[2\] GND " "Pin dataOutCPU\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[1\] GND " "Pin dataOutCPU\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutCPU\[0\] GND " "Pin dataOutCPU\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutCPU[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { -144 568 758 -128 "dataOutCPU" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutE0\[1\] VCC " "Pin dataOutE0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutE0[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 96 560 739 112 "dataOutE0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[3\] GND " "Pin dataOutL3\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[2\] VCC " "Pin dataOutL3\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[1\] GND " "Pin dataOutL3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutL3\[0\] VCC " "Pin dataOutL3\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutL3[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 608 1104 1280 624 "dataOutL3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[3\] GND " "Pin dataOutS1\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[3] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[2\] GND " "Pin dataOutS1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[2] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[1\] GND " "Pin dataOutS1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[1] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dataOutS1\[0\] VCC " "Pin dataOutS1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataOutS1[0] } } } { "4sw_1.bdf" "" { Schematic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/4sw_1.bdf" { { 136 1000 1179 152 "dataOutS1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/16.1/NoCSimp_stat/NoCSimp_stat/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1526413969076 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1526413969076 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1526413969082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1302 " "Peak virtual memory: 1302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526413969767 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 15 22:52:49 2018 " "Processing ended: Tue May 15 22:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526413969767 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526413969767 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526413969767 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526413969767 ""}
