Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 40d6f316e5594da1bc7e53f142db0e78 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot alu4bitsBTH_behav xil_defaultlib.alu4bitsBTH -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquetealu
Compiling architecture behavioral of entity xil_defaultlib.alu1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.alu4bits [alu4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.alu4bitsbth
Built simulation snapshot alu4bitsBTH_behav
