<root><simulation><result_generated_time />2023-05-13 00:30:48<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [8, 1, 1], 'O': [96, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 24)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 24)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 24)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 28), ('OY', 56)], [('C', 3), ('K', 2)], []]<I />[[], [('OX', 2), ('OX', 28), ('OY', 56), ('C', 3), ('K', 2)], []]<O />[[], [('OX', 2), ('OX', 28), ('OY', 56), ('C', 3), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 3136, 1, 1], 'I': [96.0, 1.0, 2.0, 1.0], 'O': [8.0, 1, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 36864, 36864], 'I': [8, 602112, 602112], 'O': [8, 4816896, 4816896], 'O_partial': [8, 4816896, 0], 'O_final': [0, 0, 4816896]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.14, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.16, 0.0], 'I': [0.02, 0.16, 0.0], 'O': [0.02, 0.16, 0.0]}<effective_mem_size_bit />{'W': [8, 12288, 36864], 'I': [8, 602112, 602112], 'O': [8, 2408448, 4816896], 'O_partial': [8, 2408448, 0], 'O_final': [0, 0, 4816896]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 8, 1, 1], 'O': [768, 96, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [8, 8, 1, 1], 'O': [96, 96, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [96.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3456, 3456], [3456, 3456], [3456, 0]]<I />[[150528, 150528], [150528, 75264], [75264, 0]]<O />[[(903168, 1354752), (1354752, 903168)], [(903168, 1354752), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(903168, 1354752), (1354752, 903168)], [(903168, 1354752), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[432, 432], [54, 54], [14, 0]]<I />[[18816, 18816], [2352, 1176], [294, 0]]<O />[[(112896, 169344), (169344, 112896)], [(14112, 21168), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([112896, 169344], [169344, 112896]), ([14112, 21168], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />3612672</mac_count></basic_info><energy><total_energy />23880069.5<mem_energy_breakdown><W />[0.3, 10.7, 18.0]<I />[13.2, 356.9, 391.6]<O />[197.7, 4195.2, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />180633.6<total />23872536.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7012<utilization_without_data_loading />0.7476<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.935<mac_utilize_temporal_without_data_loading />0.9968</mac_array_utilization><latency><latency_cycle_with_data_loading />20125<latency_cycle_without_data_loading />18876<ideal_computing_cycle />18816<data_loading><load_cycle_total />1249<load_cycle_individual />{'W': [12, 72, 0], 'I': [1, 1176, 0]}<load_cycle_combined />{'W': 72, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />60<mem_stall_cycle_individual />{'W': [[-18815], [-15680, -15620], [-18816, -18816]], 'I': [[-18815], [-18815, -18815], [-18816, -18816]], 'O': [[-18816], [-18816, 0], [-9408, -16464]]}<mem_stall_cycle_shared />{'W': [[-18815], [-15680, 60], [0, 0]], 'I': [[-18815], [-18815, 60], [0, 0]], 'O': [[-18816], [-18816, 0], [-9408, -16464]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 36864, 36864], 'I': [8, 602112, 602112], 'O': [8, 4816896, 4816896], 'O_partial': [8, 4816896, 0], 'O_final': [0, 0, 4816896]}<data_size_each_level_total />{'W': [6144, 36864, 36864], 'I': [64, 602112, 602112], 'O': [768, 4816896, 4816896]}<loop_cycles_each_level />{'W': [3136, 18816, 18816], 'I': [1, 18816, 18816], 'O': [1, 18816, 18816]}<top_ir_loop_size />{'W': [3136, 1, 1], 'I': [1, 2, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [768.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6144.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 32.0]], 'O': [[8.0, 8.0], [768.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [2.0, 2.0], [2.0, 0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [768.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1090.0, 802.0], [34.0, 256.0]], 'I': [[8.0, 8.0], [1090.0, 802.0], [34.0, 256.0]], 'O': [[8.0, 8.0], [1090.0, 802.0], [34.0, 256.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [3136, 3136, 6], [18816, 18816, 1]], 'I': [[1, 1, 18816], [1, 1, 18816], [18816, 18816, 1]], 'O': [[1, 1, 18816], [1, 1, 18816], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[0, 3136, 6], [12, 3136, 6]], [[72, 18816, 1], [18, 18816, 1]]], 'I': [[0, 1, 18816], [[0, 1, 18816], [0, 1, 18816]], [[1176, 18816, 1], [294, 18816, 1]]], 'O': [[0, 1, 18816], [[0, 1, 18816], [2, 1, 18816]], [[9408, 18816, 1], [2352, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-3136, -3124], [-18744, -18798]], 'I': [[-1], [-1, -1], [-17640, -18522]], 'O': [[-1], [-1, 0], [-9408, -16464]]}<single_stall_count />{'W': [18815, 5, 0], 'I': [18815, 18815, 0], 'O': [18816, 18816, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9408, 0]}, 1: {'W': [60, 0], 'I': [0, 0], 'O': [18816, 9408]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18816, -18816], [-9408, -18816]], 1: [[60, -18816], [0, -9408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />4</simulation></root>