{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541093904464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541093904464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 14:38:24 2018 " "Processing started: Thu Nov 01 14:38:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541093904464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541093904464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off urna -c urna " "Command: quartus_map --read_settings_files=on --write_settings_files=off urna -c urna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541093904464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541093905077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "urna.v 1 1 " "Found 1 design units, including 1 entities, in source file urna.v" { { "Info" "ISGN_ENTITY_NAME" "1 urna " "Found entity 1: urna" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093905154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093905154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitos.v(30) " "Verilog HDL warning at digitos.v(30): extended using \"x\" or \"z\"" {  } { { "digitos.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/digitos.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1541093905157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitos " "Found entity 1: digitos" {  } { { "digitos.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093905157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093905157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_content.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_content.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTENT " "Found entity 1: LCD_CONTENT" {  } { { "LCD_Content.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Content.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093905162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093905162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093905166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093905166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Reset_Delay " "Found entity 1: LCD_Reset_Delay" {  } { { "LCD_Reset_Delay.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Reset_Delay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093905168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093905168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "urna " "Elaborating entity \"urna\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541093905221 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste urna.v(11) " "Verilog HDL or VHDL warning at urna.v(11): object \"teste\" assigned a value but never read" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541093905224 "|urna"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado urna.v(34) " "Verilog HDL or VHDL warning at urna.v(34): object \"estado\" assigned a value but never read" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1541093905224 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(103) " "Verilog HDL assignment warning at urna.v(103): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905226 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(104) " "Verilog HDL assignment warning at urna.v(104): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905226 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(105) " "Verilog HDL assignment warning at urna.v(105): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905226 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(106) " "Verilog HDL assignment warning at urna.v(106): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905226 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(107) " "Verilog HDL assignment warning at urna.v(107): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905226 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(108) " "Verilog HDL assignment warning at urna.v(108): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(109) " "Verilog HDL assignment warning at urna.v(109): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(110) " "Verilog HDL assignment warning at urna.v(110): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(111) " "Verilog HDL assignment warning at urna.v(111): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(112) " "Verilog HDL assignment warning at urna.v(112): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(113) " "Verilog HDL assignment warning at urna.v(113): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 urna.v(114) " "Verilog HDL assignment warning at urna.v(114): truncated value with size 32 to match size of target (4)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(151) " "Verilog HDL assignment warning at urna.v(151): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905227 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(153) " "Verilog HDL assignment warning at urna.v(153): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(155) " "Verilog HDL assignment warning at urna.v(155): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(157) " "Verilog HDL assignment warning at urna.v(157): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(159) " "Verilog HDL assignment warning at urna.v(159): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 urna.v(160) " "Verilog HDL assignment warning at urna.v(160): truncated value with size 32 to match size of target (9)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led urna.v(190) " "Verilog HDL Always Construct warning at urna.v(190): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr urna.v(190) " "Verilog HDL Always Construct warning at urna.v(190): inferring latch(es) for variable \"ledr\", which holds its previous value in one or more paths through the always construct" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1541093905229 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr urna.v(190) " "Inferred latch for \"ledr\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] urna.v(190) " "Inferred latch for \"led\[0\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] urna.v(190) " "Inferred latch for \"led\[1\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] urna.v(190) " "Inferred latch for \"led\[2\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] urna.v(190) " "Inferred latch for \"led\[3\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] urna.v(190) " "Inferred latch for \"led\[4\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905233 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] urna.v(190) " "Inferred latch for \"led\[5\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905234 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] urna.v(190) " "Inferred latch for \"led\[6\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905234 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] urna.v(190) " "Inferred latch for \"led\[7\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905234 "|urna"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[8\] urna.v(190) " "Inferred latch for \"led\[8\]\" at urna.v(190)" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541093905234 "|urna"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Reset_Delay LCD_Reset_Delay:r0 " "Elaborating entity \"LCD_Reset_Delay\" for hierarchy \"LCD_Reset_Delay:r0\"" {  } { { "urna.v" "r0" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093905302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTENT LCD_CONTENT:u1 " "Elaborating entity \"LCD_CONTENT\" for hierarchy \"LCD_CONTENT:u1\"" {  } { { "urna.v" "u1" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093905305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_Content.v(65) " "Verilog HDL assignment warning at LCD_Content.v(65): truncated value with size 32 to match size of target (18)" {  } { { "LCD_Content.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Content.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905309 "|urna|LCD_CONTENT:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Content.v(73) " "Verilog HDL assignment warning at LCD_Content.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_Content.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Content.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905309 "|urna|LCD_CONTENT:u1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "LCD_Content.v(450) " "Verilog HDL Case Statement warning at LCD_Content.v(450): case item expression covers a value already covered by a previous case item" {  } { { "LCD_Content.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Content.v" 450 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1541093905309 "|urna|LCD_CONTENT:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_CONTENT:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_CONTENT:u1\|LCD_Controller:u0\"" {  } { { "LCD_Content.v" "u0" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/LCD_Content.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093905310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitos digitos:a1 " "Elaborating entity \"digitos\" for hierarchy \"digitos:a1\"" {  } { { "urna.v" "a1" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093905313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(37) " "Verilog HDL assignment warning at digitos.v(37): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/digitos.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905314 "|urna|digitos:a1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitos.v(43) " "Verilog HDL assignment warning at digitos.v(43): truncated value with size 32 to match size of target (4)" {  } { { "digitos.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/digitos.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1541093905314 "|urna|digitos:a1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "urna.v" "Div1" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "urna.v" "Mod1" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "urna.v" "Div0" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "urna.v" "Mod0" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "urna.v" "Div2" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "urna.v" "Mod2" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "urna.v" "Div3" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "urna.v" "Mod3" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "urna.v" "Div4" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "urna.v" "Mod4" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "urna.v" "Div5" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "urna.v" "Mod5" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093906640 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1541093906640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 105 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093907079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907079 ""}  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 105 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541093907079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093907825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093907825 ""}  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1541093907825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541093907891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541093907891 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1541093908696 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1541093908696 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[8\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[8\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[7\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[7\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[6\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[6\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[5\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[5\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[4\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[4\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[3\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[3\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[2\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[2\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led\[1\]\$latch led\[0\]\$latch " "Duplicate LATCH primitive \"led\[1\]\$latch\" merged with LATCH primitive \"led\[0\]\$latch\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541093908750 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1541093908750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\]\$latch " "Latch led\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado_atual.00000011 " "Ports D and ENA on the latch are fed by the same signal estado_atual.00000011" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541093908750 ""}  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 190 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541093908750 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093909707 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1541093909707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541093909710 "|urna|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541093909710 "|urna|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "urna.v" "" { Text "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/urna.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541093909710 "|urna|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541093909710 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1541093913131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Diego Felipe/Desktop/Urna_Eletronica/output_files/urna.map.smsg " "Generated suppressed messages file C:/Users/Diego Felipe/Desktop/Urna_Eletronica/output_files/urna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1541093913377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541093913867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541093913867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1776 " "Implemented 1776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541093914268 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541093914268 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1541093914268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1725 " "Implemented 1725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541093914268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541093914268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541093914356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 14:38:34 2018 " "Processing ended: Thu Nov 01 14:38:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541093914356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541093914356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541093914356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541093914356 ""}
