;redcode
;assert 1
	MOV -61, <-60
	DJN -1, <-3014
	MOV -61, <-60
	DJN -1, <-3014
	MOV -61, <-60
	MOV 1110, 1010
	JMZ @3131, 103
	SUB @121, 106
	JMN -1110, 1030
	SUB <1000, @-1112
	SUB @121, 106
	JMZ @3131, 103
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
	MOV 1110, 1010
	SUB @121, 106
	JMN -1110, 1030
	ADD #-1110, 1030
	DJN -1, <-3014
	MOV -61, <-60
	MOV -61, <-60
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
	SUB @121, 106
	DJN -1, <-3014
	DJN -9, <-4316
	DJN -1, <-3014
	MOV -61, <-60
	DJN -1, <-3014
	MOV 1110, 1010
	SUB @121, 106
	JMZ @3131, 103
	MOV -61, <-60
	MOV 1110, 1010
	JMZ @3131, 103
	MOV -61, <-60
	SUB @121, 106
	JMZ @3131, 103
	SUB <1000, @-1112
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
	SUB <1000, @-1112
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
	JMZ @3131, 103
	MOV -61, <-60
	MOV 1110, 1010
	JMZ @3131, 103
	MOV -61, <-60
	SUB @121, 106
	JMZ @3131, 103
	SUB <1000, @-1112
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
	SUB <1000, @-1112
	SUB <1000, @-1112
	MOV 1110, 1010
	JMZ @3131, 103
