
Efinix FPGA Placement and Routing.
Version: 2018.4.285 
Date: Tue Feb 04 14:56:56 2020

Copyright (C) 2013 - 2018 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T8F81
Top-level Entity Name: helloworld

---------- Resource Summary (begin) ----------
Inputs: 2 / 96 (2.08%)
Outputs: 5 / 113 (4.42%)
Clocks: 1 / 16 (6.25%)
Logic Elements: 26 / 7384 (0.35%)
	LE: LUTs/Adders: 25 / 7384 (0.34%)
	LE: Registers: 14 / 5280 (0.27%)
Memory Blocks: 1 / 24 (4.17%)
Multipliers: 0 / 8 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+------+------+------------+-------------+--------------+------------+
| NAME | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+------+------+------------+-------------+--------------+------------+
| mem  | SDP  |     10     |     10      | READ_UNKNOWN |   false    |
+------+------+------------+-------------+--------------+------------+

----------- Memory Block Information (end) ----------

Elapsed time for packing: 0 hours 0 minutes 0 seconds
Elapsed time for placement: 0 hours 0 minutes 4 seconds
