read -sv run_verilog_mid/adder_32b_8_91_eddd3d7f7f111bf5b960d9224b79e567.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_eddd3d7f7f111bf5b960d9224b79e567_yosys.v
