
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: trim[13] (input port)
Endpoint: clockp[0] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00 v input external delay
     2    0.01    0.00    0.00    0.00 v trim[13] (in)
                                         trim[13] (net)
                  0.00    0.00    0.00 v dstage[0].id.trim1bar/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01    0.17    0.11    0.11 ^ dstage[0].id.trim1bar/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                         dstage[0].id.trim1b (net)
                  0.17    0.00    0.11 ^ dstage[0].id.delayenb1/EN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
     1    0.02    0.10    0.19    0.31 ^ dstage[0].id.delayenb1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_4)
                                         dstage[0].id.d1 (net)
                  0.16    0.00    0.31 ^ dstage[0].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    0.38 v dstage[0].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[0].id.d2 (net)
                  0.08    0.00    0.38 v dstage[0].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    0.78 ^ dstage[0].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.out (net)
                  0.18    0.00    0.78 ^ dstage[1].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    1.05 ^ dstage[1].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[1].id.ts (net)
                  0.16    0.00    1.05 ^ dstage[1].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    1.24 ^ dstage[1].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[1].id.d0 (net)
                  0.12    0.00    1.24 ^ dstage[1].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    1.62 v dstage[1].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.d1 (net)
                  0.14    0.00    1.62 v dstage[1].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    1.70 ^ dstage[1].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[1].id.d2 (net)
                  0.08    0.00    1.70 ^ dstage[1].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38    2.08 v dstage[1].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[1].id.out (net)
                  0.16    0.00    2.08 v dstage[2].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27    2.36 v dstage[2].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[2].id.ts (net)
                  0.15    0.00    2.36 v dstage[2].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    2.55 v dstage[2].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[2].id.d0 (net)
                  0.10    0.00    2.55 v dstage[2].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    2.95 ^ dstage[2].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.d1 (net)
                  0.16    0.00    2.95 ^ dstage[2].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    3.02 v dstage[2].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[2].id.d2 (net)
                  0.08    0.00    3.02 v dstage[2].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    3.42 ^ dstage[2].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[2].id.out (net)
                  0.18    0.00    3.42 ^ dstage[3].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    3.69 ^ dstage[3].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[3].id.ts (net)
                  0.16    0.00    3.69 ^ dstage[3].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    3.88 ^ dstage[3].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[3].id.d0 (net)
                  0.12    0.00    3.88 ^ dstage[3].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    4.26 v dstage[3].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.d1 (net)
                  0.14    0.00    4.26 v dstage[3].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    4.34 ^ dstage[3].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[3].id.d2 (net)
                  0.08    0.00    4.34 ^ dstage[3].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38    4.72 v dstage[3].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[3].id.out (net)
                  0.16    0.00    4.72 v dstage[4].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27    5.00 v dstage[4].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[4].id.ts (net)
                  0.15    0.00    5.00 v dstage[4].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    5.19 v dstage[4].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[4].id.d0 (net)
                  0.10    0.00    5.19 v dstage[4].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    5.59 ^ dstage[4].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.d1 (net)
                  0.16    0.00    5.59 ^ dstage[4].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    5.66 v dstage[4].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[4].id.d2 (net)
                  0.08    0.00    5.66 v dstage[4].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    6.06 ^ dstage[4].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[4].id.out (net)
                  0.18    0.00    6.06 ^ dstage[5].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    6.33 ^ dstage[5].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[5].id.ts (net)
                  0.16    0.00    6.33 ^ dstage[5].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    6.52 ^ dstage[5].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[5].id.d0 (net)
                  0.12    0.00    6.52 ^ dstage[5].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    6.90 v dstage[5].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.d1 (net)
                  0.14    0.00    6.90 v dstage[5].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    6.98 ^ dstage[5].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[5].id.d2 (net)
                  0.08    0.00    6.98 ^ dstage[5].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     2    0.03    0.19    0.42    7.40 v dstage[5].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[5].id.out (net)
                  0.19    0.00    7.40 v dstage[6].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.28    7.68 v dstage[6].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[6].id.ts (net)
                  0.15    0.00    7.68 v dstage[6].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20    7.88 v dstage[6].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[6].id.d0 (net)
                  0.10    0.00    7.88 v dstage[6].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39    8.27 ^ dstage[6].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.d1 (net)
                  0.16    0.00    8.27 ^ dstage[6].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07    8.34 v dstage[6].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[6].id.d2 (net)
                  0.08    0.00    8.34 v dstage[6].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40    8.75 ^ dstage[6].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[6].id.out (net)
                  0.18    0.00    8.75 ^ dstage[7].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27    9.01 ^ dstage[7].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[7].id.ts (net)
                  0.16    0.00    9.01 ^ dstage[7].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19    9.21 ^ dstage[7].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[7].id.d0 (net)
                  0.12    0.00    9.21 ^ dstage[7].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37    9.58 v dstage[7].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.d1 (net)
                  0.14    0.00    9.58 v dstage[7].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08    9.66 ^ dstage[7].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[7].id.d2 (net)
                  0.08    0.00    9.66 ^ dstage[7].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38   10.05 v dstage[7].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[7].id.out (net)
                  0.16    0.00   10.05 v dstage[8].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27   10.32 v dstage[8].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[8].id.ts (net)
                  0.15    0.00   10.32 v dstage[8].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   10.52 v dstage[8].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[8].id.d0 (net)
                  0.10    0.00   10.52 v dstage[8].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39   10.91 ^ dstage[8].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.d1 (net)
                  0.16    0.00   10.91 ^ dstage[8].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07   10.98 v dstage[8].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[8].id.d2 (net)
                  0.08    0.00   10.98 v dstage[8].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40   11.39 ^ dstage[8].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[8].id.out (net)
                  0.18    0.00   11.39 ^ dstage[9].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27   11.65 ^ dstage[9].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[9].id.ts (net)
                  0.16    0.00   11.65 ^ dstage[9].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19   11.85 ^ dstage[9].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[9].id.d0 (net)
                  0.12    0.00   11.85 ^ dstage[9].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37   12.22 v dstage[9].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[9].id.d1 (net)
                  0.14    0.00   12.22 v dstage[9].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08   12.30 ^ dstage[9].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[9].id.d2 (net)
                  0.08    0.00   12.30 ^ dstage[9].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.38   12.69 v dstage[9].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.in (net)
                  0.16    0.00   12.69 v dstage[10].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.15    0.27   12.96 v dstage[10].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[10].id.ts (net)
                  0.15    0.00   12.96 v dstage[10].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.20   13.16 v dstage[10].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[10].id.d0 (net)
                  0.10    0.00   13.16 v dstage[10].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.16    0.39   13.55 ^ dstage[10].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.d1 (net)
                  0.16    0.00   13.55 ^ dstage[10].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.07   13.63 v dstage[10].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[10].id.d2 (net)
                  0.08    0.00   13.63 v dstage[10].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.18    0.40   14.03 ^ dstage[10].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[10].id.out (net)
                  0.18    0.00   14.03 ^ dstage[11].id.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.02    0.16    0.27   14.29 ^ dstage[11].id.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                         dstage[11].id.ts (net)
                  0.16    0.00   14.29 ^ dstage[11].id.delaybuf1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.12    0.19   14.49 ^ dstage[11].id.delaybuf1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         dstage[11].id.d0 (net)
                  0.12    0.00   14.49 ^ dstage[11].id.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.02    0.14    0.37   14.86 v dstage[11].id.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.d1 (net)
                  0.14    0.00   14.86 v dstage[11].id.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.00    0.08    0.08   14.95 ^ dstage[11].id.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         dstage[11].id.d2 (net)
                  0.08    0.00   14.95 ^ dstage[11].id.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     3    0.03    0.21    0.44   15.38 v dstage[11].id.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[11].id.out (net)
                  0.21    0.00   15.38 v iss.delaybuf0/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.10    0.21   15.60 v iss.delaybuf0/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         iss.d0 (net)
                  0.10    0.00   15.60 v iss.delayen1/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     1    0.01    0.13    0.37   15.97 ^ iss.delayen1/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         iss.d1 (net)
                  0.13    0.00   15.97 ^ iss.delayint0/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.10    0.10   16.07 v iss.delayint0/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         iss.d2 (net)
                  0.10    0.00   16.07 v iss.delayen0/I (gf180mcu_fd_sc_mcu7t5v0__invz_2)
     2    0.03    0.25    0.46   16.53 ^ iss.delayen0/ZN (gf180mcu_fd_sc_mcu7t5v0__invz_2)
                                         dstage[0].id.in (net)
                  0.00    0.00   16.53 ^ ibufp00/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     1    0.03    0.22    0.15   16.68 v ibufp00/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                         c[0] (net)
                  0.22    0.00   16.68 v ibufp01/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     1    0.00    0.06    0.06   16.75 ^ ibufp01/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                                         clockp[0] (net)
                  0.06    0.00   16.75 ^ clockp[0] (out)
                                 16.75   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.90e-04   1.73e-04   1.12e-08   6.62e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.90e-04   1.73e-04   1.12e-08   6.62e-04 100.0%
                          73.9%      26.1%       0.0%
