// Seed: 3337589440
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2
    , id_24,
    input tri0 id_3,
    output wire id_4,
    output tri0 id_5,
    input wire id_6,
    output wor id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    output wor id_13,
    output tri0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input wand id_17,
    input wire id_18,
    output tri1 id_19,
    input supply0 id_20,
    input wand id_21,
    input wand id_22
);
  wire id_25;
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    input  wand  id_2,
    output tri1  id_3,
    output logic id_4,
    input  tri0  id_5
);
  assign id_4 = id_1;
  module_0(
      id_2,
      id_0,
      id_2,
      id_5,
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_5,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_0,
      id_0
  );
  always @(posedge 1 or posedge id_5) begin
    id_4 <= 1'b0;
  end
endmodule
