#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 22 09:54:09 2019
# Process ID: 14328
# Current directory: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16292 C:\Users\Guilherme\Documents\UnB\Pratica de Eletronica Digital 2\2019_1\Elevador\Elevador.xpr
# Log file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/vivado.log
# Journal file: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 765.973 ; gain = 87.855
update_compile_order -fileset sources_1
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new
file mkdir {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new}
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_top_level.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_top_level.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Algoritmo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Algoritmo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Comparador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_U_D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/FMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FMS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Temporizador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Top_Level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top_Level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_behav xil_defaultlib.Top_Level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FMS [fms_default]
Compiling architecture behavioral of entity xil_defaultlib.Algoritmo [algoritmo_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparador [comparador_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.Display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level
Built simulation snapshot Top_Level_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 10:00:29 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 795.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_behav -key {Behavioral:sim_1:Functional:Top_Level} -tclbatch {Top_Level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Top_Level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 801.555 ; gain = 6.004
run all
run 20 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_Level_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_Level_behav xil_defaultlib.Top_Level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 803.836 ; gain = 0.078
run 20 s
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FMS [fms_default]
Compiling architecture behavioral of entity xil_defaultlib.Algoritmo [algoritmo_default]
Compiling architecture behavioral of entity xil_defaultlib.Comparador [comparador_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.Display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.Top_Level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_level
Built simulation snapshot tb_top_level_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 12:31:23 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_level_behav -key {Behavioral:sim_1:Functional:tb_top_level} -tclbatch {tb_top_level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_top_level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 828.070 ; gain = 7.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_top_level_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_level_behav -key {Behavioral:sim_1:Functional:tb_top_level} -tclbatch {tb_top_level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_top_level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 831.324 ; gain = 1.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_temporizador [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_temporizador
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 12:33:15 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_temporizador_behav -key {Behavioral:sim_1:Functional:tb_temporizador} -tclbatch {tb_temporizador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_temporizador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_temporizador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 834.855 ; gain = 0.000
add_wave {{/tb_temporizador/utt/counter2}} 
add_wave {{/tb_temporizador/utt/counter4}} 
add_wave {{/tb_temporizador/utt/counter}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_temporizador
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 834.855 ; gain = 0.000
run 20 s
run: Time (s): cpu = 00:05:18 ; elapsed = 00:03:20 . Memory (MB): peak = 834.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Temporizador
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.855 ; gain = 0.000
run 20 s
run: Time (s): cpu = 00:04:02 ; elapsed = 00:02:39 . Memory (MB): peak = 834.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_temporizador
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 834.941 ; gain = 0.086
run 20 s
run: Time (s): cpu = 01:15:27 ; elapsed = 03:43:39 . Memory (MB): peak = 848.844 ; gain = 13.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Temporizador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_temporizador
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_temporizador_behav -key {Behavioral:sim_1:Functional:tb_temporizador} -tclbatch {tb_temporizador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_temporizador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_temporizador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 849.039 ; gain = 0.195
run 20 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 20 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 20 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 850.117 ; gain = 0.000
run 20 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 20 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_temporizador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_temporizador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_temporizador
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_temporizador_behav xil_defaultlib.tb_temporizador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Temporizador [temporizador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_temporizador
Built simulation snapshot tb_temporizador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 850.313 ; gain = 0.195
run 20 s
run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 851.980 ; gain = 1.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd}}
update_compile_order -fileset sim_1
set_property top tb_Contador_U_D [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 20:00:42 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Contador_U_D_behav -key {Behavioral:sim_1:Functional:tb_Contador_U_D} -tclbatch {tb_Contador_U_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_Contador_U_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Contador_U_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 854.680 ; gain = 2.676
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 854.680 ; gain = 0.000
run 20 s
run: Time (s): cpu = 00:02:47 ; elapsed = 00:01:21 . Memory (MB): peak = 859.688 ; gain = 5.008
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 862.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 862.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 862.848 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 864.727 ; gain = 0.000
add_wave {{/tb_Contador_U_D/utt/atual_u}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 867.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 867.203 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador_U_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_U_D_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Contador_U_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_U_D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_U_D_behav xil_defaultlib.tb_Contador_U_D -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador_U_D [contador_u_d_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador_u_d
Built simulation snapshot tb_Contador_U_D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 867.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Comparador.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Comparador.vhd}}
update_compile_order -fileset sim_1
set_property top tb_Comparador [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Comparador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Comparador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Comparador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Comparador
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Comparador_behav xil_defaultlib.tb_Comparador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Comparador [comparador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_comparador
Built simulation snapshot tb_Comparador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 20:50:52 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Comparador_behav -key {Behavioral:sim_1:Functional:tb_Comparador} -tclbatch {tb_Comparador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_Comparador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Comparador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 882.797 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Comparador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Comparador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Comparador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comparador
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Comparador_behav xil_defaultlib.tb_Comparador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Comparador [comparador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_comparador
Built simulation snapshot tb_Comparador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 882.797 ; gain = 0.000
save_wave_config {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}}
set_property xsim.view {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Algoritmo.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Algoritmo.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Comparador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Comparador_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Comparador_behav xil_defaultlib.tb_Comparador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Comparador_behav -key {Behavioral:sim_1:Functional:tb_Comparador} -tclbatch {tb_Comparador.tcl} -view {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}
source tb_Comparador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Comparador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_Algoritmo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Algoritmo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Algoritmo_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sources_1/new/Algoritmo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Algoritmo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_Algoritmo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_Algoritmo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Algoritmo_behav xil_defaultlib.tb_Algoritmo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Algoritmo [algoritmo_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_algoritmo
Built simulation snapshot tb_Algoritmo_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Guilherme/Documents/UnB/Pratica -notrace
couldn't read file "C:/Users/Guilherme/Documents/UnB/Pratica": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 21:17:17 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Algoritmo_behav -key {Behavioral:sim_1:Functional:tb_Algoritmo} -tclbatch {tb_Algoritmo.tcl} -view {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}
WARNING: Simulation object /tb_Comparador/clk_in was not found in the design.
WARNING: Simulation object /tb_Comparador/AD was not found in the design.
WARNING: Simulation object /tb_Comparador/AA was not found in the design.
WARNING: Simulation object /tb_Comparador/maior was not found in the design.
WARNING: Simulation object /tb_Comparador/menor was not found in the design.
WARNING: Simulation object /tb_Comparador/igual was not found in the design.
WARNING: Simulation object /tb_Comparador/clk_periodo_5hz was not found in the design.
source tb_Algoritmo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Algoritmo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 882.797 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Algoritmo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Algoritmo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Algoritmo_behav xil_defaultlib.tb_Algoritmo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.797 ; gain = 0.000
add_wave {{/tb_Algoritmo/clk_in}} {{/tb_Algoritmo/reset}} {{/tb_Algoritmo/AA}} {{/tb_Algoritmo/chaves}} {{/tb_Algoritmo/solicitado}} {{/tb_Algoritmo/AD}} {{/tb_Algoritmo/liberado}} {{/tb_Algoritmo/clk_periodo_5hz}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Algoritmo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Algoritmo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto dcf2f29b245246058c6590054785cbe2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Algoritmo_behav xil_defaultlib.tb_Algoritmo -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 882.797 ; gain = 0.000
save_wave_config {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/tb_Comparador_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_FMS.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.srcs/sim_1/new/tb_FMS.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed May 22 22:02:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/Elevador/Elevador.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 23 15:11:36 2019...
