synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 04 12:27:18 2016


Command Line:  synthesis -f BlinkyMachXO2_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = blinking_led.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/Github/Lattice/Blinky MachXO2/impl1 (searchpath added)
-p D:/Github/Lattice/Blinky MachXO2 (searchpath added)
VHDL library = work
VHDL design file = D:/Github/Lattice/Blinky MachXO2/blinking_led.vhd
NGD file = BlinkyMachXO2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/Github/Lattice/Blinky MachXO2/impl1". VHDL-1504
Analyzing VHDL file d:/github/lattice/blinky machxo2/blinking_led.vhd. VHDL-1481
WARNING - synthesis: d:/github/lattice/blinky machxo2/blinking_led.vhd(5): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: d:/github/lattice/blinky machxo2/blinking_led.vhd(7): analyzing entity blinking_led. VHDL-1012
INFO - synthesis: d:/github/lattice/blinky machxo2/blinking_led.vhd(14): analyzing architecture behavior. VHDL-1010
unit blinking_led is not yet analyzed. VHDL-1485
d:/github/lattice/blinky machxo2/blinking_led.vhd(7): executing blinking_led(behavior)

WARNING - synthesis: d:/github/lattice/blinky machxo2/blinking_led.vhd(12): replacing existing netlist blinking_led(behavior). VHDL-1205
Top module name (VHDL): blinking_led
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = blinking_led.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in blinking_led_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file BlinkyMachXO2_impl1.ngd.

################### Begin Area Report (blinking_led)######################
Number of register bits => 28 of 7209 (0 % )
CCU2D => 13
FD1P3AX => 2
FD1S3AX => 1
FD1S3IX => 25
GSR => 1
LUT4 => 9
OB => 9
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 28
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_enable_2, loads : 28
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_enable_2, loads : 28
  Net : led_c, loads : 4
  Net : leds_c, loads : 4
  Net : n175, loads : 4
  Net : count_24, loads : 2
  Net : count_23, loads : 2
  Net : count_22, loads : 2
  Net : count_21, loads : 2
  Net : count_20, loads : 2
  Net : count_19, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk]                     |    1.000 MHz|   77.334 MHz|     8  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.664  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.516  secs
--------------------------------------------------------------
