###############################################
[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: rc4[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: PDKs root directory: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[33m[WARNING]: CELL_PAD_EXECLUDE is now deprecated; use CELL_PAD_EXCLUDE instead.[37m
[36m[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example[37m
[33m[WARNING]: Removing exisiting run /project/openlane/user_proj_example/runs/user_proj_example[37m
[36m[INFO]: Preparing LEF Files[37m
mergeLef.py : Merging LEFs
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
mergeLef.py : Merging LEFs
INVX4.lef: SITEs matched found: 0
INVX4.lef: MACROs matched found: 1
NOR2X1.lef: SITEs matched found: 0
NOR2X1.lef: MACROs matched found: 1
AOI21X1.lef: SITEs matched found: 0
AOI21X1.lef: MACROs matched found: 1
BUFX2.lef: SITEs matched found: 0
BUFX2.lef: MACROs matched found: 1
OR2X1.lef: SITEs matched found: 0
OR2X1.lef: MACROs matched found: 1
INVX2.lef: SITEs matched found: 0
INVX2.lef: MACROs matched found: 1
AND2X2.lef: SITEs matched found: 0
AND2X2.lef: MACROs matched found: 1
OR2X2.lef: SITEs matched found: 0
OR2X2.lef: MACROs matched found: 1
AND2X1.lef: SITEs matched found: 0
AND2X1.lef: MACROs matched found: 1
INVX1.lef: SITEs matched found: 0
INVX1.lef: MACROs matched found: 1
INV.lef: SITEs matched found: 0
INV.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Merging the following extra LEFs: /project/openlane/user_proj_example/../../cells/lef/INVX4.lef /project/openlane/user_proj_example/../../cells/lef/NOR2X1.lef /project/openlane/user_proj_example/../../cells/lef/AOI21X1.lef /project/openlane/user_proj_example/../../cells/lef/BUFX2.lef /project/openlane/user_proj_example/../../cells/lef/OR2X1.lef /project/openlane/user_proj_example/../../cells/lef/INVX2.lef /project/openlane/user_proj_example/../../cells/lef/AND2X2.lef /project/openlane/user_proj_example/../../cells/lef/OR2X2.lef /project/openlane/user_proj_example/../../cells/lef/AND2X1.lef /project/openlane/user_proj_example/../../cells/lef/INVX1.lef /project/openlane/user_proj_example/../../cells/lef/INV.lef[37m
padLefMacro.py : Padding technology lef file
Derived SITE width (microns): 0.46
Derived SITE height (microns): 5.44
Right cell padding (microns): 0.46
Left cell padding (microns): 0.0
Top cell padding (microns): 0.0
Bottom cell padding (microns): 0.0
Skipping LEF padding for MACRO  sky130_fd_sc_hd__tapvgnd_1
Skipping LEF padding for MACRO  sky130_fd_sc_hd__fill_4
Skipping LEF padding for MACRO  sky130_fd_sc_hd__decap_4
Skipping LEF padding for MACRO  sky130_fd_sc_hd__tapvgnd2_1
Skipping LEF padding for MACRO  sky130_fd_sc_hd__decap_12
Skipping LEF padding for MACRO  sky130_fd_sc_hd__fill_8
Skipping LEF padding for MACRO  sky130_fd_sc_hd__decap_3
Skipping LEF padding for MACRO  sky130_fd_sc_hd__decap_6
Skipping LEF padding for MACRO  sky130_fd_sc_hd__fill_1
Skipping LEF padding for MACRO  sky130_fd_sc_hd__tap_2
Skipping LEF padding for MACRO  sky130_fd_sc_hd__tapvpwrvgnd_1
Skipping LEF padding for MACRO  sky130_fd_sc_hd__decap_8
Skipping LEF padding for MACRO  sky130_fd_sc_hd__tap_1
Skipping LEF padding for MACRO  sky130_fd_sc_hd__fill_2
padLefMacro.py : Finished
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v
Parsing Verilog input from `/project/openlane/user_proj_example/../../verilog//rtl/user_proj_cells.v' to AST representation.
Generating RTLIL representation for module `\AND2X1'.
Generating RTLIL representation for module `\AND2X2'.
Generating RTLIL representation for module `\OR2X1'.
Generating RTLIL representation for module `\OR2X2'.
Generating RTLIL representation for module `\NOR2X1'.
Generating RTLIL representation for module `\NOR2X2'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\INVX1'.
Generating RTLIL representation for module `\INVX2'.
Generating RTLIL representation for module `\INVX3'.
Generating RTLIL representation for module `\INVX4'.
Generating RTLIL representation for module `\BUFX1'.
Generating RTLIL representation for module `\BUFX2'.
Generating RTLIL representation for module `\AOI21X1'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing Verilog input from `/project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing Verilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:47: Warning: Identifier `\vccd1' is implicitly declared.
/project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:48: Warning: Identifier `\vssd1' is implicitly declared.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v
Parsing Verilog input from `/project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v' to AST representation.
Replacing existing blackbox module `\AND2X1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:9.1-16.10.
Generating RTLIL representation for module `\AND2X1'.
Replacing existing blackbox module `\AND2X2' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:18.1-25.10.
Generating RTLIL representation for module `\AND2X2'.
Replacing existing blackbox module `\OR2X1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:27.1-35.10.
Generating RTLIL representation for module `\OR2X1'.
Replacing existing blackbox module `\OR2X2' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:37.1-45.10.
Generating RTLIL representation for module `\OR2X2'.
Replacing existing blackbox module `\NOR2X1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:47.1-55.10.
Generating RTLIL representation for module `\NOR2X1'.
Replacing existing blackbox module `\NOR2X2' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:57.1-65.10.
Generating RTLIL representation for module `\NOR2X2'.
Replacing existing blackbox module `\INV' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:67.1-73.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\INVX1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:75.1-81.10.
Generating RTLIL representation for module `\INVX1'.
Replacing existing blackbox module `\INVX2' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:82.1-88.10.
Generating RTLIL representation for module `\INVX2'.
Replacing existing blackbox module `\INVX3' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:89.1-95.10.
Generating RTLIL representation for module `\INVX3'.
Replacing existing blackbox module `\INVX4' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:96.1-102.10.
Generating RTLIL representation for module `\INVX4'.
Replacing existing blackbox module `\BUFX1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:104.1-110.10.
Generating RTLIL representation for module `\BUFX1'.
Replacing existing blackbox module `\BUFX2' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:111.1-117.10.
Generating RTLIL representation for module `\BUFX2'.
Replacing existing blackbox module `\AOI21X1' at /project/openlane/user_proj_example/../../verilog/rtl/user_proj_cells.v:119.1-128.10.
Generating RTLIL representation for module `\AOI21X1'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \user_proj_example

6.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example

7.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

7.2.8. Executing PROC_DFF pass (convert process syncs to FFs).

7.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3. Executing FLATTEN pass (flatten design).

7.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.6. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
found and reported 226 problems.

7.7. Executing OPT pass (performing simple optimizations).

7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.7.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.7.9. Finished OPT passes. (There is nothing left to do.)

7.8. Executing FSM pass (extract and optimize FSM).

7.8.1. Executing FSM_DETECT pass (finding FSMs in design).

7.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.9. Executing OPT pass (performing simple optimizations).

7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.9.6. Executing OPT_DFF pass (perform DFF optimizations).

7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.9.9. Finished OPT passes. (There is nothing left to do.)

7.10. Executing WREDUCE pass (reducing word size of cells).

7.11. Executing PEEPOPT pass (run peephole optimizers).

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  created 0 $alu and 0 $macc cells.

7.14. Executing SHARE pass (SAT-based resource sharing).

7.15. Executing OPT pass (performing simple optimizations).

7.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.15.6. Executing OPT_DFF pass (perform DFF optimizations).

7.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.15.9. Finished OPT passes. (There is nothing left to do.)

7.16. Executing MEMORY pass.

7.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

7.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.18. Executing OPT pass (performing simple optimizations).

7.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~55 debug messages>

7.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.18.3. Executing OPT_DFF pass (perform DFF optimizations).

7.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.18.5. Finished fast OPT passes.

7.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.20. Executing OPT pass (performing simple optimizations).

7.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

7.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.20.6. Executing OPT_SHARE pass.

7.20.7. Executing OPT_DFF pass (perform DFF optimizations).

7.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.20.10. Finished OPT passes. (There is nothing left to do.)

7.21. Executing TECHMAP pass (map to technology primitives).

7.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~67 debug messages>

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.22.3. Executing OPT_DFF pass (perform DFF optimizations).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.22.5. Finished fast OPT passes.

7.23. Executing ABC pass (technology mapping using ABC).

7.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

7.24. Executing OPT pass (performing simple optimizations).

7.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

7.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

7.24.3. Executing OPT_DFF pass (perform DFF optimizations).

7.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

7.24.5. Finished fast OPT passes.

7.25. Executing HIERARCHY pass (managing design hierarchy).

7.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

7.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

7.26. Printing statistics.

=== user_proj_example ===

   Number of wires:                 18
   Number of wire bits:            606
   Number of public wires:          18
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     BUFX2                           1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     NOR2X1                          1
     OR2X1                           1
     OR2X2                           1

7.27. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
found and reported 0 problems.

8. Executing SHARE pass (SAT-based resource sharing).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

11. Printing statistics.

=== user_proj_example ===

   Number of wires:                 18
   Number of wire bits:            606
   Number of public wires:          18
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     BUFX2                           1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     NOR2X1                          1
     OR2X1                           1
     OR2X2                           1

12. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

12.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':

13. Printing statistics.
[INFO]: ABC: WireLoad : S_2

=== user_proj_example ===

   Number of wires:                 18
   Number of wire bits:            606
   Number of public wires:          18
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     BUFX2                           1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     NOR2X1                          1
     OR2X1                           1
     OR2X2                           1

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-iTKtUw/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

15. Executing SETUNDEF pass (replace undef values with defined constants).

16. Executing HILOMAP pass (mapping to constant drivers).

17. Executing SPLITNETS pass (splitting up multi-bit signals).

18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 226 unused wires.
<suppressed ~1 debug messages>

19. Executing INSBUF pass (insert buffer cells for connected wires).

20. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
found and reported 0 problems.

21. Printing statistics.

=== user_proj_example ===

   Number of wires:                 18
   Number of wire bits:            606
   Number of public wires:          18
   Number of public wire bits:     606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                237
     AND2X1                          1
     AND2X2                          1
     AOI21X1                         1
     BUFX2                           1
     INV                             1
     INVX1                           1
     INVX2                           1
     INVX4                           1
     NOR2X1                          1
     OR2X1                           1
     OR2X2                           1
     sky130_fd_sc_hd__conb_1       226

   Area for cell type \AND2X1 is unknown!
   Area for cell type \AND2X2 is unknown!
   Area for cell type \OR2X1 is unknown!
   Area for cell type \OR2X2 is unknown!
   Area for cell type \NOR2X1 is unknown!
   Area for cell type \INV is unknown!
   Area for cell type \INVX1 is unknown!
   Area for cell type \INVX2 is unknown!
   Area for cell type \INVX4 is unknown!
   Area for cell type \BUFX2 is unknown!
   Area for cell type \AOI21X1 is unknown!

   Chip area for module '\user_proj_example': 848.313600

22. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 228 unique messages, 228 total
End of script. Logfile hash: c151512589, CPU: user 1.62s system 0.07s, MEM: 43.66 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 52% 2x read_liberty (0 sec), 9% 1x proc_dff (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 700 module AND2X1 not found.  Creating black box for AND2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 707 module AND2X2 not found.  Creating black box for AND2X2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 714 module AOI21X1 not found.  Creating black box for AOI21X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 722 module BUFX2 not found.  Creating black box for BUFX2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 728 module INV not found.  Creating black box for INV.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 734 module INVX1 not found.  Creating black box for INVX1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 740 module INVX2 not found.  Creating black box for INVX2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 746 module INVX4 not found.  Creating black box for INVX4.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 752 module NOR2X1 not found.  Creating black box for NOR2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 759 module OR2X1 not found.  Creating black box for OR2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v, line 766 module OR2X2 not found.  Creating black box for OR2X2.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
Warning: base.sdc, 1 port '0' not found.
set IO_PCT  0.2
set input_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
Warning: base.sdc, 9 port '0' not found.
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from liberty cell
Warning: LEF master AND2X1 has no liberty cell.
Warning: LEF master AND2X2 has no liberty cell.
Warning: LEF master AOI21X1 has no liberty cell.
Warning: LEF master BUFX2 has no liberty cell.
Warning: LEF master INV has no liberty cell.
Warning: LEF master INVX1 has no liberty cell.
Warning: LEF master INVX2 has no liberty cell.
Warning: LEF master INVX4 has no liberty cell.
Warning: LEF master NOR2X1 has no liberty cell.
Warning: LEF master OR2X1 has no liberty cell.
Warning: LEF master OR2X2 has no liberty cell.
Info: Added 212 rows of 1280 sites.
[36m[INFO]: Floorplanning was successful[37m
[36m[INFO]: Core area width: 588.96[37m
[36m[INFO]: Core area height: 578.24[37m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def[37m
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 237 components and 955 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Top-level design name: user_proj_example
Block boundaries: 0 0 600000 600000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def[37m
[36m[INFO]: Running Global Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 237 components and 955 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
[INFO] DBU = 1000
[INFO] SiteSize = (460, 2720)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] NumInstances = 237
[INFO] NumPlaceInstances = 237
[INFO] NumFixedInstances = 0
[INFO] NumDummyInstances = 0
[INFO] NumNets = 606
[INFO] NumPins = 881
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (600000, 600000)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] CoreArea = 339525632000
[INFO] NonPlaceInstsArea = 0
[INFO] PlaceInstsArea = 999737600
[INFO] Util(%) = 0.294451
[INFO] StdInstsArea = 999737600
[INFO] MacroInstsArea = 0
[INFO] FillerInit: NumGCells = 49719
[INFO] FillerInit: NumGNets = 606
[INFO] FillerInit: NumGPins = 881
[INFO] TargetDensity = 0.550000
[INFO] AveragePlaceInstArea = 4218302
[INFO] IdealBinArea = 7669640
[INFO] IdealBinCnt = 44268
[INFO] TotalBinArea = 339525632000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (4600, 4505)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.33279 HPWL: 132909519
[NesterovSolve] Iter: 10 overflow: 0.117571 HPWL: 96221550
[NesterovSolve] Iter: 20 overflow: 0.115254 HPWL: 95813865
[NesterovSolve] Iter: 30 overflow: 0.115254 HPWL: 95813894
[NesterovSolve] Iter: 40 overflow: 0.115254 HPWL: 95813874
[NesterovSolve] Iter: 50 overflow: 0.115254 HPWL: 95813898
[NesterovSolve] Iter: 60 overflow: 0.115254 HPWL: 95813884
[NesterovSolve] Iter: 70 overflow: 0.115254 HPWL: 95813906
[NesterovSolve] Iter: 80 overflow: 0.115253 HPWL: 95814006
[NesterovSolve] Iter: 90 overflow: 0.115255 HPWL: 95814204
[NesterovSolve] Iter: 100 overflow: 0.115255 HPWL: 95814440
[NesterovSolve] Iter: 110 overflow: 0.115255 HPWL: 95814878
[NesterovSolve] Iter: 120 overflow: 0.115255 HPWL: 95815514
[NesterovSolve] Iter: 130 overflow: 0.115255 HPWL: 95816483
[NesterovSolve] Iter: 140 overflow: 0.115256 HPWL: 95817933
[NesterovSolve] Iter: 150 overflow: 0.115255 HPWL: 95820058
[NesterovSolve] Iter: 160 overflow: 0.115257 HPWL: 95823187
[NesterovSolve] Iter: 170 overflow: 0.11526 HPWL: 95827781
[NesterovSolve] Iter: 180 overflow: 0.115262 HPWL: 95834368
[NesterovSolve] Iter: 190 overflow: 0.115267 HPWL: 95843755
[NesterovSolve] Iter: 200 overflow: 0.115274 HPWL: 95856680
[NesterovSolve] Iter: 210 overflow: 0.115283 HPWL: 95873451
[NesterovSolve] Iter: 220 overflow: 0.115303 HPWL: 95892837
[NesterovSolve] Iter: 230 overflow: 0.115329 HPWL: 95909720
[NesterovSolve] Iter: 240 overflow: 0.115362 HPWL: 95913649
[NesterovSolve] Iter: 250 overflow: 0.115356 HPWL: 95891345
[NesterovSolve] Iter: 260 overflow: 0.115291 HPWL: 95851843
[NesterovSolve] Iter: 270 overflow: 0.115379 HPWL: 95898518
[NesterovSolve] Iter: 280 overflow: 0.115421 HPWL: 95911618
[NesterovSolve] Iter: 290 overflow: 0.115279 HPWL: 95861273
[NesterovSolve] Iter: 300 overflow: 0.11537 HPWL: 95905765
[NesterovSolve] Iter: 310 overflow: 0.115267 HPWL: 95895264
[NesterovSolve] Iter: 320 overflow: 0.11503 HPWL: 95866475
[NesterovSolve] Iter: 330 overflow: 0.114787 HPWL: 95867401
[NesterovSolve] Iter: 340 overflow: 0.114491 HPWL: 95874235
[NesterovSolve] Iter: 350 overflow: 0.113804 HPWL: 95901330
[NesterovSolve] Finished with Overflow: 0.0961188
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from LEF macro
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
Warning: base.sdc, 1 port '0' not found.
set IO_PCT  0.2
set input_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
Warning: base.sdc, 9 port '0' not found.
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def[37m
[36m[INFO]:  Manual Macro Placement...[37m
Placing the following macros:
{'AND2X1': ['10000', '10000', 'N'], 'AND2X2': ['10000', '20000', 'N'], 'AOI21X1': ['10000', '30000', 'N'], 'BUFX2': ['10000', '50000', 'N'], 'INV': ['10000', '100000', 'N'], 'INVX1': ['10000', '110000', 'N'], 'INVX2': ['10000', '120000', 'N'], 'INVX4': ['10000', '130000', 'N'], 'NOR2X1': ['10000', '190000', 'N'], 'OR2X1': ['10000', '230000', 'N'], 'OR2X2': ['10000', '240000', 'N']}
Placing  AND2X1
Placing  AND2X2
Placing  AOI21X1
Placing  BUFX2
Placing  INV
Placing  INVX1
Placing  INVX2
Placing  INVX4
Placing  NOR2X1
Placing  OR2X1
Placing  OR2X2
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def.macro_placement.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def.macro_placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 237 components and 955 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def.macro_placement.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 212
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 424
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 4387
Running tapcell... Done!
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def.macro_placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5048 components and 10577 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO] DBU = 1000
[INFO] SiteSize = (460, 2720)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] NumInstances = 5048
[INFO] NumPlaceInstances = 226
[INFO] NumFixedInstances = 4822
[INFO] NumDummyInstances = 0
[INFO] NumNets = 606
[INFO] NumPins = 881
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (600000, 600000)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (594320, 587520)
[INFO] CoreArea = 339525632000
[INFO] NonPlaceInstsArea = 7228304000
[INFO] PlaceInstsArea = 848313600
[INFO] Util(%) = 0.255287
[INFO] StdInstsArea = 848313600
[INFO] MacroInstsArea = 0
[INFO] FillerInit: NumGCells = 48690
[INFO] FillerInit: NumGNets = 606
[INFO] FillerInit: NumGPins = 881
[INFO] TargetDensity = 0.550000
[INFO] AveragePlaceInstArea = 3753600
[INFO] IdealBinArea = 6824727
[INFO] IdealBinCnt = 49749
[INFO] TotalBinArea = 339525632000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (4600, 4505)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0 HPWL: 99226525
[NesterovSolve] Iter: 10 overflow: 0 HPWL: 99224419
[NesterovSolve] Iter: 20 overflow: 0 HPWL: 99224406
[NesterovSolve] Iter: 30 overflow: 0 HPWL: 99224414
[NesterovSolve] Iter: 40 overflow: 0 HPWL: 99224435
[NesterovSolve] Iter: 50 overflow: 0 HPWL: 99224435
[NesterovSolve] Finished with Overflow: 0
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from LEF macro
Warning: Liberty cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from LEF macro
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
Warning: base.sdc, 1 port '0' not found.
set IO_PCT  0.2
set input_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
Warning: base.sdc, 9 port '0' not found.
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def[37m
[36m[INFO]: Running OpenPhySyn Timing Optimization...[37m
[36m[INFO]: Trimming Liberty...[37m
[OpenPhySyn] [2020-11-27 21:05:05.115] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-11-27 21:05:07.920] [info] OpenPhySyn: 1.8.1
Warning: /project/openlane/user_proj_example/runs/user_proj_example/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5048 components and 10577 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Warning: base.sdc, 1 port '0' not found.
[INFO]: Setting output delay to: 0.0
[INFO]: Setting input delay to: 0.0
Warning: base.sdc, 9 port '0' not found.
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 80798 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-11-27 21:06:11.553] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Buffer library: sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8, sky130_fd_sc_hd__buf_1
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Inverter library: None
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Buffering: enabled
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Driver sizing: enabled
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-11-27 21:06:11.578] [info] Iteration 1
[OpenPhySyn] [2020-11-27 21:06:11.693] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Runtime: 0s
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Buffers: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Resize up: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Resize down: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Pin Swap: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Buffered nets: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Fanout violations: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Transition violations: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Capacitance violations: 0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Slack gain: 0.0
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Initial area: 8080
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] New area: 8080
[OpenPhySyn] [2020-11-27 21:06:11.694] [info] Finished repair_timing transform (0)
Added/updated 0 cells
=============== Final Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 80798 um2
Export optimized design
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5048 components and 10577 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 34 module AND2X1 not found.  Creating black box for AND2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 39 module AND2X2 not found.  Creating black box for AND2X2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 44 module AOI21X1 not found.  Creating black box for AOI21X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 50 module BUFX2 not found.  Creating black box for BUFX2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 54 module INV not found.  Creating black box for INV.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 58 module INVX1 not found.  Creating black box for INVX1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 62 module INVX2 not found.  Creating black box for INVX2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 66 module INVX4 not found.  Creating black box for INVX4.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 70 module NOR2X1 not found.  Creating black box for NOR2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 75 module OR2X1 not found.  Creating black box for OR2X1.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 80 module OR2X2 not found.  Creating black box for OR2X2.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 735 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_424.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
Warning: base.sdc, 1 port '0' not found.
set IO_PCT  0.2
set input_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $IO_PCT]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 0.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 0.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
Warning: base.sdc, 9 port '0' not found.
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Running Detailed Placement...[37m
===========================================================================
   Open Source Mixed-Height Standard Cell Detail Placer < OpenDP_v1.0 >    
   Developers : SangGi Do, Mingyu Woo                                      
===========================================================================
Parsed 10000 number of lines!!
Parsed 20000 number of lines!!
Parsed 30000 number of lines!!
Parsed 40000 number of lines!!
Parsed 50000 number of lines!!
Parsed 60000 number of lines!!
Reading /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef is Done

-------------------- INPUT FILES ----------------------------------
 benchmark name    : placement
 directory         : /project/openlane/user_proj_example/runs/user_proj_example/tmp
 lef               : /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
 def               : /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
-------------------------------------------------------------------
CoreArea: 
5520.000000 : 10880.000000 - 594320.000000 : 587520.000000
DieArea: 
0.000000 : 0.000000 - 588800.000000 : 576640.000000
Reading /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def is Done
-------------------- DESIGN ANALYSIS ------------------------------
  total cells              : 5048
  multi cells              : 0
  fixed cells              : 4822
  total nets               : 606
  design area              : 3.39526e+11
  total f_area             : 7.25301e+09
  total m_area             : 1.13108e+09
  design util              : 0.340409
  num rows                 : 212
  row height               : 2720
-------------------------------------------------------------------
 non_group_cell_region_assign done ..
 - - - - - - - - - - - - - - - - - - - - - - - - 
 non_group_cell_placement done .. 
 - - - - - - - - - - - - - - - - - - - - - - - - 
Reading /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def is Done
 DEF file write success !! 
 location : /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
-------------------------------------------------------------------
 tasks                          Wtime      Ctime
 Parser                         0.567      0.560
 resgin assign                  0.567      0.560
 pre-placement                  0.567      0.560
 non Group cell placement       0.567      0.560
 All                            0.569      0.560
 - - - - - EVALUATION - - - - - 
 AVG_displacement : 50.0634
 SUM_displacement : 252720
 MAX_displacement : 3730
 - - - - - - - - - - - - - - - - 
 GP HPWL          : 99225.3
 HPWL             : 99465.4
 avg_Disp_site    : 0.108833
 avg_Disp_row     : 0.0184057
 delta_HPWL       : 0.241902
 ==== CHECK LEGALITY ==== 
 row_check ==>> PASS 
 site_check ==>> PASS 
 power_check ==>> PASS 
 edge_check ==>> PASS 
 placed_check ==>> PASS 
 overlap_check ==>> PASS 
 - - - - - < Program END > - - - - - 
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5048 components and 10577 component-terminals.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is user_proj_example
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 153.600  offset: 16.320 
      Layer: met5 -  width: 1.600  pitch: 153.180  offset: 16.650 
    Connect: {met1 met4} {met4 met5}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect:  
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def[37m
[36m[INFO]: Routing...[37m
[36m[INFO]: Running Global Routing...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /media/philipp/Daten/skywater/open_pdks/sky130/sky130A/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 11 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 448 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 pin VPB missing from liberty cell
Warning: LEF macro sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 pin VPB missing from liberty cell
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 5048 components and 10577 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 606 nets and 277 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 6
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X1
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AND2X2
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance AOI21X1
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance BUFX2
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INV
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX1
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX2
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance INVX4
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance NOR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X1
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[WARNING] Found pin outside die area in instance OR2X2
[INFO] #DB Obstacles: 33670
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[WARNING] Pin AND2X1/B is outside die area
[WARNING] Pin AND2X1/B is outside die area
[WARNING] Pin AND2X1/B is outside die area
[WARNING] Pin BUFX2/A is outside die area
[WARNING] Pin BUFX2/A is outside die area
[WARNING] Pin BUFX2/A is outside die area
[WARNING] Pin INV/A is outside die area
[WARNING] Pin INV/A is outside die area
[WARNING] Pin INV/A is outside die area
[WARNING] Pin INVX1/A is outside die area
[WARNING] Pin INVX1/A is outside die area
[WARNING] Pin INVX1/A is outside die area
[WARNING] Pin INVX2/A is outside die area
[WARNING] Pin INVX2/A is outside die area
[WARNING] Pin INVX2/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin INVX4/A is outside die area
[WARNING] Pin AND2X1/A is outside die area
[WARNING] Pin AND2X1/A is outside die area
[WARNING] Pin AND2X1/A is outside die area
[WARNING] Pin NOR2X1/B is outside die area
[WARNING] Pin NOR2X1/B is outside die area
[WARNING] Pin NOR2X1/B is outside die area
[WARNING] Pin NOR2X1/A is outside die area
[WARNING] Pin NOR2X1/A is outside die area
[WARNING] Pin NOR2X1/A is outside die area
[WARNING] Pin OR2X1/B is outside die area
[WARNING] Pin OR2X1/B is outside die area
[WARNING] Pin OR2X1/B is outside die area
[WARNING] Pin OR2X1/A is outside die area
[WARNING] Pin OR2X1/A is outside die area
[WARNING] Pin OR2X1/A is outside die area
[WARNING] Pin OR2X2/B is outside die area
[WARNING] Pin OR2X2/B is outside die area
[WARNING] Pin OR2X2/B is outside die area
[WARNING] Pin OR2X2/A is outside die area
[WARNING] Pin OR2X2/A is outside die area
[WARNING] Pin OR2X2/A is outside die area
[WARNING] Pin AND2X2/B is outside die area
[WARNING] Pin AND2X2/B is outside die area
[WARNING] Pin AND2X2/B is outside die area
[WARNING] Pin AND2X2/A is outside die area
[WARNING] Pin AND2X2/A is outside die area
[WARNING] Pin AND2X2/A is outside die area
[WARNING] Pin AOI21X1/C is outside die area
[WARNING] Pin AOI21X1/C is outside die area
[WARNING] Pin AOI21X1/C is outside die area
[WARNING] Pin AOI21X1/B is outside die area
[WARNING] Pin AOI21X1/B is outside die area
[WARNING] Pin AOI21X1/B is outside die area
[WARNING] Pin AOI21X1/A is outside die area
[WARNING] Pin AOI21X1/A is outside die area
[WARNING] Pin AOI21X1/A is outside die area
[WARNING] Pin BUFX2/Y is outside die area
[WARNING] Pin BUFX2/Y is outside die area
[WARNING] Pin BUFX2/Y is outside die area
[WARNING] Pin INV/Y is outside die area
[WARNING] Pin INV/Y is outside die area
[WARNING] Pin INV/Y is outside die area
[WARNING] Pin INVX1/Y is outside die area
[WARNING] Pin INVX1/Y is outside die area
[WARNING] Pin INVX1/Y is outside die area
[WARNING] Pin INVX2/Y is outside die area
[WARNING] Pin INVX2/Y is outside die area
[WARNING] Pin INVX2/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin INVX4/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin NOR2X1/Y is outside die area
[WARNING] Pin OR2X1/Y is outside die area
[WARNING] Pin OR2X1/Y is outside die area
[WARNING] Pin OR2X1/Y is outside die area
[WARNING] Pin OR2X2/Y is outside die area
[WARNING] Pin OR2X2/Y is outside die area
[WARNING] Pin OR2X2/Y is outside die area
[WARNING] Pin AND2X1/Y is outside die area
[WARNING] Pin AND2X1/Y is outside die area
[WARNING] Pin AND2X1/Y is outside die area
[WARNING] Pin AND2X2/Y is outside die area
[WARNING] Pin AND2X2/Y is outside die area
[WARNING] Pin AND2X2/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin AOI21X1/Y is outside die area
[WARNING] Pin OR2X2/vdd is outside die area
[WARNING] Pin OR2X1/vdd is outside die area
[WARNING] Pin NOR2X1/vdd is outside die area
[WARNI[31m[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_route.tcl |& tee >&@stdout /project/openlane/user_proj_example/runs/user_proj_example/logs/routing/fastroute.log"[37m
[31m[ERROR]: Exit code: 1[37m
[31m[ERROR]: Last 10 lines:
child killed: segmentation violation
[37m
[31m[ERROR]: Please check openroad  log file[37m
[31m[ERROR]: Dumping to /project/openlane/user_proj_example/runs/user_proj_example/error.log[37m

    while executing
"try_catch openroad -exit $::env(SCRIPTS_DIR)/openroad/or_route.tcl |& tee $::env(TERMINAL_OUTPUT) $::env(fastroute_log_file_tag).log"
    (procedure "global_routing" line 5)
    invoked from within
"global_routing"
    (procedure "run_routing" line 15)
    invoked from within
"run_routing"
    (procedure "run_non_interactive_mode" line 16)
    invoked from within
"run_non_interactive_mode {*}$argv"
    invoked from within
"if { [info exists flags_map(-interactive)] || [info exists flags_map(-it)] } {
	puts_info "Running interactively"
	if { [info exists arg_values(-file)..."
    (file "/openLANE_flow/flow.tcl" line 164)
