// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Fri Dec 31 22:46:47 2021
// Host        : AW13R3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.v
// Design      : zxnexys_zxrtc_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "zxnexys_zxrtc_0_0,rtcc_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "rtcc_wrapper,Vivado 2021.2" *) 
(* NotValidForBitStream *)
module zxnexys_zxrtc_0_0
   (clk_peripheral,
    iic_rtcc_scl_i,
    iic_rtcc_scl_o,
    iic_rtcc_scl_t,
    iic_rtcc_sda_i,
    iic_rtcc_sda_o,
    iic_rtcc_sda_t,
    reset,
    scl_i,
    scl_o,
    sda_i,
    sda_o);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_peripheral CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0" *) input clk_peripheral;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I" *) input iic_rtcc_scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O" *) output iic_rtcc_scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T" *) output iic_rtcc_scl_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I" *) input iic_rtcc_sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O" *) output iic_rtcc_sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T" *) output iic_rtcc_sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_out" *) input scl_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc scl_in" *) output scl_o;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_out" *) input sda_i;
  (* X_INTERFACE_INFO = "specnext.com:specnext:rtc:1.0 rtc sda_in" *) output sda_o;

  wire \<const0> ;
  wire clk_peripheral;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire reset;
  wire scl_i;
  wire sda_i;
  wire sda_o;

  assign iic_rtcc_scl_o = \<const0> ;
  assign iic_rtcc_sda_o = \<const0> ;
  assign scl_o = scl_i;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_rtcc_wrapper inst
       (.clk_peripheral(clk_peripheral),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .reset(reset),
        .scl_i(scl_i),
        .sda_i(sda_i),
        .sda_o(sda_o));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO
   (Rc_Data_Exists,
    Rc_fifo_data,
    D,
    \Addr_Counters[3].FDRE_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Bus2IIC_Reset,
    D_0,
    s_axi_aclk,
    \FIFO_RAM[0].SRL16E_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    Q,
    Rc_fifo_rd,
    Rc_fifo_rd_d,
    Rc_fifo_wr_d,
    Rc_fifo_wr);
  output Rc_Data_Exists;
  output [0:7]Rc_fifo_data;
  output [1:0]D;
  output \Addr_Counters[3].FDRE_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Bus2IIC_Reset;
  input D_0;
  input s_axi_aclk;
  input [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [3:0]Q;
  input Rc_fifo_rd;
  input Rc_fifo_rd_d;
  input Rc_fifo_wr_d;
  input Rc_fifo_wr;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__1_n_0 ;
  wire Bus2IIC_Reset;
  wire CI;
  wire [1:0]D;
  wire D_0;
  wire [7:0]\FIFO_RAM[0].SRL16E_I_0 ;
  wire [3:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ;
  wire Rc_Data_Exists;
  wire [0:3]Rc_addr;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr_d;
  wire S;
  wire S0_out;
  wire S1_out;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_3),
        .Q(Rc_addr[0]),
        .R(Bus2IIC_Reset));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Rc_addr[2],Rc_addr[1],Rc_addr[0]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__1_n_0 ,S0_out,S1_out,S}));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[0]),
        .O(S));
  LUT6 #(
    .INIT(64'hFFFF7FFF00000000)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__0 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .I4(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__1 
       (.I0(Rc_fifo_wr_d),
        .I1(Rc_fifo_wr),
        .I2(Rc_addr[0]),
        .I3(Rc_addr[3]),
        .I4(Rc_addr[2]),
        .I5(Rc_addr[1]),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_2),
        .Q(Rc_addr[1]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[1]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_1),
        .Q(Rc_addr[2]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[2]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Rc_Data_Exists),
        .D(sum_A_0),
        .Q(Rc_addr[3]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'hA208)) 
    \Addr_Counters[3].XORCY_I_i_1__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__1_n_0 ),
        .I1(Rc_fifo_rd),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_addr[3]),
        .O(\Addr_Counters[3].XORCY_I_i_1__1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(Rc_Data_Exists),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_2__0
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [7]),
        .Q(Rc_fifo_data[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [6]),
        .Q(Rc_fifo_data[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [5]),
        .Q(Rc_fifo_data[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [4]),
        .Q(Rc_fifo_data[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [3]),
        .Q(Rc_fifo_data[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [2]),
        .Q(Rc_fifo_data[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [1]),
        .Q(Rc_fifo_data[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Rc_addr[0]),
        .A1(Rc_addr[1]),
        .A2(Rc_addr[2]),
        .A3(Rc_addr[3]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(\FIFO_RAM[0].SRL16E_I_0 [0]),
        .Q(Rc_fifo_data[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_2 
       (.I0(Rc_addr[3]),
        .I1(Q[3]),
        .I2(Rc_addr[0]),
        .I3(Q[0]),
        .I4(Rc_Data_Exists),
        .I5(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ),
        .O(\Addr_Counters[3].FDRE_I_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_3 
       (.I0(Rc_addr[1]),
        .I1(Q[1]),
        .I2(Rc_addr[2]),
        .I3(Q[2]),
        .O(\RD_FIFO_CNTRL.ro_prev_i_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sr_i[1]_i_1 
       (.I0(Rc_Data_Exists),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[2]_i_1 
       (.I0(Rc_addr[1]),
        .I1(Rc_addr[2]),
        .I2(Rc_addr[3]),
        .I3(Rc_addr[0]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO_6
   (Tx_data_exists_sgl,
    Tx_fifo_data_0,
    \Addr_Counters[1].FDRE_I_0 ,
    \FIFO_RAM[0].SRL16E_I_0 ,
    rdCntrFrmTxFifo0,
    Data_Exists_DFF_0,
    p_0_in,
    \FIFO_RAM[7].SRL16E_I_0 ,
    Tx_fifo_rst,
    s_axi_aclk,
    s_axi_wdata,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    dynamic_MSMS,
    callingReadAccess,
    earlyAckHdr,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    Tx_fifo_wr_d,
    Tx_fifo_wr,
    shift_reg_ld,
    \data_int_reg[0] );
  output Tx_data_exists_sgl;
  output [7:0]Tx_fifo_data_0;
  output [0:0]\Addr_Counters[1].FDRE_I_0 ;
  output \FIFO_RAM[0].SRL16E_I_0 ;
  output rdCntrFrmTxFifo0;
  output Data_Exists_DFF_0;
  output p_0_in;
  output [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  input Tx_fifo_rst;
  input s_axi_aclk;
  input [7:0]s_axi_wdata;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input [0:1]dynamic_MSMS;
  input callingReadAccess;
  input earlyAckHdr;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input Tx_fifo_wr_d;
  input Tx_fifo_wr;
  input shift_reg_ld;
  input \data_int_reg[0] ;

  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ;
  wire [0:0]\Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1__0_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_GEN_DTR.dtre_i_i_2_n_0 ;
  wire \FIFO_RAM[0].SRL16E_I_0 ;
  wire [0:0]\FIFO_RAM[7].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire [3:0]Tx_addr_0;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire callingReadAccess;
  wire \data_int_reg[0] ;
  wire [0:1]dynamic_MSMS;
  wire earlyAckHdr;
  wire p_0_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;
  wire shift_reg_ld;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_3),
        .Q(Tx_addr_0[3]),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],Tx_addr_0[1],Tx_addr_0[2],Tx_addr_0[3]}),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1__0_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[3]),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2__1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I2(Tx_addr_0[2]),
        .I3(Tx_addr_0[0]),
        .I4(Tx_addr_0[3]),
        .I5(Tx_addr_0[1]),
        .O(CI));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3__0 
       (.I0(Tx_addr_0[1]),
        .I1(Tx_addr_0[3]),
        .I2(Tx_addr_0[0]),
        .I3(Tx_addr_0[2]),
        .I4(Tx_fifo_wr_d),
        .I5(Tx_fifo_wr),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_2),
        .Q(Tx_addr_0[2]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[2]),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_1),
        .Q(Tx_addr_0[1]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[1]),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Tx_data_exists_sgl),
        .D(sum_A_0),
        .Q(Tx_addr_0[0]),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1__0 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3__0_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(Tx_addr_0[0]),
        .O(\Addr_Counters[3].XORCY_I_i_1__0_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Tx_data_exists_sgl),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'hFFF20202)) 
    Data_Exists_DFF_i_1__0
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .I2(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I3(\Addr_Counters[0].MUXCY_L_I_1 ),
        .I4(Tx_data_exists_sgl),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1 
       (.I0(Tx_addr_0[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h555555D5)) 
    \FIFO_GEN_DTR.dtre_i_i_1 
       (.I0(Tx_data_exists_sgl),
        .I1(Tx_fifo_data_0[0]),
        .I2(dynamic_MSMS[1]),
        .I3(dynamic_MSMS[0]),
        .I4(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .O(Data_Exists_DFF_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FIFO_GEN_DTR.dtre_i_i_2 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[7]),
        .Q(Tx_fifo_data_0[7]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[6]),
        .Q(Tx_fifo_data_0[6]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[2].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[5]),
        .Q(Tx_fifo_data_0[5]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[3].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[4]),
        .Q(Tx_fifo_data_0[4]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[4].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[3]),
        .Q(Tx_fifo_data_0[3]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[5].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[2]),
        .Q(Tx_fifo_data_0[2]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[6].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[1]),
        .Q(Tx_fifo_data_0[1]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[7].SRL16E_I 
       (.A0(Tx_addr_0[3]),
        .A1(Tx_addr_0[2]),
        .A2(Tx_addr_0[1]),
        .A3(Tx_addr_0[0]),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(s_axi_wdata[0]),
        .Q(Tx_fifo_data_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h10FFFFFF)) 
    \cr_i[5]_i_2 
       (.I0(\FIFO_GEN_DTR.dtre_i_i_2_n_0 ),
        .I1(dynamic_MSMS[0]),
        .I2(Tx_fifo_data_0[0]),
        .I3(Tx_data_exists_sgl),
        .I4(dynamic_MSMS[1]),
        .O(\FIFO_RAM[0].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[0]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(shift_reg_ld),
        .I2(\data_int_reg[0] ),
        .O(\FIFO_RAM[7].SRL16E_I_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    rdCntrFrmTxFifo_i_1
       (.I0(Data_Exists_DFF_0),
        .I1(callingReadAccess),
        .I2(earlyAckHdr),
        .O(rdCntrFrmTxFifo0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sr_i[3]_i_1 
       (.I0(Tx_addr_0[2]),
        .I1(Tx_addr_0[0]),
        .I2(Tx_addr_0[3]),
        .I3(Tx_addr_0[1]),
        .O(\Addr_Counters[1].FDRE_I_0 ));
endmodule

(* ORIG_REF_NAME = "SRL_FIFO" *) 
module zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0
   (Data_Exists_DFF_0,
    dynamic_MSMS,
    \FIFO_RAM[1].SRL16E_I_0 ,
    \Addr_Counters[1].FDRE_I_0 ,
    Tx_fifo_rst,
    D,
    s_axi_aclk,
    ctrlFifoDin,
    rdCntrFrmTxFifo,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    \Addr_Counters[0].MUXCY_L_I_0 ,
    \Addr_Counters[0].MUXCY_L_I_1 ,
    \cr_i_reg[2] );
  output Data_Exists_DFF_0;
  output [0:1]dynamic_MSMS;
  output \FIFO_RAM[1].SRL16E_I_0 ;
  output \Addr_Counters[1].FDRE_I_0 ;
  input Tx_fifo_rst;
  input D;
  input s_axi_aclk;
  input [0:1]ctrlFifoDin;
  input rdCntrFrmTxFifo;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input \Addr_Counters[0].MUXCY_L_I_0 ;
  input \Addr_Counters[0].MUXCY_L_I_1 ;
  input \cr_i_reg[2] ;

  wire \Addr_Counters[0].FDRE_I_n_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_0 ;
  wire \Addr_Counters[0].MUXCY_L_I_1 ;
  wire \Addr_Counters[0].MUXCY_L_I_i_3_n_0 ;
  wire \Addr_Counters[1].FDRE_I_0 ;
  wire \Addr_Counters[1].FDRE_I_n_0 ;
  wire \Addr_Counters[2].FDRE_I_n_0 ;
  wire \Addr_Counters[3].FDRE_I_n_0 ;
  wire \Addr_Counters[3].XORCY_I_i_1_n_0 ;
  wire CI;
  wire D;
  wire Data_Exists_DFF_0;
  wire \FIFO_RAM[1].SRL16E_I_0 ;
  wire S;
  wire S0_out;
  wire S1_out;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire addr_cy_1;
  wire addr_cy_2;
  wire addr_cy_3;
  wire \cr_i_reg[2] ;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire sum_A_0;
  wire sum_A_1;
  wire sum_A_2;
  wire sum_A_3;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[0].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_3),
        .Q(\Addr_Counters[0].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \Addr_Counters[0].MUXCY_L_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED [3],addr_cy_1,addr_cy_2,addr_cy_3}),
        .CYINIT(CI),
        .DI({\NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED [3],\Addr_Counters[2].FDRE_I_n_0 ,\Addr_Counters[1].FDRE_I_n_0 ,\Addr_Counters[0].FDRE_I_n_0 }),
        .O({sum_A_0,sum_A_1,sum_A_2,sum_A_3}),
        .S({\Addr_Counters[3].XORCY_I_i_1_n_0 ,S0_out,S1_out,S}));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[0].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .O(S));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \Addr_Counters[0].MUXCY_L_I_i_2 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[3].FDRE_I_n_0 ),
        .I3(\Addr_Counters[1].FDRE_I_n_0 ),
        .I4(\Addr_Counters[0].FDRE_I_n_0 ),
        .I5(\Addr_Counters[0].MUXCY_L_I_1 ),
        .O(CI));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Addr_Counters[0].MUXCY_L_I_i_3 
       (.I0(\Addr_Counters[0].MUXCY_L_I_0 ),
        .I1(\Addr_Counters[2].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[3].FDRE_I_n_0 ),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[1].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_2),
        .Q(\Addr_Counters[1].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[1].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[1].FDRE_I_n_0 ),
        .O(S1_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[2].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_1),
        .Q(\Addr_Counters[2].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[2].MUXCY_L_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(S0_out));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \Addr_Counters[3].FDRE_I 
       (.C(s_axi_aclk),
        .CE(Data_Exists_DFF_0),
        .D(sum_A_0),
        .Q(\Addr_Counters[3].FDRE_I_n_0 ),
        .R(Tx_fifo_rst));
  LUT5 #(
    .INIT(32'h20228A88)) 
    \Addr_Counters[3].XORCY_I_i_1 
       (.I0(\Addr_Counters[0].MUXCY_L_I_i_3_n_0 ),
        .I1(rdCntrFrmTxFifo),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .I4(\Addr_Counters[3].FDRE_I_n_0 ),
        .O(\Addr_Counters[3].XORCY_I_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    Data_Exists_DFF
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Data_Exists_DFF_0),
        .R(Tx_fifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    Data_Exists_DFF_i_3
       (.I0(\Addr_Counters[1].FDRE_I_n_0 ),
        .I1(\Addr_Counters[3].FDRE_I_n_0 ),
        .I2(\Addr_Counters[0].FDRE_I_n_0 ),
        .I3(\Addr_Counters[2].FDRE_I_n_0 ),
        .O(\Addr_Counters[1].FDRE_I_0 ));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[0].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[0]),
        .Q(dynamic_MSMS[0]));
  (* box_type = "PRIMITIVE" *) 
  (* srl_bus_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM " *) 
  (* srl_name = "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \FIFO_RAM[1].SRL16E_I 
       (.A0(\Addr_Counters[0].FDRE_I_n_0 ),
        .A1(\Addr_Counters[1].FDRE_I_n_0 ),
        .A2(\Addr_Counters[2].FDRE_I_n_0 ),
        .A3(\Addr_Counters[3].FDRE_I_n_0 ),
        .CE(CI),
        .CLK(s_axi_aclk),
        .D(ctrlFifoDin[1]),
        .Q(dynamic_MSMS[1]));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cr_i[2]_i_2 
       (.I0(dynamic_MSMS[1]),
        .I1(\cr_i_reg[2] ),
        .I2(Tx_fifo_rd_d),
        .I3(Tx_fifo_rd),
        .O(\FIFO_RAM[1].SRL16E_I_0 ));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module zxnexys_zxrtc_0_0_address_decoder
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ,
    Bus_RNW_reg_reg_0,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    D,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    Q,
    s_axi_aclk,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ,
    s_axi_aresetn,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_arready_INST_0_0,
    s_axi_wdata,
    \cr_i_reg[2] ,
    \cr_i_reg[2]_0 ,
    firstDynStartSeen,
    \cr_i_reg[2]_1 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    \s_axi_rdata_i_reg[1]_0 ,
    \s_axi_rdata_i_reg[1]_1 ,
    \s_axi_rdata_i_reg[2] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    \s_axi_rdata_i_reg[3]_0 ,
    \s_axi_rdata_i_reg[3]_1 ,
    \s_axi_rdata_i_reg[0] ,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    \s_axi_rdata_i_reg[4] ,
    p_1_in7_in,
    \s_axi_rdata_i_reg[5] ,
    p_1_in4_in,
    \s_axi_rdata_i_reg[6] ,
    p_1_in1_in,
    \s_axi_rdata_i_reg[7]_0 ,
    p_1_in,
    \GPO_GEN.gpo_i_reg[31] ,
    AXI_IP2Bus_WrAck2_reg);
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  output Bus_RNW_reg_reg_0;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [7:0]D;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input Q;
  input s_axi_aclk;
  input [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  input s_axi_aresetn;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [3:0]s_axi_arready_INST_0_0;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input [1:0]\cr_i_reg[2]_0 ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_1 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input \s_axi_rdata_i_reg[1] ;
  input \s_axi_rdata_i_reg[1]_0 ;
  input \s_axi_rdata_i_reg[1]_1 ;
  input \s_axi_rdata_i_reg[2] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input \s_axi_rdata_i_reg[3]_0 ;
  input \s_axi_rdata_i_reg[3]_1 ;
  input \s_axi_rdata_i_reg[0] ;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input \s_axi_rdata_i_reg[4] ;
  input p_1_in7_in;
  input \s_axi_rdata_i_reg[5] ;
  input p_1_in4_in;
  input \s_axi_rdata_i_reg[6] ;
  input p_1_in1_in;
  input \s_axi_rdata_i_reg[7]_0 ;
  input p_1_in;
  input \GPO_GEN.gpo_i_reg[31] ;
  input AXI_IP2Bus_WrAck2_reg;

  wire [2:0]AXI_Bus2IP_CS;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire AXI_IP2Bus_WrAck2_reg;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_i_1_n_0;
  wire Bus_RNW_reg_reg_0;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ;
  wire [4:0]\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ;
  wire \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ;
  wire Q;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire ce_expnd_i_0;
  wire ce_expnd_i_1;
  wire ce_expnd_i_14;
  wire ce_expnd_i_15;
  wire ce_expnd_i_16;
  wire ce_expnd_i_17;
  wire ce_expnd_i_24;
  wire ce_expnd_i_26;
  wire ce_expnd_i_6;
  wire ce_expnd_i_7;
  wire ce_expnd_i_8;
  wire ce_expnd_i_9;
  wire [0:0]\cr_i_reg[2] ;
  wire [1:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[2]_1 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire cs_ce_clr;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_1_in_0;
  wire p_24_in;
  wire p_6_in;
  wire p_7_in;
  wire p_8_in;
  wire p_9_in;
  wire pselect_hit_i_2;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [3:0]s_axi_arready_INST_0_0;
  wire \s_axi_rdata_i[1]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_2_n_0 ;
  wire \s_axi_rdata_i[7]_i_3_n_0 ;
  wire \s_axi_rdata_i[7]_i_4_n_0 ;
  wire \s_axi_rdata_i[7]_i_5_n_0 ;
  wire \s_axi_rdata_i[7]_i_8_n_0 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[1]_1 ;
  wire \s_axi_rdata_i_reg[2] ;
  wire \s_axi_rdata_i_reg[3] ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[3]_1 ;
  wire \s_axi_rdata_i_reg[4] ;
  wire \s_axi_rdata_i_reg[5] ;
  wire \s_axi_rdata_i_reg[6] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire \s_axi_rdata_i_reg[7]_0 ;
  wire [4:0]s_axi_wdata;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    AXI_IP2Bus_RdAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_RdAck20));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    AXI_IP2Bus_WrAck2_i_1
       (.I0(p_18_in),
        .I1(AXI_Bus2IP_CS[2]),
        .I2(AXI_Bus2IP_CS[0]),
        .I3(AXI_IP2Bus_WrAck2_reg),
        .O(AXI_IP2Bus_WrAck20));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    Bus_RNW_reg_i_1
       (.I0(AXI_IP2Bus_WrAck2_reg),
        .I1(Q),
        .I2(Bus_RNW_reg_reg_0),
        .O(Bus_RNW_reg_i_1_n_0));
  FDRE Bus_RNW_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus_RNW_reg_i_1_n_0),
        .Q(Bus_RNW_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FIFO_GEN_DTR.Tx_fifo_wr_i_1 
       (.I0(p_15_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_24));
  FDRE \GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_24),
        .Q(p_24_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ));
  FDRE \GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS ),
        .Q(p_18_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_17));
  FDRE \GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_17),
        .Q(p_17_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(ce_expnd_i_16));
  FDRE \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_16),
        .Q(p_16_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_15));
  FDRE \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_15),
        .Q(p_15_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .O(ce_expnd_i_14));
  FDRE \GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_14),
        .Q(p_14_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_9));
  FDRE \GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_9),
        .Q(p_9_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .O(ce_expnd_i_8));
  FDRE \GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_8),
        .Q(p_8_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_7));
  FDRE \GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_7),
        .Q(p_7_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_6));
  FDRE \GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_6),
        .Q(p_6_in),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .O(ce_expnd_i_1));
  FDRE \GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_1),
        .Q(p_1_in_0),
        .R(cs_ce_clr));
  LUT3 #(
    .INIT(8'hFB)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1 
       (.I0(is_write_reg),
        .I1(s_axi_aresetn),
        .I2(is_read_reg),
        .O(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_0));
  FDRE \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_0),
        .Q(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I3(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .I4(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [2]),
        .O(ce_expnd_i_26));
  FDRE \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(ce_expnd_i_26),
        .Q(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .R(cs_ce_clr));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GPO_GEN.gpo_i[31]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_8_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GPO_GEN.gpo_i_reg[31] ),
        .O(\WDATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [3]),
        .O(pselect_hit_i_2));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(pselect_hit_i_2),
        .Q(AXI_Bus2IP_CS[2]),
        .R(cs_ce_clr));
  FDRE \MEM_DECODE_GEN[2].cs_out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Q),
        .D(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [4]),
        .Q(AXI_Bus2IP_CS[0]),
        .R(cs_ce_clr));
  LUT2 #(
    .INIT(4'h8)) 
    \RD_FIFO_CNTRL.Rc_fifo_rd_i_1 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_14_in),
        .O(Bus2IIC_RdCE));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1 
       (.I0(p_9_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[0]_i_1 
       (.I0(p_17_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[6]));
  LUT6 #(
    .INIT(64'h8B888B888BBB8B88)) 
    \cr_i[2]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(Bus2IIC_WrCE[6]),
        .I2(\cr_i_reg[2] ),
        .I3(\cr_i_reg[2]_0 [1]),
        .I4(firstDynStartSeen),
        .I5(\cr_i_reg[2]_1 ),
        .O(\WDATA_reg[5] [1]));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \cr_i[4]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(p_17_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\cr_i_reg[2]_0 [0]),
        .I4(cr_txModeSelect_set),
        .I5(cr_txModeSelect_clr),
        .O(\WDATA_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ip_irpt_enable_reg[7]_i_2 
       (.I0(p_24_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h32)) 
    irpt_wrack_d1_i_1
       (.I0(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_24_in),
        .O(irpt_wrack));
  LUT2 #(
    .INIT(4'h2)) 
    reset_trig_i_1
       (.I0(sw_rst_cond),
        .I1(sw_rst_cond_d1),
        .O(reset_trig0));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_arready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 ),
        .I2(AXI_IP2Bus_RdAck1),
        .I3(AXI_IP2Bus_RdAck2),
        .O(is_read_reg));
  LUT6 #(
    .INIT(64'hFFF888F888F888F8)) 
    \s_axi_rdata_i[0]_i_1 
       (.I0(\s_axi_rdata_i_reg[0] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(\s_axi_rdata_i_reg[0]_0 ),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD5D0000)) 
    \s_axi_rdata_i[1]_i_1 
       (.I0(\s_axi_rdata_i_reg[1] ),
        .I1(\s_axi_rdata_i_reg[1]_0 ),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I3(\s_axi_rdata_i_reg[1]_1 ),
        .I4(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I5(\s_axi_rdata_i[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hF0800080)) 
    \s_axi_rdata_i[1]_i_5 
       (.I0(\s_axi_rdata_i_reg[7] [1]),
        .I1(p_24_in),
        .I2(Bus_RNW_reg_reg_0),
        .I3(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I4(p_1_in16_in),
        .O(\s_axi_rdata_i[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[2]_i_1 
       (.I0(\s_axi_rdata_i_reg[2] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in13_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEFAAEAAAEAAAEAAA)) 
    \s_axi_rdata_i[3]_i_1 
       (.I0(\s_axi_rdata_i[3]_i_2_n_0 ),
        .I1(p_1_in10_in),
        .I2(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .I3(Bus_RNW_reg_reg_0),
        .I4(p_24_in),
        .I5(\s_axi_rdata_i_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAA0200AAAA8A88)) 
    \s_axi_rdata_i[3]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [0]),
        .I2(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 [1]),
        .I3(\s_axi_rdata_i_reg[3] ),
        .I4(\s_axi_rdata_i_reg[3]_0 ),
        .I5(\s_axi_rdata_i_reg[3]_1 ),
        .O(\s_axi_rdata_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[4]_i_1 
       (.I0(\s_axi_rdata_i_reg[4] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in7_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[5]_i_1 
       (.I0(\s_axi_rdata_i_reg[5] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in4_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[6]_i_1 
       (.I0(\s_axi_rdata_i_reg[6] ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFF444F444F444F4)) 
    \s_axi_rdata_i[7]_i_1 
       (.I0(\s_axi_rdata_i_reg[7]_0 ),
        .I1(\s_axi_rdata_i[7]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\s_axi_rdata_i[7]_i_4_n_0 ),
        .I4(\s_axi_rdata_i[7]_i_5_n_0 ),
        .I5(\s_axi_rdata_i_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \s_axi_rdata_i[7]_i_3 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\s_axi_rdata_i[7]_i_8_n_0 ),
        .I2(p_17_in),
        .I3(p_1_in_0),
        .I4(p_9_in),
        .I5(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .O(\s_axi_rdata_i[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s_axi_rdata_i[7]_i_4 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 ),
        .O(\s_axi_rdata_i[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rdata_i[7]_i_5 
       (.I0(Bus_RNW_reg_reg_0),
        .I1(p_24_in),
        .O(\s_axi_rdata_i[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_axi_rdata_i[7]_i_8 
       (.I0(p_15_in),
        .I1(p_7_in),
        .I2(p_6_in),
        .I3(p_8_in),
        .I4(p_14_in),
        .I5(p_16_in),
        .O(\s_axi_rdata_i[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    s_axi_wready_INST_0
       (.I0(s_axi_wready_INST_0_i_1_n_0),
        .I1(\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 ),
        .I2(AXI_IP2Bus_WrAck1),
        .I3(AXI_IP2Bus_WrAck2),
        .O(is_write_reg));
  LUT4 #(
    .INIT(16'hFFEF)) 
    s_axi_wready_INST_0_i_1
       (.I0(s_axi_arready_INST_0_0[1]),
        .I1(s_axi_arready_INST_0_0[0]),
        .I2(s_axi_arready_INST_0_0[3]),
        .I3(s_axi_arready_INST_0_0[2]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    sw_rst_cond_d1_i_1
       (.I0(s_axi_wdata[0]),
        .I1(Bus_RNW_reg_reg_0),
        .I2(p_18_in),
        .I3(s_axi_wdata[1]),
        .I4(s_axi_wdata[2]),
        .I5(s_axi_wdata[3]),
        .O(sw_rst_cond));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_thddat_i[8]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34] ),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tlow_i[8]_i_1 
       (.I0(p_1_in_0),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusta_i[8]_i_1 
       (.I0(p_7_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \timing_param_tsusto_i[8]_i_1 
       (.I0(p_6_in),
        .I1(Bus_RNW_reg_reg_0),
        .O(Bus2IIC_WrCE[2]));
endmodule

(* ORIG_REF_NAME = "axi_controller" *) 
module zxnexys_zxrtc_0_0_axi_controller
   (BREADY_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    RREADY_reg,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13]_0 ,
    \timeout_reg[13]_0 ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output BREADY_reg;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output RREADY_reg;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13]_0 ;
  input \timeout_reg[13]_0 ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire BREADY_reg;
  wire [7:0]D;
  wire \FSM_sequential_cState[0]_i_10_n_0 ;
  wire \FSM_sequential_cState[0]_i_14_n_0 ;
  wire \FSM_sequential_cState[0]_i_2_n_0 ;
  wire \FSM_sequential_cState[0]_i_3_n_0 ;
  wire \FSM_sequential_cState[0]_i_6_n_0 ;
  wire \FSM_sequential_cState[0]_i_7_n_0 ;
  wire \FSM_sequential_cState[0]_i_8_n_0 ;
  wire \FSM_sequential_cState[0]_i_9_n_0 ;
  wire \FSM_sequential_cState[1]_i_3_n_0 ;
  wire \FSM_sequential_cState[1]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_4_n_0 ;
  wire \FSM_sequential_cState[2]_i_6_n_0 ;
  wire \FSM_sequential_cState[2]_i_7_n_0 ;
  wire \FSM_sequential_cState[2]_i_8_n_0 ;
  wire \FSM_sequential_cState[2]_i_9_n_0 ;
  wire \FSM_sequential_cState[3]_i_6_n_0 ;
  wire \FSM_sequential_cState[4]_i_2_n_0 ;
  wire \FSM_sequential_cState[4]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_3_n_0 ;
  wire \FSM_sequential_cState[5]_i_4_n_0 ;
  wire \FSM_sequential_cState[5]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_6_n_0 ;
  wire \FSM_sequential_cState[5]_i_7_n_0 ;
  wire \FSM_sequential_cState[5]_i_8_n_0 ;
  wire [5:0]Q;
  wire RREADY_reg;
  wire [9:0]\WDATA_reg[9] ;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire [13:1]in18;
  wire [7:3]p_0_in;
  wire [13:0]p_1_in;
  wire rd_en;
  wire rd_en_i_1_n_0;
  wire rd_en_i_2_n_0;
  wire read_n_12;
  wire read_n_2;
  wire reset;
  wire [8:2]rtc_addro;
  wire \rtc_addro[8]_i_1_n_0 ;
  wire [8:2]rtc_addro_1;
  wire \rtc_data[7]_i_2_n_0 ;
  wire [9:0]rtc_dato;
  wire \rtc_dato[0]_i_2_n_0 ;
  wire \rtc_dato[1]_i_2_n_0 ;
  wire \rtc_dato[1]_i_3_n_0 ;
  wire \rtc_dato[2]_i_2_n_0 ;
  wire \rtc_dato[2]_i_3_n_0 ;
  wire \rtc_dato[3]_i_2_n_0 ;
  wire \rtc_dato[3]_i_3_n_0 ;
  wire \rtc_dato[4]_i_2_n_0 ;
  wire \rtc_dato[5]_i_2_n_0 ;
  wire \rtc_dato[5]_i_3_n_0 ;
  wire \rtc_dato[6]_i_2_n_0 ;
  wire \rtc_dato[6]_i_3_n_0 ;
  wire \rtc_dato[9]_i_1_n_0 ;
  wire [9:0]rtc_dato_0;
  wire rtc_rd_ack;
  wire rtc_rd_en_i_1_n_0;
  wire rtc_rd_en_i_2_n_0;
  wire rtc_rd_en_i_3_n_0;
  wire rtc_rd_en_reg_n_0;
  wire rtc_ready_i_3_n_0;
  wire rtc_ready_reg_n_0;
  wire rtc_rw;
  wire rtc_rw_reg_n_0;
  wire rtc_wr_ack;
  wire rtc_wr_en_i_1_n_0;
  wire rtc_wr_en_i_2_n_0;
  wire rtc_wr_en_i_3_n_0;
  wire rtc_wr_en_reg_n_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [13:0]timeout;
  wire timeout0_carry__0_n_0;
  wire timeout0_carry__0_n_1;
  wire timeout0_carry__0_n_2;
  wire timeout0_carry__0_n_3;
  wire timeout0_carry__1_n_0;
  wire timeout0_carry__1_n_1;
  wire timeout0_carry__1_n_2;
  wire timeout0_carry__1_n_3;
  wire timeout0_carry_n_0;
  wire timeout0_carry_n_1;
  wire timeout0_carry_n_2;
  wire timeout0_carry_n_3;
  wire \timeout[0]_i_1_n_0 ;
  wire \timeout[13]_i_2_n_0 ;
  wire \timeout_reg[13]_0 ;
  wire wr_ack;
  wire [7:0]wr_data;
  wire \wr_data[13]_i_1_n_0 ;
  wire \wr_data[5]_i_2_n_0 ;
  wire \wr_data[6]_i_2_n_0 ;
  wire \wr_data[6]_i_3_n_0 ;
  wire \wr_data[6]_i_4_n_0 ;
  wire \wr_data[7]_i_2_n_0 ;
  wire [13:0]\wr_data_reg[13]_0 ;
  wire wr_en;
  wire wr_en_i_1_n_0;
  wire wr_en_i_2_n_0;
  wire write_n_10;
  wire write_n_11;
  wire write_n_4;
  wire write_n_5;
  wire write_n_6;
  wire write_n_7;
  wire write_n_8;
  wire write_n_9;
  wire [3:0]NLW_timeout0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_timeout0_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cState[0]_i_10 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[0]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\FSM_sequential_cState[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_cState[0]_i_2 
       (.I0(rtc_rw_reg_n_0),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0DFF0DFF0DFFFF)) 
    \FSM_sequential_cState[0]_i_3 
       (.I0(\FSM_sequential_cState[0]_i_6_n_0 ),
        .I1(\FSM_sequential_cState[0]_i_7_n_0 ),
        .I2(Q[4]),
        .I3(\FSM_sequential_cState[0]_i_8_n_0 ),
        .I4(rtc_wr_en_reg_n_0),
        .I5(\FSM_sequential_cState[0]_i_9_n_0 ),
        .O(\FSM_sequential_cState[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFA3FFEFFFA0)) 
    \FSM_sequential_cState[0]_i_6 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .I5(empty),
        .O(\FSM_sequential_cState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0535503053330030)) 
    \FSM_sequential_cState[0]_i_7 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_wr_en_reg_n_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000550D5555)) 
    \FSM_sequential_cState[0]_i_8 
       (.I0(rtc_wr_en_reg_n_0),
        .I1(Q[3]),
        .I2(rtc_rd_en_reg_n_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\FSM_sequential_cState[0]_i_14_n_0 ),
        .O(\FSM_sequential_cState[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cState[0]_i_9 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\FSM_sequential_cState[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0070F0F00068D070)) 
    \FSM_sequential_cState[1]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\FSM_sequential_cState[2]_i_8_n_0 ),
        .O(\FSM_sequential_cState[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF9FFFFFFFFFFF)) 
    \FSM_sequential_cState[1]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\FSM_sequential_cState[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF04FF00FF00FF)) 
    \FSM_sequential_cState[2]_i_4 
       (.I0(\FSM_sequential_cState[2]_i_8_n_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[2]_i_9_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\FSM_sequential_cState[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_cState[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\FSM_sequential_cState[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[2]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\FSM_sequential_cState[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_8 
       (.I0(rtc_rd_en_reg_n_0),
        .I1(rtc_ready_reg_n_0),
        .O(\FSM_sequential_cState[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cState[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_cState[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[3]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_cState[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_cState[4]_i_2 
       (.I0(Q[0]),
        .I1(wr_ack),
        .O(\FSM_sequential_cState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_cState[4]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\FSM_sequential_cState[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555555555)) 
    \FSM_sequential_cState[5]_i_3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(wr_ack),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\FSM_sequential_cState[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \FSM_sequential_cState[5]_i_4 
       (.I0(\FSM_sequential_cState[5]_i_7_n_0 ),
        .I1(\FSM_sequential_cState[5]_i_8_n_0 ),
        .I2(timeout[7]),
        .I3(timeout[0]),
        .I4(timeout[1]),
        .I5(timeout[10]),
        .O(\FSM_sequential_cState[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_sequential_cState[5]_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\FSM_sequential_cState[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \FSM_sequential_cState[5]_i_6 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(rtc_ready_reg_n_0),
        .I3(rtc_rd_en_reg_n_0),
        .O(\FSM_sequential_cState[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_7 
       (.I0(timeout[2]),
        .I1(timeout[5]),
        .I2(timeout[13]),
        .I3(timeout[8]),
        .I4(timeout[12]),
        .I5(timeout[11]),
        .O(\FSM_sequential_cState[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_cState[5]_i_8 
       (.I0(timeout[3]),
        .I1(timeout[4]),
        .I2(timeout[6]),
        .I3(timeout[9]),
        .O(\FSM_sequential_cState[5]_i_8_n_0 ));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_8),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(read_n_12),
        .Q(Q[1]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_7),
        .Q(Q[2]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_6),
        .Q(Q[3]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_5),
        .Q(Q[4]));
  (* FSM_ENCODED_STATES = "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111" *) 
  FDCE \FSM_sequential_cState_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(write_n_4),
        .Q(Q[5]));
  LUT6 #(
    .INIT(64'hFFFFFEE200000002)) 
    rd_en_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(rd_en_i_2_n_0),
        .I5(rd_en),
        .O(rd_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rd_en_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(rd_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN" *) 
  FDRE rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rd_en_i_1_n_0),
        .Q(rd_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_read read
       (.\ARADDR_reg[8]_0 (\ARADDR_reg[8] ),
        .\ARADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .D(wr_data),
        .\FSM_onehot_cState_reg[4]_0 (rtc_rd_ack),
        .\FSM_onehot_cState_reg[4]_1 (rtc_rd_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_2_0 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[1]_i_5_0 (rtc_wr_ack),
        .\FSM_sequential_cState_reg[0] (read_n_12),
        .\FSM_sequential_cState_reg[1] (\FSM_sequential_cState[1]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[1]_0 (write_n_10),
        .\FSM_sequential_cState_reg[1]_1 (write_n_9),
        .\FSM_sequential_cState_reg[1]_2 (\FSM_sequential_cState[1]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[1]_3 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[1]_4 (write_n_11),
        .Q(Q),
        .RREADY_reg_0(RREADY_reg),
        .clk_peripheral(clk_peripheral),
        .\dato_reg[7]_0 (D),
        .p_1_in({p_1_in[13],p_1_in[10:9],p_1_in[7:0]}),
        .reset(reset),
        .rtc_ready_reg(read_n_2),
        .rtc_ready_reg_0(rtc_ready_i_3_n_0),
        .rtc_ready_reg_1(rtc_ready_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .wr_ack(wr_ack),
        .\wr_data_reg[5] (\wr_data[5]_i_2_n_0 ),
        .\wr_data_reg[6] (\wr_data[6]_i_2_n_0 ),
        .\wr_data_reg[6]_0 (\wr_data[6]_i_3_n_0 ),
        .\wr_data_reg[6]_1 (\wr_data[6]_i_4_n_0 ),
        .\wr_data_reg[7] (\wr_data[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h000A4A84)) 
    \rtc_addro[2]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hCCF0F860)) 
    \rtc_addro[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(rtc_addro_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00B01011)) 
    \rtc_addro[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(rtc_addro_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00000110)) 
    \rtc_addro[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(rtc_addro_1[6]));
  LUT6 #(
    .INIT(64'h335F33FC00000000)) 
    \rtc_addro[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\rtc_addro[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEB)) 
    \rtc_addro[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(rtc_addro_1[8]));
  FDRE \rtc_addro_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[2]),
        .Q(rtc_addro[2]),
        .R(1'b0));
  FDRE \rtc_addro_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[3]),
        .Q(rtc_addro[3]),
        .R(1'b0));
  FDRE \rtc_addro_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[5]),
        .Q(rtc_addro[5]),
        .R(1'b0));
  FDRE \rtc_addro_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[6]),
        .Q(rtc_addro[6]),
        .R(1'b0));
  FDRE \rtc_addro_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_addro[8]_i_1_n_0 ),
        .D(rtc_addro_1[8]),
        .Q(rtc_addro[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0F4F0)) 
    \rtc_data[3]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(dout[3]),
        .I3(dout[8]),
        .I4(dout[10]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \rtc_data[4]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFBFF1000)) 
    \rtc_data[5]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hEBFB0000)) 
    \rtc_data[6]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(dout[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hC8C8888D)) 
    \rtc_data[7]_i_1 
       (.I0(\rtc_data[7]_i_2_n_0 ),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'hFE)) 
    \rtc_data[7]_i_2 
       (.I0(dout[13]),
        .I1(dout[11]),
        .I2(dout[12]),
        .O(\rtc_data[7]_i_2_n_0 ));
  FDRE \rtc_data_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \rtc_data_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \rtc_data_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \rtc_data_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \rtc_data_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \rtc_data_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \rtc_data_reg[6] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \rtc_data_reg[7] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(p_0_in[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBEBEBEBEFFEAAAAA)) 
    \rtc_dato[0]_i_1 
       (.I0(\rtc_dato[0]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(rtc_dato_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFB888888)) 
    \rtc_dato[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(p_1_in[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\rtc_dato[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000022F2)) 
    \rtc_dato[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\rtc_dato[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[1]_i_3_n_0 ),
        .O(rtc_dato_0[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F08F)) 
    \rtc_dato[1]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[13]),
        .I4(p_1_in[11]),
        .I5(p_1_in[12]),
        .O(\rtc_dato[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8FF00F000FFF)) 
    \rtc_dato[1]_i_3 
       (.I0(Q[3]),
        .I1(p_1_in[1]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\rtc_dato[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E680060FFFF0060)) 
    \rtc_dato[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\rtc_dato[2]_i_2_n_0 ),
        .I5(\rtc_dato[2]_i_3_n_0 ),
        .O(rtc_dato_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF1FC0)) 
    \rtc_dato[2]_i_2 
       (.I0(p_1_in[8]),
        .I1(\wr_data[6]_i_2_n_0 ),
        .I2(p_1_in[9]),
        .I3(p_1_in[10]),
        .I4(Q[1]),
        .O(\rtc_dato[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \rtc_dato[2]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_1_in[2]),
        .I3(Q[1]),
        .O(\rtc_dato[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h14FF14FF14FF1414)) 
    \rtc_dato[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rtc_dato[3]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(\rtc_dato[3]_i_3_n_0 ),
        .O(rtc_dato_0[3]));
  LUT6 #(
    .INIT(64'h00007030000F0F0F)) 
    \rtc_dato[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(\rtc_dato[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h88778870)) 
    \rtc_dato[3]_i_3 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAF3FAF)) 
    \rtc_dato[4]_i_1 
       (.I0(\rtc_dato[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(p_1_in[4]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFF880070)) 
    \rtc_dato[4]_i_2 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .O(\rtc_dato[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEA0000000000)) 
    \rtc_dato[5]_i_1 
       (.I0(\rtc_dato[5]_i_2_n_0 ),
        .I1(p_1_in[5]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[2]),
        .O(rtc_dato_0[5]));
  LUT6 #(
    .INIT(64'h000000001E0F1E0E)) 
    \rtc_dato[5]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[11]),
        .I2(p_1_in[13]),
        .I3(\rtc_dato[5]_i_3_n_0 ),
        .I4(p_1_in[8]),
        .I5(Q[1]),
        .O(\rtc_dato[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rtc_dato[5]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\rtc_dato[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CF5FFF5F)) 
    \rtc_dato[6]_i_1 
       (.I0(\rtc_dato[6]_i_2_n_0 ),
        .I1(p_1_in[6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\rtc_dato[6]_i_3_n_0 ),
        .O(rtc_dato_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h0015FFFF)) 
    \rtc_dato[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(p_1_in[10]),
        .I2(p_1_in[9]),
        .I3(p_1_in[11]),
        .I4(p_1_in[13]),
        .O(\rtc_dato[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \rtc_dato[6]_i_3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\rtc_dato[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8008888A8A88888)) 
    \rtc_dato[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_1_in[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_dato_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hAA00AA80)) 
    \rtc_dato[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[2]),
        .O(rtc_dato_0[8]));
  LUT6 #(
    .INIT(64'h0F0B366600000000)) 
    \rtc_dato[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\rtc_dato[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hC888)) 
    \rtc_dato[9]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(rtc_dato_0[9]));
  FDRE \rtc_dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[0]),
        .Q(rtc_dato[0]),
        .R(1'b0));
  FDRE \rtc_dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[1]),
        .Q(rtc_dato[1]),
        .R(1'b0));
  FDRE \rtc_dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[2]),
        .Q(rtc_dato[2]),
        .R(1'b0));
  FDRE \rtc_dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[3]),
        .Q(rtc_dato[3]),
        .R(1'b0));
  FDRE \rtc_dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[4]),
        .Q(rtc_dato[4]),
        .R(1'b0));
  FDRE \rtc_dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[5]),
        .Q(rtc_dato[5]),
        .R(1'b0));
  FDRE \rtc_dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[6]),
        .Q(rtc_dato[6]),
        .R(1'b0));
  FDRE \rtc_dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[7]),
        .Q(rtc_dato[7]),
        .R(1'b0));
  FDRE \rtc_dato_reg[8] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[8]),
        .Q(rtc_dato[8]),
        .R(1'b0));
  FDRE \rtc_dato_reg[9] 
       (.C(clk_peripheral),
        .CE(\rtc_dato[9]_i_1_n_0 ),
        .D(rtc_dato_0[9]),
        .Q(rtc_dato[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0444FFFF04440000)) 
    rtc_rd_en_i_1
       (.I0(rtc_rd_en_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(rtc_rd_en_i_3_n_0),
        .I5(rtc_rd_en_reg_n_0),
        .O(rtc_rd_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rtc_rd_en_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(rtc_rd_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEE04EE45EB08FB8B)) 
    rtc_rd_en_i_3
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(rtc_rd_en_i_3_n_0));
  FDRE rtc_rd_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_rd_en_i_1_n_0),
        .Q(rtc_rd_en_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100502000100102)) 
    rtc_ready_i_3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(rtc_ready_i_3_n_0));
  FDRE rtc_ready_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(read_n_2),
        .Q(rtc_ready_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rtc_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rtc_rw));
  FDRE \rtc_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \rtc_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[9]),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \rtc_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[10]),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \rtc_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[11]),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \rtc_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[12]),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \rtc_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[13]),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE rtc_rw_reg
       (.C(clk_peripheral),
        .CE(rtc_rw),
        .D(dout[14]),
        .Q(rtc_rw_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E00FFFF2E000000)) 
    rtc_wr_en_i_1
       (.I0(rtc_wr_en_i_2_n_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(rtc_wr_en_i_3_n_0),
        .I5(rtc_wr_en_reg_n_0),
        .O(rtc_wr_en_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    rtc_wr_en_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(rtc_wr_en_i_2_n_0));
  LUT6 #(
    .INIT(64'hEABBFFFFBDFFEAAF)) 
    rtc_wr_en_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(rtc_wr_en_i_3_n_0));
  FDRE rtc_wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_wr_en_i_1_n_0),
        .Q(rtc_wr_en_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry
       (.CI(1'b0),
        .CO({timeout0_carry_n_0,timeout0_carry_n_1,timeout0_carry_n_2,timeout0_carry_n_3}),
        .CYINIT(timeout[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[4:1]),
        .S(timeout[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__0
       (.CI(timeout0_carry_n_0),
        .CO({timeout0_carry__0_n_0,timeout0_carry__0_n_1,timeout0_carry__0_n_2,timeout0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[8:5]),
        .S(timeout[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__1
       (.CI(timeout0_carry__0_n_0),
        .CO({timeout0_carry__1_n_0,timeout0_carry__1_n_1,timeout0_carry__1_n_2,timeout0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in18[12:9]),
        .S(timeout[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 timeout0_carry__2
       (.CI(timeout0_carry__1_n_0),
        .CO(NLW_timeout0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_timeout0_carry__2_O_UNCONNECTED[3:1],in18[13]}),
        .S({1'b0,1'b0,1'b0,timeout[13]}));
  LUT1 #(
    .INIT(2'h1)) 
    \timeout[0]_i_1 
       (.I0(timeout[0]),
        .O(\timeout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101140010011400)) 
    \timeout[13]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\timeout[13]_i_2_n_0 ));
  FDRE \timeout_reg[0] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(\timeout[0]_i_1_n_0 ),
        .Q(timeout[0]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[10] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[10]),
        .Q(timeout[10]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[11] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[11]),
        .Q(timeout[11]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[12] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[12]),
        .Q(timeout[12]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[13] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[13]),
        .Q(timeout[13]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[1] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[1]),
        .Q(timeout[1]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[2] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[2]),
        .Q(timeout[2]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[3] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[3]),
        .Q(timeout[3]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[4] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[4]),
        .Q(timeout[4]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[5] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[5]),
        .Q(timeout[5]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[6] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[6]),
        .Q(timeout[6]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[7] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[7]),
        .Q(timeout[7]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[8] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[8]),
        .Q(timeout[8]),
        .R(\timeout_reg[13]_0 ));
  FDRE \timeout_reg[9] 
       (.C(clk_peripheral),
        .CE(\timeout[13]_i_2_n_0 ),
        .D(in18[9]),
        .Q(timeout[9]),
        .R(\timeout_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000200020000000)) 
    \wr_data[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\wr_data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \wr_data[5]_i_2 
       (.I0(p_1_in[8]),
        .I1(p_1_in[12]),
        .I2(p_1_in[11]),
        .I3(p_1_in[13]),
        .O(\wr_data[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wr_data[6]_i_2 
       (.I0(p_1_in[13]),
        .I1(p_1_in[11]),
        .I2(p_1_in[12]),
        .O(\wr_data[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \wr_data[6]_i_3 
       (.I0(p_1_in[9]),
        .I1(p_1_in[10]),
        .O(\wr_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \wr_data[6]_i_4 
       (.I0(p_1_in[10]),
        .I1(p_1_in[9]),
        .I2(p_1_in[13]),
        .I3(p_1_in[11]),
        .I4(p_1_in[12]),
        .I5(p_1_in[8]),
        .O(\wr_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \wr_data[7]_i_2 
       (.I0(p_1_in[11]),
        .I1(p_1_in[9]),
        .I2(p_1_in[10]),
        .I3(p_1_in[12]),
        .O(\wr_data[7]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[0]),
        .Q(\wr_data_reg[13]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\wr_data_reg[13]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\wr_data_reg[13]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\wr_data_reg[13]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\wr_data_reg[13]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[1]),
        .Q(\wr_data_reg[13]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[2]),
        .Q(\wr_data_reg[13]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[3]),
        .Q(\wr_data_reg[13]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[4]),
        .Q(\wr_data_reg[13]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[5]),
        .Q(\wr_data_reg[13]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[6]),
        .Q(\wr_data_reg[13]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(wr_data[7]),
        .Q(\wr_data_reg[13]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\wr_data_reg[13]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[13]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\wr_data_reg[13]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_en_i_1
       (.I0(Q[1]),
        .I1(wr_en_i_2_n_0),
        .I2(wr_en),
        .O(wr_en_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000148010001)) 
    wr_en_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(wr_en_i_2_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(wr_en_i_1_n_0),
        .Q(wr_en),
        .R(1'b0));
  zxnexys_zxrtc_0_0_write write
       (.\AWADDR_reg[8]_0 (\AWADDR_reg[8] ),
        .\AWADDR_reg[8]_1 ({rtc_addro[8],rtc_addro[6:5],rtc_addro[3:2]}),
        .BREADY_reg_0(BREADY_reg),
        .D({write_n_4,write_n_5,write_n_6,write_n_7,write_n_8}),
        .\FSM_onehot_cState_reg[4]_0 (write_n_10),
        .\FSM_onehot_cState_reg[4]_1 (rtc_wr_en_reg_n_0),
        .\FSM_sequential_cState[1]_i_5 (rtc_rw_reg_n_0),
        .\FSM_sequential_cState[3]_i_2_0 (\FSM_sequential_cState[3]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[0] (\FSM_sequential_cState[0]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[0]_0 (\FSM_sequential_cState[0]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[0]_1 (\FSM_sequential_cState[0]_i_10_n_0 ),
        .\FSM_sequential_cState_reg[1] (rtc_rd_ack),
        .\FSM_sequential_cState_reg[2] (\FSM_sequential_cState[2]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_0 (\FSM_sequential_cState[5]_i_4_n_0 ),
        .\FSM_sequential_cState_reg[2]_1 (\FSM_sequential_cState[2]_i_6_n_0 ),
        .\FSM_sequential_cState_reg[2]_2 (\FSM_sequential_cState[2]_i_7_n_0 ),
        .\FSM_sequential_cState_reg[4] (\FSM_sequential_cState[4]_i_2_n_0 ),
        .\FSM_sequential_cState_reg[4]_0 (\FSM_sequential_cState[4]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5] (write_n_9),
        .\FSM_sequential_cState_reg[5]_0 (Q),
        .\FSM_sequential_cState_reg[5]_1 (\FSM_sequential_cState[5]_i_3_n_0 ),
        .\FSM_sequential_cState_reg[5]_2 (\FSM_sequential_cState[5]_i_5_n_0 ),
        .\FSM_sequential_cState_reg[5]_3 (\FSM_sequential_cState[5]_i_6_n_0 ),
        .Q(rtc_wr_ack),
        .\WDATA_reg[9]_0 (\WDATA_reg[9] ),
        .\WDATA_reg[9]_1 (rtc_dato),
        .clk_peripheral(clk_peripheral),
        .reset(reset),
        .rtc_rw_reg(write_n_11),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .wr_ack(wr_ack));
endmodule

(* C_DEFAULT_VALUE = "8'b00000000" *) (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) (* C_FAMILY = "artix7" *) 
(* C_GPO_WIDTH = "1" *) (* C_IIC_FREQ = "100000" *) (* C_SCL_INERTIAL_DELAY = "0" *) 
(* C_SDA_INERTIAL_DELAY = "0" *) (* C_SDA_LEVEL = "1" *) (* C_SMBUS_PMBUS_HOST = "0" *) 
(* C_STATIC_TIMING_REG_WIDTH = "0" *) (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) (* C_S_AXI_ADDR_WIDTH = "9" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_TEN_BIT_ADR = "0" *) (* C_TIMING_REG_WIDTH = "32" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "axi_iic" *) 
module zxnexys_zxrtc_0_0_axi_iic
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  input s_axi_aclk;
  input s_axi_aresetn;
  output iic2intc_irpt;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sda_i;
  output sda_o;
  output sda_t;
  input scl_i;
  output scl_o;
  output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  zxnexys_zxrtc_0_0_iic X_IIC
       (.is_read_reg(s_axi_arready),
        .is_write_reg(s_axi_wready),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],s_axi_araddr[6:5],s_axi_araddr[3:2]}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],s_axi_awaddr[6:5],s_axi_awaddr[3:2]}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[9:0]),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_t(sda_t));
endmodule

(* ORIG_REF_NAME = "axi_ipif_ssp1" *) 
module zxnexys_zxrtc_0_0_axi_ipif_ssp1
   (Bus2IIC_Reset,
    Q,
    \RESET_FLOPS[3].RST_FLOPS ,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    is_write_reg,
    is_read_reg,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    ctrlFifoDin,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    s_axi_wvalid,
    s_axi_awvalid,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    Tx_fifo_rst,
    \s_axi_rdata_i_reg[1] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output Bus2IIC_Reset;
  output [1:0]Q;
  output \RESET_FLOPS[3].RST_FLOPS ;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output is_write_reg;
  output is_read_reg;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output [0:1]ctrlFifoDin;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [6:0]IIC2Bus_IntrEvent;
  input [9:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input Tx_fifo_rst;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [10:10]AXI_Bus2IP_WrCE;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire Dtre;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ;
  wire \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ;
  wire Msms_set;
  wire [1:0]Q;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[3].RST_FLOPS ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rst;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire X_INTERRUPT_CONTROL_n_0;
  wire X_INTERRUPT_CONTROL_n_15;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_0_in0_in;
  wire p_0_in11_in;
  wire p_0_in14_in;
  wire p_0_in17_in;
  wire p_0_in2_in;
  wire p_0_in5_in;
  wire p_0_in8_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  FDRE AXI_IP2Bus_RdAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck2),
        .Q(AXI_IP2Bus_RdAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_RdAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_RdAck20),
        .Q(AXI_IP2Bus_RdAck2),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck2),
        .Q(AXI_IP2Bus_WrAck1),
        .R(1'b0));
  FDRE AXI_IP2Bus_WrAck2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_IP2Bus_WrAck20),
        .Q(AXI_IP2Bus_WrAck2),
        .R(1'b0));
  zxnexys_zxrtc_0_0_axi_lite_ipif AXI_LITE_IPIF_I
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .Dtre(Dtre),
        .E(AXI_Bus2IP_WrCE),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0] (X_INTERRUPT_CONTROL_n_0),
        .\s_axi_rdata_i_reg[0]_i_2 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7] ({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .\s_axi_rdata_i_reg[7]_i_2 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata({s_axi_wdata[5],s_axi_wdata[3:0]}),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  zxnexys_zxrtc_0_0_interrupt_control X_INTERRUPT_CONTROL
       (.Bus_RNW_reg(\I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg ),
        .E(AXI_Bus2IP_WrCE),
        .\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 (X_INTERRUPT_CONTROL_n_0),
        .\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 (\s_axi_rdata_i[6]_i_4 [0]),
        .IIC2Bus_IntrEvent(IIC2Bus_IntrEvent),
        .Q({p_0_in17_in,p_0_in14_in,p_0_in11_in,p_0_in8_in,p_0_in5_in,p_0_in2_in,p_0_in0_in,X_INTERRUPT_CONTROL_n_15}),
        .SR(Bus2IIC_Reset),
        .irpt_wrack(irpt_wrack),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .p_26_in(\I_SLAVE_ATTACHMENT/I_DECODER/p_26_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]));
  zxnexys_zxrtc_0_0_soft_reset X_SOFT_RESET
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Msms_set(Msms_set),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .\RESET_FLOPS[3].RST_FLOPS_0 (\RESET_FLOPS[3].RST_FLOPS ),
        .\RESET_FLOPS[3].RST_FLOPS_1 (\RESET_FLOPS[3].RST_FLOPS_0 ),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ctrlFifoDin(ctrlFifoDin),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[9:8]),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module zxnexys_zxrtc_0_0_axi_lite_ipif
   (p_26_in,
    Bus_RNW_reg,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    Q,
    is_write_reg,
    is_read_reg,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7 ,
    \s_axi_rdata_i[7]_i_6 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[6]_i_4 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1] ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7] ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2 ,
    \s_axi_rdata_i_reg[2]_i_2 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3] ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0] ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2 ,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output p_26_in;
  output Bus_RNW_reg;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output [1:0]Q;
  output is_write_reg;
  output is_read_reg;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7 ;
  input [5:0]\s_axi_rdata_i[7]_i_6 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [5:0]\s_axi_rdata_i[6]_i_4 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1] ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7] ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  input \s_axi_rdata_i_reg[2]_i_2 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3] ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0] ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2 ;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg;
  wire Dtre;
  wire [0:0]E;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_reg;
  wire is_write_reg;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire reset_trig0;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire [5:0]\s_axi_rdata_i[6]_i_4 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7 ;
  wire \s_axi_rdata_i_reg[0] ;
  wire \s_axi_rdata_i_reg[0]_i_2 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1] ;
  wire \s_axi_rdata_i_reg[2]_i_2 ;
  wire \s_axi_rdata_i_reg[3] ;
  wire [7:0]\s_axi_rdata_i_reg[7] ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  zxnexys_zxrtc_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.AXI_Bus2IP_Reset(AXI_Bus2IP_Reset),
        .AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg(Bus_RNW_reg),
        .Dtre(Dtre),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] (p_26_in),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .Q(Q),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg_0(is_read_reg),
        .is_write_reg_0(is_write_reg),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg_0(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4_0 (\s_axi_rdata_i[6]_i_4 ),
        .\s_axi_rdata_i[7]_i_6_0 (\s_axi_rdata_i[7]_i_6 ),
        .\s_axi_rdata_i[7]_i_6_1 (\s_axi_rdata_i[7]_i_6_0 ),
        .\s_axi_rdata_i[7]_i_7_0 (\s_axi_rdata_i[7]_i_7 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0] ),
        .\s_axi_rdata_i_reg[0]_i_2_0 (\s_axi_rdata_i_reg[0]_i_2 ),
        .\s_axi_rdata_i_reg[0]_i_2_1 (\s_axi_rdata_i_reg[0]_i_2_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i_reg[1] ),
        .\s_axi_rdata_i_reg[2]_i_2_0 (\s_axi_rdata_i_reg[2]_i_2 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i_reg[3] ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7] ),
        .\s_axi_rdata_i_reg[7]_i_2_0 (\s_axi_rdata_i_reg[7]_i_2 ),
        .\s_axi_rdata_i_reg[7]_i_2_1 (\s_axi_rdata_i_reg[7]_i_2_0 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg_0(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sda_i;
  wire sda_rin_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sda_rin_d1),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module zxnexys_zxrtc_0_0_cdc_sync_10
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_scl_state[7]_i_1 
       (.I0(scndry_out),
        .I1(Q),
        .O(D));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    scl_rising_edge_i_1
       (.I0(scndry_out),
        .I1(scl_rin_d1),
        .O(scl_rising_edge0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce
   (scl_rising_edge0,
    scndry_out,
    D,
    scl_rin_d1,
    Q,
    scl_i,
    s_axi_aclk);
  output scl_rising_edge0;
  output scndry_out;
  output [0:0]D;
  input scl_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;

  zxnexys_zxrtc_0_0_cdc_sync_10 INPUT_DOUBLE_REGS
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module zxnexys_zxrtc_0_0_debounce_9
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sda_rin_d1,
    sda_i,
    s_axi_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sda_rin_d1;
  input sda_i;
  input s_axi_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire s_axi_aclk;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_cdc_sync INPUT_DOUBLE_REGS
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "dynamic_master" *) 
module zxnexys_zxrtc_0_0_dynamic_master
   (callingReadAccess,
    rdCntrFrmTxFifo,
    rxCntDone,
    firstDynStartSeen,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    rdCntrFrmTxFifo_reg_0,
    callingReadAccess_reg_0,
    Tx_fifo_rst,
    ackDataState,
    s_axi_aclk,
    p_3_in,
    Tx_fifo_data_0,
    rdCntrFrmTxFifo0,
    earlyAckDataState,
    firstDynStartSeen_reg_0,
    Tx_fifo_rd_d,
    Tx_fifo_rd,
    earlyAckHdr);
  output callingReadAccess;
  output rdCntrFrmTxFifo;
  output rxCntDone;
  output firstDynStartSeen;
  output cr_txModeSelect_set;
  output cr_txModeSelect_clr;
  output rdCntrFrmTxFifo_reg_0;
  output callingReadAccess_reg_0;
  input Tx_fifo_rst;
  input ackDataState;
  input s_axi_aclk;
  input p_3_in;
  input [7:0]Tx_fifo_data_0;
  input rdCntrFrmTxFifo0;
  input earlyAckDataState;
  input firstDynStartSeen_reg_0;
  input Tx_fifo_rd_d;
  input Tx_fifo_rd;
  input earlyAckHdr;

  wire Cr_txModeSelect_clr_i_1_n_0;
  wire Cr_txModeSelect_set_i_1_n_0;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire ackDataState;
  wire ackDataState_d1;
  wire callingReadAccess;
  wire callingReadAccess_reg_0;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire earlyAckDataState;
  wire earlyAckDataState_d1;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg_0;
  wire [7:0]p_0_in__1;
  wire p_3_in;
  wire \rdByteCntr[0]_i_1_n_0 ;
  wire \rdByteCntr[0]_i_3_n_0 ;
  wire \rdByteCntr[0]_i_4_n_0 ;
  wire \rdByteCntr[2]_i_2_n_0 ;
  wire \rdByteCntr[3]_i_2_n_0 ;
  wire [0:7]rdByteCntr_reg;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rdCntrFrmTxFifo_reg_0;
  wire rxCntDone;
  wire rxCntDone0;
  wire s_axi_aclk;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    Cr_txModeSelect_clr_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_clr_i_1_n_0));
  FDRE Cr_txModeSelect_clr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_clr_i_1_n_0),
        .Q(cr_txModeSelect_clr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    Cr_txModeSelect_set_i_1
       (.I0(callingReadAccess),
        .I1(firstDynStartSeen),
        .I2(earlyAckHdr),
        .I3(Tx_fifo_rst),
        .O(Cr_txModeSelect_set_i_1_n_0));
  FDRE Cr_txModeSelect_set_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Cr_txModeSelect_set_i_1_n_0),
        .Q(cr_txModeSelect_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    Data_Exists_DFF_i_2__1
       (.I0(rdCntrFrmTxFifo),
        .I1(Tx_fifo_rd_d),
        .I2(Tx_fifo_rd),
        .O(rdCntrFrmTxFifo_reg_0));
  FDRE ackDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ackDataState),
        .Q(ackDataState_d1),
        .R(Tx_fifo_rst));
  FDRE callingReadAccess_reg
       (.C(s_axi_aclk),
        .CE(p_3_in),
        .D(Tx_fifo_data_0[0]),
        .Q(callingReadAccess),
        .R(Tx_fifo_rst));
  FDRE earlyAckDataState_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(earlyAckDataState),
        .Q(earlyAckDataState_d1),
        .R(Tx_fifo_rst));
  FDRE firstDynStartSeen_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(firstDynStartSeen_reg_0),
        .Q(firstDynStartSeen),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \rdByteCntr[0]_i_1 
       (.I0(rdCntrFrmTxFifo),
        .I1(earlyAckDataState_d1),
        .I2(earlyAckDataState),
        .I3(\rdByteCntr[0]_i_3_n_0 ),
        .O(\rdByteCntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \rdByteCntr[0]_i_2 
       (.I0(Tx_fifo_data_0[7]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[0]_i_3 
       (.I0(\rdByteCntr[2]_i_2_n_0 ),
        .I1(rdByteCntr_reg[1]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[2]),
        .O(\rdByteCntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdByteCntr[0]_i_4 
       (.I0(rdByteCntr_reg[2]),
        .I1(rdByteCntr_reg[4]),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .I5(rdByteCntr_reg[3]),
        .O(\rdByteCntr[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rdByteCntr[1]_i_1 
       (.I0(Tx_fifo_data_0[6]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[1]),
        .I3(\rdByteCntr[0]_i_4_n_0 ),
        .O(p_0_in__1[6]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[2]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(rdCntrFrmTxFifo),
        .I2(\rdByteCntr[2]_i_2_n_0 ),
        .I3(rdByteCntr_reg[2]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rdByteCntr[2]_i_2 
       (.I0(rdByteCntr_reg[3]),
        .I1(rdByteCntr_reg[5]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[7]),
        .I4(rdByteCntr_reg[4]),
        .O(\rdByteCntr[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[3]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[3]),
        .I3(\rdByteCntr[3]_i_2_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdByteCntr[3]_i_2 
       (.I0(rdByteCntr_reg[4]),
        .I1(rdByteCntr_reg[7]),
        .I2(rdByteCntr_reg[6]),
        .I3(rdByteCntr_reg[5]),
        .O(\rdByteCntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \rdByteCntr[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[5]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[7]),
        .I5(rdByteCntr_reg[4]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \rdByteCntr[5]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .I4(rdByteCntr_reg[5]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \rdByteCntr[6]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .I3(rdByteCntr_reg[6]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rdByteCntr[7]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(rdCntrFrmTxFifo),
        .I2(rdByteCntr_reg[7]),
        .O(p_0_in__1[0]));
  FDRE \rdByteCntr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(rdByteCntr_reg[0]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(rdByteCntr_reg[1]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(rdByteCntr_reg[2]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(rdByteCntr_reg[3]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(rdByteCntr_reg[4]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(rdByteCntr_reg[5]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(rdByteCntr_reg[6]),
        .R(Tx_fifo_rst));
  FDRE \rdByteCntr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdByteCntr[0]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(rdByteCntr_reg[7]),
        .R(Tx_fifo_rst));
  FDRE rdCntrFrmTxFifo_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdCntrFrmTxFifo0),
        .Q(rdCntrFrmTxFifo),
        .R(Tx_fifo_rst));
  LUT3 #(
    .INIT(8'h08)) 
    rxCntDone_i_1
       (.I0(callingReadAccess_reg_0),
        .I1(ackDataState),
        .I2(ackDataState_d1),
        .O(rxCntDone0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rxCntDone_i_2
       (.I0(callingReadAccess),
        .I1(rdByteCntr_reg[2]),
        .I2(rdByteCntr_reg[0]),
        .I3(rdByteCntr_reg[1]),
        .I4(\rdByteCntr[2]_i_2_n_0 ),
        .O(callingReadAccess_reg_0));
  FDRE rxCntDone_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCntDone0),
        .Q(rxCntDone),
        .R(Tx_fifo_rst));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module zxnexys_zxrtc_0_0_filter
   (scl_rising_edge0,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    D,
    scl_rin_d1,
    sda_rin_d1,
    Q,
    scl_i,
    s_axi_aclk,
    sda_i);
  output scl_rising_edge0;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]D;
  input scl_rin_d1;
  input sda_rin_d1;
  input [0:0]Q;
  input scl_i;
  input s_axi_aclk;
  input sda_i;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]Q;
  wire s_axi_aclk;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scndry_out;
  wire sda_i;
  wire sda_rin_d1;

  zxnexys_zxrtc_0_0_debounce SCL_DEBOUNCE
       (.D(D),
        .Q(Q),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scndry_out));
  zxnexys_zxrtc_0_0_debounce_9 SDA_DEBOUNCE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .s_axi_aclk(s_axi_aclk),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
endmodule

(* ORIG_REF_NAME = "iic" *) 
module zxnexys_zxrtc_0_0_iic
   (s_axi_rdata,
    is_write_reg,
    is_read_reg,
    sda_t,
    s_axi_rvalid_i_reg,
    s_axi_bvalid_i_reg,
    scl_t,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wdata,
    scl_i,
    sda_i,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    s_axi_araddr,
    s_axi_awaddr);
  output [7:0]s_axi_rdata;
  output is_write_reg;
  output is_read_reg;
  output sda_t;
  output s_axi_rvalid_i_reg;
  output s_axi_bvalid_i_reg;
  output scl_t;
  input s_axi_aclk;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input [9:0]s_axi_wdata;
  input scl_i;
  input sda_i;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;

  wire Aas;
  wire Abgc;
  wire Al;
  wire Bb;
  wire [2:3]Bus2IIC_Addr;
  wire [3:3]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [0:17]Bus2IIC_WrCE;
  wire [0:8]\CLKCNT/q_int_reg ;
  wire [0:7]Cr;
  wire D;
  wire DYN_MASTER_I_n_6;
  wire DYN_MASTER_I_n_7;
  wire D_1;
  wire [0:7]Data_i2c;
  wire Dtre;
  wire FILTER_I_n_2;
  wire FILTER_I_n_4;
  wire [0:7]IIC2Bus_IntrEvent;
  wire IIC_CONTROL_I_n_26;
  wire IIC_CONTROL_I_n_27;
  wire IIC_CONTROL_I_n_28;
  wire IIC_CONTROL_I_n_8;
  wire Msms_set;
  wire New_rcv_dta;
  wire READ_FIFO_I_n_11;
  wire READ_FIFO_I_n_12;
  wire REG_INTERFACE_I_n_28;
  wire REG_INTERFACE_I_n_32;
  wire REG_INTERFACE_I_n_33;
  wire REG_INTERFACE_I_n_35;
  wire REG_INTERFACE_I_n_36;
  wire REG_INTERFACE_I_n_37;
  wire REG_INTERFACE_I_n_38;
  wire REG_INTERFACE_I_n_39;
  wire REG_INTERFACE_I_n_48;
  wire REG_INTERFACE_I_n_49;
  wire REG_INTERFACE_I_n_50;
  wire REG_INTERFACE_I_n_59;
  wire REG_INTERFACE_I_n_60;
  wire REG_INTERFACE_I_n_61;
  wire REG_INTERFACE_I_n_69;
  wire REG_INTERFACE_I_n_70;
  wire REG_INTERFACE_I_n_71;
  wire REG_INTERFACE_I_n_77;
  wire REG_INTERFACE_I_n_78;
  wire REG_INTERFACE_I_n_82;
  wire REG_INTERFACE_I_n_83;
  wire REG_INTERFACE_I_n_84;
  wire REG_INTERFACE_I_n_85;
  wire REG_INTERFACE_I_n_86;
  wire REG_INTERFACE_I_n_88;
  wire REG_INTERFACE_I_n_89;
  wire Rc_Data_Exists;
  wire [0:7]Rc_fifo_data;
  wire Rc_fifo_full;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire Srw;
  wire [7:1]Timing_param_thddat;
  wire [7:1]Timing_param_tlow;
  wire [7:0]Timing_param_tsusta;
  wire [7:0]Timing_param_tsusto;
  wire Tx_data_exists_sgl;
  wire [7:0]Tx_fifo_data_0;
  wire Tx_fifo_full;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_under_prev;
  wire Txer;
  wire WRITE_FIFO_CTRL_I_n_0;
  wire WRITE_FIFO_CTRL_I_n_3;
  wire WRITE_FIFO_CTRL_I_n_4;
  wire WRITE_FIFO_I_n_10;
  wire WRITE_FIFO_I_n_12;
  wire X_AXI_IPIF_SSP1_n_17;
  wire X_AXI_IPIF_SSP1_n_21;
  wire X_AXI_IPIF_SSP1_n_3;
  wire X_AXI_IPIF_SSP1_n_8;
  wire X_AXI_IPIF_SSP1_n_9;
  wire ackDataState;
  wire callingReadAccess;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire [0:1]ctrlFifoDin;
  wire [0:1]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire firstDynStartSeen;
  wire is_read_reg;
  wire is_write_reg;
  wire new_rcv_dta_d1;
  wire p_0_in;
  wire [6:6]p_0_out;
  wire p_1_in;
  wire p_1_in2_in;
  wire p_1_in3_in;
  wire p_1_in_0;
  wire [0:0]p_2_in__0;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire rdCntrFrmTxFifo0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid_i_reg;
  wire [7:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid_i_reg;
  wire [9:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire scl_clean;
  wire scl_i;
  wire scl_rin_d1;
  wire scl_rising_edge0;
  wire scl_t;
  wire sda_clean;
  wire sda_i;
  wire sda_rin_d1;
  wire sda_t;
  wire shift_reg_ld;
  wire [1:6]sr_i;

  zxnexys_zxrtc_0_0_dynamic_master DYN_MASTER_I
       (.Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .ackDataState(ackDataState),
        .callingReadAccess(callingReadAccess),
        .callingReadAccess_reg_0(DYN_MASTER_I_n_7),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg_0(REG_INTERFACE_I_n_33),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .rdCntrFrmTxFifo_reg_0(DYN_MASTER_I_n_6),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_filter FILTER_I
       (.D(FILTER_I_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (FILTER_I_n_2),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (sda_clean),
        .Q(IIC_CONTROL_I_n_27),
        .s_axi_aclk(s_axi_aclk),
        .scl_i(scl_i),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scndry_out(scl_clean),
        .sda_i(sda_i),
        .sda_rin_d1(sda_rin_d1));
  zxnexys_zxrtc_0_0_iic_control IIC_CONTROL_I
       (.Aas(Aas),
        .Abgc(Abgc),
        .Bb(Bb),
        .D({Al,Txer,p_1_in,IIC_CONTROL_I_n_8}),
        .Dtre(Dtre),
        .E(Bus2IIC_WrCE[0]),
        .\FSM_onehot_scl_state[9]_i_5 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\FSM_onehot_scl_state_reg[5]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\FSM_onehot_scl_state_reg[5]_1 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\FSM_onehot_scl_state_reg[6]_0 ({IIC_CONTROL_I_n_27,IIC_CONTROL_I_n_28}),
        .\FSM_onehot_scl_state_reg[7]_0 (FILTER_I_n_4),
        .\LEVEL_1_GEN.master_sda_reg_0 (REG_INTERFACE_I_n_36),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[1],Cr[2],Cr[4],Cr[5],Cr[7]}),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rdy_new_xmt(Rdy_new_xmt),
        .Ro_prev(Ro_prev),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0[7:1]),
        .Tx_under_prev(Tx_under_prev),
        .\WDATA_reg[2] (IIC_CONTROL_I_n_26),
        .ackDataState(ackDataState),
        .\cr_i_reg[5] (WRITE_FIFO_I_n_10),
        .\cr_i_reg[5]_0 (REG_INTERFACE_I_n_77),
        .\data_i2c_i_reg[7]_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .\data_int_reg[0] (sda_clean),
        .\data_int_reg[0]_0 (p_2_in__0),
        .detect_stop_reg_0(FILTER_I_n_2),
        .dynamic_MSMS(dynamic_MSMS[0]),
        .earlyAckDataState(earlyAckDataState),
        .earlyAckHdr(earlyAckHdr),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\q_int_reg[0] ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .\q_int_reg[8] (REG_INTERFACE_I_n_35),
        .rxCntDone(rxCntDone),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[2]),
        .scl_rin_d1(scl_rin_d1),
        .scl_rising_edge0(scl_rising_edge0),
        .scl_t(scl_t),
        .scndry_out(scl_clean),
        .sda_rin_d1(sda_rin_d1),
        .sda_t(sda_t),
        .shift_reg_ld(shift_reg_ld),
        .srw_i_reg_0(Srw));
  zxnexys_zxrtc_0_0_SRL_FIFO READ_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_89),
        .\Addr_Counters[0].MUXCY_L_I_1 (REG_INTERFACE_I_n_88),
        .\Addr_Counters[1].FDRE_I_0 (READ_FIFO_I_n_12),
        .\Addr_Counters[3].FDRE_I_0 (READ_FIFO_I_n_11),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .D({p_0_out,Rc_fifo_full}),
        .D_0(D),
        .\FIFO_RAM[0].SRL16E_I_0 ({Data_i2c[0],Data_i2c[1],Data_i2c[2],Data_i2c[3],Data_i2c[4],Data_i2c[5],Data_i2c[6],Data_i2c[7]}),
        .Q({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_data(Rc_fifo_data),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_reg_interface REG_INTERFACE_I
       (.Aas(Aas),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .D(Ro_prev),
        .D_0(D_1),
        .D_1(D),
        .Data_Exists_DFF(WRITE_FIFO_CTRL_I_n_4),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .Data_Exists_DFF_1(X_AXI_IPIF_SSP1_n_3),
        .Data_Exists_DFF_2(READ_FIFO_I_n_12),
        .Dtre(Dtre),
        .\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 (REG_INTERFACE_I_n_77),
        .\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 (REG_INTERFACE_I_n_86),
        .\FIFO_GEN_DTR.dtre_i_reg_0 (WRITE_FIFO_I_n_12),
        .\GPO_GEN.gpo_i_reg[31]_0 (REG_INTERFACE_I_n_28),
        .\GPO_GEN.gpo_i_reg[31]_1 (REG_INTERFACE_I_n_84),
        .\GPO_GEN.gpo_i_reg[31]_2 (X_AXI_IPIF_SSP1_n_21),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .\IIC2Bus_IntrEvent_reg[0]_0 ({Al,Txer,Tx_under_prev,p_1_in,IIC_CONTROL_I_n_8}),
        .\LEVEL_1_GEN.master_sda_reg (DYN_MASTER_I_n_7),
        .Msms_set(Msms_set),
        .New_rcv_dta(New_rcv_dta),
        .Q({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[5],Cr[6],Cr[7]}),
        .\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 (REG_INTERFACE_I_n_89),
        .\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 (REG_INTERFACE_I_n_88),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ({p_1_in3_in,p_1_in2_in,p_1_in_0,REG_INTERFACE_I_n_82}),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 (REG_INTERFACE_I_n_83),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 (REG_INTERFACE_I_n_78),
        .\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 (REG_INTERFACE_I_n_85),
        .\RD_FIFO_CNTRL.ro_prev_i_reg_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_Data_Exists(Rc_Data_Exists),
        .Rc_fifo_rd(Rc_fifo_rd),
        .Rc_fifo_rd_d(Rc_fifo_rd_d),
        .Rc_fifo_wr(Rc_fifo_wr),
        .Rc_fifo_wr0(Rc_fifo_wr0),
        .Rc_fifo_wr_d(Rc_fifo_wr_d),
        .Rdy_new_xmt(Rdy_new_xmt),
        .S({REG_INTERFACE_I_n_37,REG_INTERFACE_I_n_38,REG_INTERFACE_I_n_39}),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .Tx_fifo_wr_d_reg(REG_INTERFACE_I_n_32),
        .\cr_i_reg[2]_0 ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9,IIC_CONTROL_I_n_26}),
        .\cr_i_reg[3]_0 (REG_INTERFACE_I_n_36),
        .\cr_i_reg[7]_0 (REG_INTERFACE_I_n_35),
        .dynamic_MSMS(dynamic_MSMS[1]),
        .earlyAckDataState(earlyAckDataState),
        .firstDynStartSeen(firstDynStartSeen),
        .firstDynStartSeen_reg(REG_INTERFACE_I_n_33),
        .firstDynStartSeen_reg_0(WRITE_FIFO_CTRL_I_n_3),
        .new_rcv_dta_d1(new_rcv_dta_d1),
        .\next_scl_state1_inferred__1/i__carry ({\CLKCNT/q_int_reg [0],\CLKCNT/q_int_reg [1],\CLKCNT/q_int_reg [2],\CLKCNT/q_int_reg [3],\CLKCNT/q_int_reg [4],\CLKCNT/q_int_reg [5],\CLKCNT/q_int_reg [6],\CLKCNT/q_int_reg [7],\CLKCNT/q_int_reg [8]}),
        .p_0_in(p_0_in),
        .p_3_in(p_3_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\s_axi_rdata_i[0]_i_3 ({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .s_axi_wdata(s_axi_wdata[8:0]),
        .\sr_i_reg[1]_0 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\sr_i_reg[1]_1 ({p_0_out,Rc_fifo_full,Tx_fifo_full,Srw,Bb,Abgc}),
        .\timing_param_thddat_i_reg[7]_0 ({REG_INTERFACE_I_n_59,REG_INTERFACE_I_n_60,REG_INTERFACE_I_n_61}),
        .\timing_param_thddat_i_reg[7]_1 (Timing_param_thddat),
        .\timing_param_tlow_i_reg[7]_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\timing_param_tlow_i_reg[8]_0 ({REG_INTERFACE_I_n_69,REG_INTERFACE_I_n_70,REG_INTERFACE_I_n_71}),
        .\timing_param_tsusta_i_reg[7]_0 ({REG_INTERFACE_I_n_48,REG_INTERFACE_I_n_49,REG_INTERFACE_I_n_50}),
        .\timing_param_tsusta_i_reg[7]_1 (Timing_param_tsusta),
        .\timing_param_tsusto_i_reg[7]_0 (Timing_param_tsusto));
  FDRE Rc_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_rd),
        .Q(Rc_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Rc_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr),
        .Q(Rc_fifo_wr_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_rd_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_rd),
        .Q(Tx_fifo_rd_d),
        .R(Bus2IIC_Reset));
  FDRE Tx_fifo_wr_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_fifo_wr),
        .Q(Tx_fifo_wr_d),
        .R(Bus2IIC_Reset));
  zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0 WRITE_FIFO_CTRL_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_32),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (WRITE_FIFO_CTRL_I_n_4),
        .D(D_1),
        .Data_Exists_DFF_0(WRITE_FIFO_CTRL_I_n_0),
        .\FIFO_RAM[1].SRL16E_I_0 (WRITE_FIFO_CTRL_I_n_3),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\cr_i_reg[2] (WRITE_FIFO_I_n_12),
        .ctrlFifoDin(ctrlFifoDin),
        .dynamic_MSMS(dynamic_MSMS),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .s_axi_aclk(s_axi_aclk));
  zxnexys_zxrtc_0_0_SRL_FIFO_6 WRITE_FIFO_I
       (.\Addr_Counters[0].MUXCY_L_I_0 (REG_INTERFACE_I_n_86),
        .\Addr_Counters[0].MUXCY_L_I_1 (DYN_MASTER_I_n_6),
        .\Addr_Counters[1].FDRE_I_0 (Tx_fifo_full),
        .Data_Exists_DFF_0(WRITE_FIFO_I_n_12),
        .\FIFO_RAM[0].SRL16E_I_0 (WRITE_FIFO_I_n_10),
        .\FIFO_RAM[7].SRL16E_I_0 (p_2_in__0),
        .Tx_data_exists_sgl(Tx_data_exists_sgl),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rd(Tx_fifo_rd),
        .Tx_fifo_rd_d(Tx_fifo_rd_d),
        .Tx_fifo_rst(Tx_fifo_rst),
        .Tx_fifo_wr(Tx_fifo_wr),
        .Tx_fifo_wr_d(Tx_fifo_wr_d),
        .callingReadAccess(callingReadAccess),
        .\data_int_reg[0] (sda_clean),
        .dynamic_MSMS(dynamic_MSMS),
        .earlyAckHdr(earlyAckHdr),
        .p_0_in(p_0_in),
        .rdCntrFrmTxFifo(rdCntrFrmTxFifo),
        .rdCntrFrmTxFifo0(rdCntrFrmTxFifo0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[7:0]),
        .shift_reg_ld(shift_reg_ld));
  zxnexys_zxrtc_0_0_axi_ipif_ssp1 X_AXI_IPIF_SSP1
       (.Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_Reset(Bus2IIC_Reset),
        .Bus2IIC_WrCE({Bus2IIC_WrCE[0],Bus2IIC_WrCE[2],Bus2IIC_WrCE[8],Bus2IIC_WrCE[10],Bus2IIC_WrCE[11],Bus2IIC_WrCE[16],Bus2IIC_WrCE[17]}),
        .Dtre(Dtre),
        .\GPO_GEN.gpo_i_reg[31] (REG_INTERFACE_I_n_28),
        .IIC2Bus_IntrEvent({IIC2Bus_IntrEvent[0],IIC2Bus_IntrEvent[1],IIC2Bus_IntrEvent[2],IIC2Bus_IntrEvent[3],IIC2Bus_IntrEvent[4],IIC2Bus_IntrEvent[6],IIC2Bus_IntrEvent[7]}),
        .Msms_set(Msms_set),
        .Q({Bus2IIC_Addr[2],Bus2IIC_Addr[3]}),
        .\RD_FIFO_CNTRL.ro_prev_i_reg (READ_FIFO_I_n_11),
        .\RESET_FLOPS[3].RST_FLOPS (X_AXI_IPIF_SSP1_n_3),
        .\RESET_FLOPS[3].RST_FLOPS_0 (X_AXI_IPIF_SSP1_n_17),
        .Rc_fifo_data(Rc_fifo_data),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .Tx_fifo_rst(Tx_fifo_rst),
        .\WDATA_reg[0] (X_AXI_IPIF_SSP1_n_21),
        .\WDATA_reg[5] ({X_AXI_IPIF_SSP1_n_8,X_AXI_IPIF_SSP1_n_9}),
        .\cr_i_reg[2] (IIC_CONTROL_I_n_28),
        .\cr_i_reg[2]_0 (WRITE_FIFO_CTRL_I_n_3),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .ctrlFifoDin(ctrlFifoDin),
        .firstDynStartSeen(firstDynStartSeen),
        .is_read_reg(is_read_reg),
        .is_write_reg(is_write_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid_i_reg(s_axi_bvalid_i_reg),
        .s_axi_rdata(s_axi_rdata),
        .\s_axi_rdata_i[6]_i_4 ({sr_i[1],sr_i[2],sr_i[3],sr_i[4],sr_i[5],sr_i[6]}),
        .\s_axi_rdata_i[7]_i_6 ({Cr[0],Cr[1],Cr[2],Cr[3],Cr[4],Cr[6]}),
        .\s_axi_rdata_i[7]_i_6_0 ({Timing_param_tlow[7:4],Timing_param_tlow[1]}),
        .\s_axi_rdata_i[7]_i_7 (Timing_param_thddat),
        .\s_axi_rdata_i_reg[0]_i_2 (REG_INTERFACE_I_n_84),
        .\s_axi_rdata_i_reg[0]_i_2_0 (REG_INTERFACE_I_n_85),
        .\s_axi_rdata_i_reg[1] (p_1_in_0),
        .\s_axi_rdata_i_reg[2]_i_2 (REG_INTERFACE_I_n_78),
        .\s_axi_rdata_i_reg[3] (REG_INTERFACE_I_n_83),
        .\s_axi_rdata_i_reg[7]_i_2 (Timing_param_tsusta),
        .\s_axi_rdata_i_reg[7]_i_2_0 (Timing_param_tsusto),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid_i_reg(s_axi_rvalid_i_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "iic_control" *) 
module zxnexys_zxrtc_0_0_iic_control
   (shift_reg_ld,
    sda_rin_d1,
    scl_rin_d1,
    Tx_under_prev,
    Bb,
    D,
    New_rcv_dta,
    earlyAckHdr,
    earlyAckDataState,
    ackDataState,
    \q_int_reg[0] ,
    Abgc,
    Aas,
    srw_i_reg_0,
    Rdy_new_xmt,
    \WDATA_reg[2] ,
    \FSM_onehot_scl_state_reg[6]_0 ,
    sda_t,
    scl_t,
    Rc_fifo_wr0,
    \data_i2c_i_reg[7]_0 ,
    \q_int_reg[8] ,
    s_axi_aclk,
    \data_int_reg[0] ,
    scndry_out,
    scl_rising_edge0,
    Ro_prev,
    Q,
    Dtre,
    S,
    \FSM_onehot_scl_state[9]_i_5 ,
    \FSM_onehot_scl_state_reg[5]_0 ,
    \FSM_onehot_scl_state_reg[5]_1 ,
    s_axi_wdata,
    E,
    \cr_i_reg[5] ,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_data_exists_sgl,
    dynamic_MSMS,
    \cr_i_reg[5]_0 ,
    rxCntDone,
    Msms_set,
    \data_int_reg[0]_0 ,
    Tx_fifo_data_0,
    new_rcv_dta_d1,
    detect_stop_reg_0,
    \FSM_onehot_scl_state_reg[7]_0 );
  output shift_reg_ld;
  output sda_rin_d1;
  output scl_rin_d1;
  output Tx_under_prev;
  output Bb;
  output [3:0]D;
  output New_rcv_dta;
  output earlyAckHdr;
  output earlyAckDataState;
  output ackDataState;
  output [8:0]\q_int_reg[0] ;
  output Abgc;
  output Aas;
  output [0:0]srw_i_reg_0;
  output Rdy_new_xmt;
  output [0:0]\WDATA_reg[2] ;
  output [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  output sda_t;
  output scl_t;
  output Rc_fifo_wr0;
  output [7:0]\data_i2c_i_reg[7]_0 ;
  input \q_int_reg[8] ;
  input s_axi_aclk;
  input \data_int_reg[0] ;
  input scndry_out;
  input scl_rising_edge0;
  input Ro_prev;
  input [4:0]Q;
  input Dtre;
  input [2:0]S;
  input [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  input [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  input [0:0]s_axi_wdata;
  input [0:0]E;
  input \cr_i_reg[5] ;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input Tx_data_exists_sgl;
  input [0:0]dynamic_MSMS;
  input \cr_i_reg[5]_0 ;
  input rxCntDone;
  input Msms_set;
  input [0:0]\data_int_reg[0]_0 ;
  input [6:0]Tx_fifo_data_0;
  input new_rcv_dta_d1;
  input detect_stop_reg_0;
  input [0:0]\FSM_onehot_scl_state_reg[7]_0 ;

  wire Aas;
  wire Abgc;
  wire AckDataState_i_1_n_0;
  wire BITCNT_n_0;
  wire BITCNT_n_1;
  wire BITCNT_n_2;
  wire BITCNT_n_3;
  wire BITCNT_n_4;
  wire Bb;
  wire CLKCNT_n_10;
  wire CLKCNT_n_11;
  wire CLKCNT_n_12;
  wire CLKCNT_n_13;
  wire CLKCNT_n_14;
  wire CLKCNT_n_15;
  wire CLKCNT_n_16;
  wire CLKCNT_n_17;
  wire CLKCNT_n_18;
  wire CLKCNT_n_19;
  wire CLKCNT_n_20;
  wire CLKCNT_n_21;
  wire CLKCNT_n_22;
  wire CLKCNT_n_23;
  wire CLKCNT_n_24;
  wire CLKCNT_n_25;
  wire CLKCNT_n_26;
  wire CLKCNT_n_27;
  wire CLKCNT_n_28;
  wire CLKCNT_n_29;
  wire CLKCNT_n_9;
  wire [3:0]D;
  wire Dtre;
  wire [0:0]E;
  wire EarlyAckDataState_i_2_n_0;
  wire EarlyAckDataState_i_3_n_0;
  wire EarlyAckHdr0;
  wire \FSM_onehot_scl_state[0]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[0]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_4_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_5_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[2]_i_7_n_0 ;
  wire \FSM_onehot_scl_state[3]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[4]_i_2_n_0 ;
  wire \FSM_onehot_scl_state[5]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[6]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[8]_i_1_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_4_n_0 ;
  wire [2:0]\FSM_onehot_scl_state[9]_i_5 ;
  wire \FSM_onehot_scl_state[9]_i_6_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_7_n_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_0 ;
  wire [2:0]\FSM_onehot_scl_state_reg[5]_1 ;
  wire [1:0]\FSM_onehot_scl_state_reg[6]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[7]_0 ;
  wire \FSM_onehot_scl_state_reg_n_0_[0] ;
  wire \FSM_onehot_scl_state_reg_n_0_[1] ;
  wire \FSM_onehot_scl_state_reg_n_0_[4] ;
  wire \FSM_onehot_scl_state_reg_n_0_[5] ;
  wire \FSM_onehot_scl_state_reg_n_0_[7] ;
  wire \FSM_onehot_scl_state_reg_n_0_[8] ;
  wire \FSM_onehot_scl_state_reg_n_0_[9] ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire I2CDATA_REG_n_0;
  wire I2CDATA_REG_n_2;
  wire I2CDATA_REG_n_3;
  wire I2CDATA_REG_n_4;
  wire I2CDATA_REG_n_5;
  wire I2CDATA_REG_n_6;
  wire I2CDATA_REG_n_7;
  wire I2CDATA_REG_n_8;
  wire I2CDATA_REG_n_9;
  wire I2CHEADER_REG_n_1;
  wire I2CHEADER_REG_n_2;
  wire I2CHEADER_REG_n_3;
  wire I2CHEADER_REG_n_4;
  wire I2CHEADER_REG_n_5;
  wire I2CHEADER_REG_n_6;
  wire I2CHEADER_REG_n_7;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire \LEVEL_1_GEN.master_sda_reg_n_0 ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [4:0]Q;
  wire Rc_fifo_wr0;
  wire Rdy_new_xmt;
  wire Ro_prev;
  wire [2:0]S;
  wire SETUP_CNT_n_0;
  wire SETUP_CNT_n_1;
  wire SETUP_CNT_n_2;
  wire SETUP_CNT_n_3;
  wire Tx_data_exists_sgl;
  wire [6:0]Tx_fifo_data_0;
  wire Tx_under_prev;
  wire [0:0]\WDATA_reg[2] ;
  wire aas_i;
  wire ackDataState;
  wire al_i_i_1_n_0;
  wire al_i_i_2_n_0;
  wire al_prevent;
  wire al_prevent_i_1_n_0;
  wire arb_lost;
  wire arb_lost_i_1_n_0;
  wire bit_cnt_en;
  wire bit_cnt_en0;
  wire bus_busy_d1;
  wire bus_busy_i_1_n_0;
  wire clk_cnt_en1;
  wire clk_cnt_en11_out;
  wire clk_cnt_en12_out;
  wire clk_cnt_en1_carry_n_2;
  wire clk_cnt_en1_carry_n_3;
  wire \clk_cnt_en1_inferred__0/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__0/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__1/i__carry_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry__0_n_3 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_0 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_1 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_2 ;
  wire \clk_cnt_en1_inferred__2/i__carry_n_3 ;
  wire clk_cnt_en2;
  wire clk_cnt_en2_carry_n_2;
  wire clk_cnt_en2_carry_n_3;
  wire \cr_i[5]_i_3_n_0 ;
  wire \cr_i_reg[5] ;
  wire \cr_i_reg[5]_0 ;
  wire data_i2c_i0;
  wire [7:0]\data_i2c_i_reg[7]_0 ;
  wire \data_int_reg[0] ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire detect_start;
  wire detect_start_i_1_n_0;
  wire detect_start_i_2_n_0;
  wire detect_stop0;
  wire detect_stop_b;
  wire detect_stop_b_i_1_n_0;
  wire detect_stop_b_reg_n_0;
  wire detect_stop_i_1_n_0;
  wire detect_stop_reg_0;
  wire detect_stop_reg_n_0;
  wire dtc_i_d1;
  wire dtc_i_d2;
  wire dtc_i_reg_n_0;
  wire dtre_d1;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire earlyAckHdr;
  wire gen_start;
  wire gen_start_i_1_n_0;
  wire gen_stop;
  wire gen_stop_d1;
  wire gen_stop_i_1_n_0;
  wire i2c_header_en;
  wire i2c_header_en0;
  wire master_slave;
  wire master_slave_i_1_n_0;
  wire msms_d1;
  wire msms_d10;
  wire msms_d1_i_2_n_0;
  wire msms_d2;
  wire msms_rst_i;
  wire msms_rst_i_i_1_n_0;
  wire msms_rst_i_i_2_n_0;
  wire msms_rst_i_i_3_n_0;
  wire new_rcv_dta_d1;
  wire \next_scl_state1_inferred__0/i__carry_n_1 ;
  wire \next_scl_state1_inferred__0/i__carry_n_2 ;
  wire \next_scl_state1_inferred__0/i__carry_n_3 ;
  wire \next_scl_state1_inferred__1/i__carry_n_1 ;
  wire \next_scl_state1_inferred__1/i__carry_n_2 ;
  wire \next_scl_state1_inferred__1/i__carry_n_3 ;
  wire [8:0]\q_int_reg[0] ;
  wire \q_int_reg[8] ;
  wire rdy_new_xmt_i_i_1_n_0;
  wire rdy_new_xmt_i_i_2_n_0;
  wire ro_prev_d1;
  wire rsta_d1;
  wire rsta_tx_under_prev;
  wire rsta_tx_under_prev_i_1_n_0;
  wire rxCntDone;
  wire s_axi_aclk;
  wire [0:0]s_axi_wdata;
  wire scl_cout_reg;
  wire scl_cout_reg0;
  wire scl_f_edg_d1;
  wire scl_f_edg_d2;
  wire scl_f_edg_d3;
  wire scl_falling_edge;
  wire scl_falling_edge0;
  wire scl_rin_d1;
  wire scl_rising_edge;
  wire scl_rising_edge0;
  wire scl_t;
  wire scndry_out;
  wire sda_cout;
  wire sda_cout_reg;
  wire sda_cout_reg_i_1_n_0;
  wire sda_cout_reg_i_2_n_0;
  wire sda_rin_d1;
  wire sda_sample;
  wire sda_sample_i_1_n_0;
  wire sda_setup;
  wire \sda_setup0_inferred__0/i__carry_n_1 ;
  wire \sda_setup0_inferred__0/i__carry_n_2 ;
  wire \sda_setup0_inferred__0/i__carry_n_3 ;
  wire sda_t;
  wire [7:7]shift_reg;
  wire shift_reg_en;
  wire shift_reg_en0;
  wire shift_reg_en_i_2_n_0;
  wire shift_reg_ld;
  wire shift_reg_ld0;
  wire shift_reg_ld_d1;
  wire slave_sda_reg_n_0;
  wire sm_stop_i_1_n_0;
  wire sm_stop_i_2_n_0;
  wire sm_stop_i_3_n_0;
  wire sm_stop_reg_n_0;
  wire [0:0]srw_i_reg_0;
  wire state0;
  wire [2:0]state__0;
  wire stop_scl_reg;
  wire stop_scl_reg_i_1_n_0;
  wire stop_scl_reg_i_2_n_0;
  wire stop_scl_reg_i_4_n_0;
  wire stop_start_wait1;
  wire stop_start_wait1_carry_n_2;
  wire stop_start_wait1_carry_n_3;
  wire tx_under_prev_d1;
  wire tx_under_prev_i0;
  wire tx_under_prev_i_i_1_n_0;
  wire txer_edge_i_1_n_0;
  wire txer_edge_i_2_n_0;
  wire txer_i_i_1_n_0;
  wire txer_i_reg_n_0;
  wire [3:3]NLW_clk_cnt_en1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_clk_cnt_en2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_clk_cnt_en2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]NLW_stop_start_wait1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_stop_start_wait1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    AckDataState_i_1
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(AckDataState_i_1_n_0));
  FDRE AckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AckDataState_i_1_n_0),
        .Q(ackDataState),
        .R(\q_int_reg[8] ));
  zxnexys_zxrtc_0_0_upcnt_n__parameterized0 BITCNT
       (.EarlyAckDataState_reg(EarlyAckDataState_i_2_n_0),
        .EarlyAckDataState_reg_0(EarlyAckDataState_i_3_n_0),
        .\FSM_sequential_state_reg[0] (BITCNT_n_4),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[2]_i_7_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (I2CHEADER_REG_n_3),
        .\FSM_sequential_state_reg[1] (BITCNT_n_3),
        .\FSM_sequential_state_reg[1]_0 (I2CHEADER_REG_n_1),
        .\FSM_sequential_state_reg[1]_1 (detect_stop_reg_n_0),
        .\FSM_sequential_state_reg[2] (BITCNT_n_2),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (I2CHEADER_REG_n_4),
        .Q(Q[0]),
        .bit_cnt_en(bit_cnt_en),
        .detect_start(detect_start),
        .dtc_i_reg(dtc_i_reg_n_0),
        .\q_int_reg[0]_0 (BITCNT_n_1),
        .\q_int_reg[0]_1 (\q_int_reg[8] ),
        .\q_int_reg[2]_0 (BITCNT_n_0),
        .s_axi_aclk(s_axi_aclk),
        .scl_falling_edge(scl_falling_edge),
        .state0(state0),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_upcnt_n CLKCNT
       (.CO(stop_start_wait1),
        .D({CLKCNT_n_17,CLKCNT_n_18}),
        .DI({CLKCNT_n_19,CLKCNT_n_20,CLKCNT_n_21}),
        .E(CLKCNT_n_16),
        .\FSM_onehot_scl_state_reg[0] ({\FSM_onehot_scl_state_reg_n_0_[9] ,\FSM_onehot_scl_state_reg_n_0_[8] ,\FSM_onehot_scl_state_reg_n_0_[7] ,\FSM_onehot_scl_state_reg[6]_0 [1],\FSM_onehot_scl_state_reg_n_0_[5] ,\FSM_onehot_scl_state_reg_n_0_[4] ,\FSM_onehot_scl_state_reg[6]_0 [0],detect_stop_b,\FSM_onehot_scl_state_reg_n_0_[1] ,\FSM_onehot_scl_state_reg_n_0_[0] }),
        .\FSM_onehot_scl_state_reg[0]_0 (\FSM_onehot_scl_state[9]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[1] (CLKCNT_n_15),
        .\FSM_onehot_scl_state_reg[1]_0 (\FSM_onehot_scl_state[2]_i_2_n_0 ),
        .\FSM_onehot_scl_state_reg[1]_1 (detect_stop_b_reg_n_0),
        .\FSM_onehot_scl_state_reg[1]_2 (\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .\FSM_onehot_scl_state_reg[2] (\FSM_onehot_scl_state[2]_i_5_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_0 (\FSM_onehot_scl_state[2]_i_6_n_0 ),
        .\FSM_onehot_scl_state_reg[2]_1 (\clk_cnt_en1_inferred__2/i__carry__0_n_3 ),
        .Q(\q_int_reg[0] ),
        .S({CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}),
        .arb_lost(arb_lost),
        .\q_int_reg[0]_0 ({CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}),
        .\q_int_reg[0]_1 (CLKCNT_n_26),
        .\q_int_reg[0]_2 (clk_cnt_en2),
        .\q_int_reg[0]_3 (clk_cnt_en1),
        .\q_int_reg[0]_4 (clk_cnt_en11_out),
        .\q_int_reg[0]_5 (Q[3]),
        .\q_int_reg[0]_6 (clk_cnt_en12_out),
        .\q_int_reg[0]_7 (\q_int_reg[8] ),
        .\q_int_reg[1]_0 ({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}),
        .\q_int_reg[2]_0 ({CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .stop_scl_reg(stop_scl_reg));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    EarlyAckDataState_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .O(EarlyAckDataState_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    EarlyAckDataState_i_3
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(EarlyAckDataState_i_3_n_0));
  FDRE EarlyAckDataState_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_0),
        .Q(earlyAckDataState),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    EarlyAckHdr_i_1
       (.I0(scl_f_edg_d3),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(EarlyAckHdr0));
  FDRE EarlyAckHdr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EarlyAckHdr0),
        .Q(earlyAckHdr),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \FSM_onehot_scl_state[0]_i_1 
       (.I0(\FSM_onehot_scl_state[0]_i_2_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(stop_start_wait1),
        .I4(arb_lost),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_scl_state[0]_i_2 
       (.I0(Bb),
        .I1(gen_start),
        .I2(master_slave),
        .O(\FSM_onehot_scl_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \FSM_onehot_scl_state[2]_i_2 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(master_slave),
        .I2(gen_start),
        .I3(Bb),
        .O(\FSM_onehot_scl_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_onehot_scl_state[2]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(\FSM_onehot_scl_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \FSM_onehot_scl_state[2]_i_5 
       (.I0(\FSM_onehot_scl_state[2]_i_7_n_0 ),
        .I1(Q[3]),
        .I2(stop_start_wait1),
        .I3(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I4(\data_int_reg[0] ),
        .I5(detect_stop_b),
        .O(\FSM_onehot_scl_state[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[2]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_scl_state[2]_i_7 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I1(arb_lost),
        .O(\FSM_onehot_scl_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_scl_state[3]_i_1 
       (.I0(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\data_int_reg[0] ),
        .I3(detect_stop_b),
        .O(\FSM_onehot_scl_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0D0D0)) 
    \FSM_onehot_scl_state[4]_i_1 
       (.I0(clk_cnt_en2),
        .I1(scndry_out),
        .I2(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I4(\next_scl_state1_inferred__0/i__carry_n_1 ),
        .I5(\FSM_onehot_scl_state[4]_i_2_n_0 ),
        .O(\FSM_onehot_scl_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_scl_state[4]_i_2 
       (.I0(arb_lost),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(stop_scl_reg),
        .I3(Q[3]),
        .O(\FSM_onehot_scl_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_scl_state[5]_i_1 
       (.I0(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(clk_cnt_en2),
        .I3(scndry_out),
        .I4(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .O(\FSM_onehot_scl_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[6]_i_1 
       (.I0(scndry_out),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I2(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I3(\next_scl_state1_inferred__1/i__carry_n_1 ),
        .O(\FSM_onehot_scl_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \FSM_onehot_scl_state[8]_i_1 
       (.I0(\data_int_reg[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I2(arb_lost),
        .I3(stop_scl_reg),
        .I4(Q[3]),
        .I5(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .O(\FSM_onehot_scl_state[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_scl_state[9]_i_3 
       (.I0(stop_start_wait1),
        .I1(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .I3(\data_int_reg[0] ),
        .O(\FSM_onehot_scl_state[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_onehot_scl_state[9]_i_4 
       (.I0(detect_stop_b),
        .I1(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .I2(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .I3(arb_lost),
        .I4(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I5(\FSM_onehot_scl_state[9]_i_7_n_0 ),
        .O(\FSM_onehot_scl_state[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_6 
       (.I0(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .O(\FSM_onehot_scl_state[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_scl_state[9]_i_7 
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .O(\FSM_onehot_scl_state[9]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_scl_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .S(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_18),
        .Q(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(CLKCNT_n_17),
        .Q(detect_stop_b),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [0]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[4] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state_reg[7]_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[8]_i_1_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[8] ),
        .R(\q_int_reg[8] ));
  (* FSM_ENCODED_STATES = "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_scl_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(CLKCNT_n_16),
        .D(\FSM_onehot_scl_state[9]_i_3_n_0 ),
        .Q(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFBAAAAFFFBFFFB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(sda_sample),
        .I3(arb_lost),
        .I4(detect_start),
        .I5(state__0[2]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Ro_prev),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(Ro_prev),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(detect_stop_reg_n_0),
        .I1(Q[0]),
        .O(state0));
  LUT3 #(
    .INIT(8'h45)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(scl_f_edg_d2),
        .I1(Ro_prev),
        .I2(ro_prev_d1),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_4),
        .Q(state__0[0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_3),
        .Q(state__0[1]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_2),
        .Q(state__0[2]),
        .R(1'b0));
  zxnexys_zxrtc_0_0_shift8 I2CDATA_REG
       (.\LEVEL_1_GEN.master_sda_reg (\LEVEL_1_GEN.master_sda_reg_0 ),
        .\LEVEL_1_GEN.master_sda_reg_0 (Tx_under_prev),
        .Q({shift_reg,I2CDATA_REG_n_2,I2CDATA_REG_n_3,I2CDATA_REG_n_4,I2CDATA_REG_n_5,I2CDATA_REG_n_6,I2CDATA_REG_n_7,I2CDATA_REG_n_8}),
        .Tx_fifo_data_0(Tx_fifo_data_0),
        .\data_int_reg[0]_0 (\data_int_reg[0]_0 ),
        .\data_int_reg[1]_0 (shift_reg_ld),
        .\data_int_reg[7]_0 (I2CDATA_REG_n_0),
        .\data_int_reg[7]_1 (I2CDATA_REG_n_9),
        .\data_int_reg[7]_2 (\q_int_reg[8] ),
        .s_axi_aclk(s_axi_aclk),
        .shift_reg_en(shift_reg_en),
        .slave_sda_reg(I2CHEADER_REG_n_2),
        .state__0(state__0));
  zxnexys_zxrtc_0_0_shift8_7 I2CHEADER_REG
       (.E(i2c_header_en),
        .\FSM_sequential_state[2]_i_4_0 (\FSM_sequential_state[2]_i_10_n_0 ),
        .\FSM_sequential_state_reg[1] (I2CHEADER_REG_n_4),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[1]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .Q({Q[4],Q[2],Q[0]}),
        .Ro_prev(Ro_prev),
        .aas_i(aas_i),
        .aas_i_reg(I2CHEADER_REG_n_6),
        .aas_i_reg_0(Aas),
        .abgc_i_reg(I2CHEADER_REG_n_2),
        .abgc_i_reg_0(Abgc),
        .abgc_i_reg_1(detect_stop_reg_n_0),
        .arb_lost(arb_lost),
        .\data_int_reg[0]_0 (I2CHEADER_REG_n_7),
        .\data_int_reg[0]_1 (\q_int_reg[8] ),
        .\data_int_reg[0]_2 (\data_int_reg[0] ),
        .detect_start(detect_start),
        .detect_start_reg(I2CHEADER_REG_n_3),
        .detect_start_reg_0(I2CHEADER_REG_n_5),
        .master_slave(master_slave),
        .master_slave_reg(I2CHEADER_REG_n_1),
        .s_axi_aclk(s_axi_aclk),
        .sda_sample(sda_sample),
        .shift_reg_ld0(shift_reg_ld0),
        .shift_reg_ld_reg(Tx_under_prev),
        .srw_i_reg(srw_i_reg_0),
        .state__0(state__0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[4]_i_1 
       (.I0(Bb),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \IIC2Bus_IntrEvent[6]_i_1 
       (.I0(Aas),
        .O(D[0]));
  FDSE \LEVEL_1_GEN.master_sda_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_9),
        .Q(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .S(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \RD_FIFO_CNTRL.Rc_fifo_wr_i_1 
       (.I0(New_rcv_dta),
        .I1(new_rcv_dta_d1),
        .O(Rc_fifo_wr0));
  zxnexys_zxrtc_0_0_upcnt_n_8 SETUP_CNT
       (.CO(\sda_setup0_inferred__0/i__carry_n_1 ),
        .Q(Q[3]),
        .S({SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}),
        .gen_stop(gen_stop),
        .gen_stop_d1(gen_stop_d1),
        .\q_int_reg[8]_0 (\data_int_reg[0] ),
        .\q_int_reg[8]_1 (\q_int_reg[8] ),
        .rsta_d1(rsta_d1),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sda_rin_d1(sda_rin_d1),
        .sda_setup(sda_setup),
        .sda_setup_reg(Tx_under_prev),
        .tx_under_prev_d1(tx_under_prev_d1),
        .tx_under_prev_i_reg(SETUP_CNT_n_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h08)) 
    aas_i_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(aas_i));
  FDRE aas_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_6),
        .Q(Aas),
        .R(1'b0));
  FDRE abgc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_5),
        .Q(Abgc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0EEE0E0)) 
    al_i_i_1
       (.I0(Q[3]),
        .I1(master_slave),
        .I2(al_i_i_2_n_0),
        .I3(al_prevent),
        .I4(detect_stop_reg_n_0),
        .I5(sm_stop_reg_n_0),
        .O(al_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    al_i_i_2
       (.I0(master_slave),
        .I1(arb_lost),
        .I2(bus_busy_d1),
        .I3(gen_start),
        .O(al_i_i_2_n_0));
  FDRE al_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_i_i_1_n_0),
        .Q(D[3]),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h5554)) 
    al_prevent_i_1
       (.I0(detect_start),
        .I1(gen_stop),
        .I2(sm_stop_reg_n_0),
        .I3(al_prevent),
        .O(al_prevent_i_1_n_0));
  FDRE al_prevent_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(al_prevent_i_1_n_0),
        .Q(al_prevent),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    arb_lost_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(msms_rst_i_i_2_n_0),
        .I3(\data_int_reg[0] ),
        .I4(sda_cout_reg),
        .I5(msms_rst_i_i_3_n_0),
        .O(arb_lost_i_1_n_0));
  FDRE arb_lost_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arb_lost_i_1_n_0),
        .Q(arb_lost),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    bit_cnt_en_i_1
       (.I0(state__0[2]),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(bit_cnt_en0));
  FDRE bit_cnt_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bit_cnt_en0),
        .Q(bit_cnt_en),
        .R(\q_int_reg[8] ));
  FDRE bus_busy_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bb),
        .Q(bus_busy_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    bus_busy_i_1
       (.I0(Bb),
        .I1(detect_start),
        .I2(Q[0]),
        .I3(detect_stop_reg_n_0),
        .O(bus_busy_i_1_n_0));
  FDRE bus_busy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus_busy_i_1_n_0),
        .Q(Bb),
        .R(1'b0));
  CARRY4 clk_cnt_en1_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en1_carry_CO_UNCONNECTED[3],clk_cnt_en1,clk_cnt_en1_carry_n_2,clk_cnt_en1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_27,CLKCNT_n_28,CLKCNT_n_29}));
  CARRY4 \clk_cnt_en1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED [3],clk_cnt_en11_out,\clk_cnt_en1_inferred__0/i__carry_n_2 ,\clk_cnt_en1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,S}));
  CARRY4 \clk_cnt_en1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED [3],clk_cnt_en12_out,\clk_cnt_en1_inferred__1/i__carry_n_2 ,\clk_cnt_en1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state[9]_i_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\clk_cnt_en1_inferred__2/i__carry_n_0 ,\clk_cnt_en1_inferred__2/i__carry_n_1 ,\clk_cnt_en1_inferred__2/i__carry_n_2 ,\clk_cnt_en1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({CLKCNT_n_19,CLKCNT_n_20,1'b0,CLKCNT_n_21}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({CLKCNT_n_22,CLKCNT_n_23,CLKCNT_n_24,CLKCNT_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \clk_cnt_en1_inferred__2/i__carry__0 
       (.CI(\clk_cnt_en1_inferred__2/i__carry_n_0 ),
        .CO({\NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED [3:1],\clk_cnt_en1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\q_int_reg[0] [8]}),
        .O(\NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,CLKCNT_n_26}));
  CARRY4 clk_cnt_en2_carry
       (.CI(1'b0),
        .CO({NLW_clk_cnt_en2_carry_CO_UNCONNECTED[3],clk_cnt_en2,clk_cnt_en2_carry_n_2,clk_cnt_en2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_clk_cnt_en2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_0 }));
  LUT6 #(
    .INIT(64'h88888888BBBB888B)) 
    \cr_i[5]_i_1 
       (.I0(s_axi_wdata),
        .I1(E),
        .I2(Bb),
        .I3(\cr_i_reg[5] ),
        .I4(Q[1]),
        .I5(\cr_i[5]_i_3_n_0 ),
        .O(\WDATA_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \cr_i[5]_i_3 
       (.I0(Tx_data_exists_sgl),
        .I1(dynamic_MSMS),
        .I2(\cr_i_reg[5]_0 ),
        .I3(msms_rst_i),
        .I4(rxCntDone),
        .I5(sm_stop_reg_n_0),
        .O(\cr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \data_i2c_i[7]_i_1 
       (.I0(Ro_prev),
        .I1(scl_falling_edge),
        .I2(state__0[0]),
        .I3(state__0[2]),
        .I4(state__0[1]),
        .O(data_i2c_i0));
  FDRE \data_i2c_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_8),
        .Q(\data_i2c_i_reg[7]_0 [0]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_7),
        .Q(\data_i2c_i_reg[7]_0 [1]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_6),
        .Q(\data_i2c_i_reg[7]_0 [2]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_5),
        .Q(\data_i2c_i_reg[7]_0 [3]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_4),
        .Q(\data_i2c_i_reg[7]_0 [4]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_3),
        .Q(\data_i2c_i_reg[7]_0 [5]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(I2CDATA_REG_n_2),
        .Q(\data_i2c_i_reg[7]_0 [6]),
        .R(\q_int_reg[8] ));
  FDRE \data_i2c_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(data_i2c_i0),
        .D(shift_reg),
        .Q(\data_i2c_i_reg[7]_0 [7]),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hAA8A008000000000)) 
    detect_start_i_1
       (.I0(detect_start_i_2_n_0),
        .I1(scndry_out),
        .I2(sda_rin_d1),
        .I3(\data_int_reg[0] ),
        .I4(detect_start),
        .I5(Q[0]),
        .O(detect_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    detect_start_i_2
       (.I0(state__0[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(detect_start_i_2_n_0));
  FDRE detect_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_start_i_1_n_0),
        .Q(detect_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CE020000)) 
    detect_stop_b_i_1
       (.I0(detect_stop_b_reg_n_0),
        .I1(detect_stop_reg_0),
        .I2(detect_stop_b),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_b_i_1_n_0));
  FDRE detect_stop_b_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_b_i_1_n_0),
        .Q(detect_stop_b_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F2020000)) 
    detect_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(detect_stop0),
        .I2(detect_stop_reg_0),
        .I3(scndry_out),
        .I4(Q[0]),
        .I5(detect_start),
        .O(detect_stop_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    detect_stop_i_2
       (.I0(msms_d1),
        .I1(msms_d2),
        .O(detect_stop0));
  FDRE detect_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(detect_stop_i_1_n_0),
        .Q(detect_stop_reg_n_0),
        .R(1'b0));
  FDRE dtc_i_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_reg_n_0),
        .Q(dtc_i_d1),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dtc_i_d1),
        .Q(dtc_i_d2),
        .R(\q_int_reg[8] ));
  FDRE dtc_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(BITCNT_n_1),
        .Q(dtc_i_reg_n_0),
        .R(\q_int_reg[8] ));
  FDRE dtre_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Dtre),
        .Q(dtre_d1),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h7530)) 
    gen_start_i_1
       (.I0(detect_start),
        .I1(msms_d2),
        .I2(msms_d1),
        .I3(gen_start),
        .O(gen_start_i_1_n_0));
  FDRE gen_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_start_i_1_n_0),
        .Q(gen_start),
        .R(\q_int_reg[8] ));
  FDRE gen_stop_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop),
        .Q(gen_stop_d1),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h55750030)) 
    gen_stop_i_1
       (.I0(detect_stop_reg_n_0),
        .I1(msms_d1),
        .I2(msms_d2),
        .I3(arb_lost),
        .I4(gen_stop),
        .O(gen_stop_i_1_n_0));
  FDRE gen_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(gen_stop_i_1_n_0),
        .Q(gen_stop),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    i2c_header_en_i_1
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(i2c_header_en0));
  FDRE i2c_header_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i2c_header_en0),
        .Q(i2c_header_en),
        .R(\q_int_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h4F400000)) 
    master_slave_i_1
       (.I0(arb_lost),
        .I1(master_slave),
        .I2(Bb),
        .I3(msms_d1),
        .I4(Q[0]),
        .O(master_slave_i_1_n_0));
  FDRE master_slave_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_slave_i_1_n_0),
        .Q(master_slave),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    msms_d1_i_1
       (.I0(msms_d1_i_2_n_0),
        .I1(msms_rst_i),
        .O(msms_d10));
  LUT6 #(
    .INIT(64'hAABAAAAAAABAAABA)) 
    msms_d1_i_2
       (.I0(Q[1]),
        .I1(txer_i_reg_n_0),
        .I2(msms_d1),
        .I3(Msms_set),
        .I4(dtc_i_d2),
        .I5(dtc_i_d1),
        .O(msms_d1_i_2_n_0));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d10),
        .Q(msms_d1),
        .R(\q_int_reg[8] ));
  FDRE msms_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_d1),
        .Q(msms_d2),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    msms_rst_i_i_1
       (.I0(msms_rst_i_i_2_n_0),
        .I1(sda_cout_reg),
        .I2(\data_int_reg[0] ),
        .I3(master_slave),
        .I4(msms_rst_i),
        .I5(msms_rst_i_i_3_n_0),
        .O(msms_rst_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0820)) 
    msms_rst_i_i_2
       (.I0(scl_rising_edge),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .O(msms_rst_i_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    msms_rst_i_i_3
       (.I0(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(msms_rst_i_i_3_n_0));
  FDRE msms_rst_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_rst_i_i_1_n_0),
        .Q(msms_rst_i),
        .R(1'b0));
  FDRE new_rcv_dta_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(data_i2c_i0),
        .Q(New_rcv_dta),
        .R(\q_int_reg[8] ));
  CARRY4 \next_scl_state1_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__0/i__carry_n_1 ,\next_scl_state1_inferred__0/i__carry_n_2 ,\next_scl_state1_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,CLKCNT_n_12,CLKCNT_n_13,CLKCNT_n_14}));
  CARRY4 \next_scl_state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED [3],\next_scl_state1_inferred__1/i__carry_n_1 ,\next_scl_state1_inferred__1/i__carry_n_2 ,\next_scl_state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,\FSM_onehot_scl_state_reg[5]_1 }));
  LUT6 #(
    .INIT(64'h2F222F2F20222020)) 
    rdy_new_xmt_i_i_1
       (.I0(shift_reg_ld_d1),
        .I1(shift_reg_ld),
        .I2(rdy_new_xmt_i_i_2_n_0),
        .I3(detect_start_i_2_n_0),
        .I4(Q[1]),
        .I5(Rdy_new_xmt),
        .O(rdy_new_xmt_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rdy_new_xmt_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(rdy_new_xmt_i_i_2_n_0));
  FDRE rdy_new_xmt_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdy_new_xmt_i_i_1_n_0),
        .Q(Rdy_new_xmt),
        .R(\q_int_reg[8] ));
  FDRE ro_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Ro_prev),
        .Q(ro_prev_d1),
        .R(\q_int_reg[8] ));
  FDRE rsta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(rsta_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hF0FF2020)) 
    rsta_tx_under_prev_i_1
       (.I0(Q[3]),
        .I1(rsta_d1),
        .I2(Dtre),
        .I3(dtre_d1),
        .I4(rsta_tx_under_prev),
        .O(rsta_tx_under_prev_i_1_n_0));
  FDRE rsta_tx_under_prev_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rsta_tx_under_prev_i_1_n_0),
        .Q(rsta_tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    scl_cout_reg_i_1
       (.I0(\FSM_onehot_scl_state[2]_i_4_n_0 ),
        .I1(\FSM_onehot_scl_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_scl_state_reg_n_0_[9] ),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(Ro_prev),
        .O(scl_cout_reg0));
  FDSE scl_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_cout_reg0),
        .Q(scl_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE scl_f_edg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge),
        .Q(scl_f_edg_d1),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d1),
        .Q(scl_f_edg_d2),
        .R(\q_int_reg[8] ));
  FDRE scl_f_edg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_f_edg_d2),
        .Q(scl_f_edg_d3),
        .R(\q_int_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    scl_falling_edge_i_1
       (.I0(scl_rin_d1),
        .I1(scndry_out),
        .O(scl_falling_edge0));
  FDRE scl_falling_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_falling_edge0),
        .Q(scl_falling_edge),
        .R(\q_int_reg[8] ));
  FDRE scl_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scndry_out),
        .Q(scl_rin_d1),
        .R(1'b0));
  FDRE scl_rising_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(scl_rising_edge0),
        .Q(scl_rising_edge),
        .R(\q_int_reg[8] ));
  LUT4 #(
    .INIT(16'h0004)) 
    scl_t_INST_0
       (.I0(rsta_tx_under_prev),
        .I1(scl_cout_reg),
        .I2(Ro_prev),
        .I3(sda_setup),
        .O(scl_t));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    sda_cout_reg_i_1
       (.I0(sda_cout_reg_i_2_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(\FSM_onehot_scl_state_reg_n_0_[0] ),
        .I4(sda_cout),
        .I5(sda_cout_reg),
        .O(sda_cout_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    sda_cout_reg_i_2
       (.I0(stop_scl_reg_i_2_n_0),
        .I1(\LEVEL_1_GEN.master_sda_reg_n_0 ),
        .I2(Q[3]),
        .I3(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .O(sda_cout_reg_i_2_n_0));
  FDSE sda_cout_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_cout_reg_i_1_n_0),
        .Q(sda_cout_reg),
        .S(\q_int_reg[8] ));
  FDRE sda_rin_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_int_reg[0] ),
        .Q(sda_rin_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sda_sample_i_1
       (.I0(\data_int_reg[0] ),
        .I1(scl_rising_edge),
        .I2(sda_sample),
        .O(sda_sample_i_1_n_0));
  FDRE sda_sample_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sda_sample_i_1_n_0),
        .Q(sda_sample),
        .R(\q_int_reg[8] ));
  CARRY4 \sda_setup0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED [3],\sda_setup0_inferred__0/i__carry_n_1 ,\sda_setup0_inferred__0/i__carry_n_2 ,\sda_setup0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,SETUP_CNT_n_0,SETUP_CNT_n_1,SETUP_CNT_n_2}));
  FDRE sda_setup_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(SETUP_CNT_n_3),
        .Q(sda_setup),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'h0000EFE0)) 
    sda_t_INST_0
       (.I0(arb_lost),
        .I1(sda_cout_reg),
        .I2(master_slave),
        .I3(slave_sda_reg_n_0),
        .I4(stop_scl_reg),
        .O(sda_t));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    shift_reg_en_i_1
       (.I0(master_slave),
        .I1(scl_rising_edge),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(state__0[2]),
        .I5(shift_reg_en_i_2_n_0),
        .O(shift_reg_en0));
  LUT6 #(
    .INIT(64'h0000045000000400)) 
    shift_reg_en_i_2
       (.I0(detect_start),
        .I1(scl_rising_edge),
        .I2(state__0[1]),
        .I3(state__0[2]),
        .I4(state__0[0]),
        .I5(scl_f_edg_d2),
        .O(shift_reg_en_i_2_n_0));
  FDRE shift_reg_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_en0),
        .Q(shift_reg_en),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld),
        .Q(shift_reg_ld_d1),
        .R(\q_int_reg[8] ));
  FDRE shift_reg_ld_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(shift_reg_ld0),
        .Q(shift_reg_ld),
        .R(\q_int_reg[8] ));
  FDSE slave_sda_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CDATA_REG_n_0),
        .Q(slave_sda_reg_n_0),
        .S(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000BA8A0000)) 
    sm_stop_i_1
       (.I0(sm_stop_reg_n_0),
        .I1(sm_stop_i_2_n_0),
        .I2(sm_stop_i_3_n_0),
        .I3(master_slave),
        .I4(Q[0]),
        .I5(detect_stop_reg_n_0),
        .O(sm_stop_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0DFFFFFFFFFF)) 
    sm_stop_i_2
       (.I0(ro_prev_d1),
        .I1(Ro_prev),
        .I2(scl_f_edg_d2),
        .I3(sda_sample),
        .I4(arb_lost),
        .I5(master_slave),
        .O(sm_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h42)) 
    sm_stop_i_3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .O(sm_stop_i_3_n_0));
  FDRE sm_stop_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sm_stop_i_1_n_0),
        .Q(sm_stop_reg_n_0),
        .R(1'b0));
  FDRE srw_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I2CHEADER_REG_n_7),
        .Q(srw_i_reg_0),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'h0E0E0EFF0E0E0E00)) 
    stop_scl_reg_i_1
       (.I0(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_scl_state_reg_n_0_[5] ),
        .I2(stop_scl_reg_i_2_n_0),
        .I3(CLKCNT_n_15),
        .I4(sda_cout),
        .I5(stop_scl_reg),
        .O(stop_scl_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h626262FF)) 
    stop_scl_reg_i_2
       (.I0(state__0[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(gen_stop),
        .I4(sm_stop_reg_n_0),
        .O(stop_scl_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    stop_scl_reg_i_3
       (.I0(stop_scl_reg_i_4_n_0),
        .I1(\FSM_onehot_scl_state_reg_n_0_[7] ),
        .I2(clk_cnt_en11_out),
        .I3(detect_stop_b),
        .I4(\FSM_onehot_scl_state_reg[6]_0 [1]),
        .I5(\FSM_onehot_scl_state[9]_i_6_n_0 ),
        .O(sda_cout));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    stop_scl_reg_i_4
       (.I0(arb_lost),
        .I1(stop_scl_reg),
        .I2(Q[3]),
        .O(stop_scl_reg_i_4_n_0));
  FDRE stop_scl_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(stop_scl_reg_i_1_n_0),
        .Q(stop_scl_reg),
        .R(\q_int_reg[8] ));
  CARRY4 stop_start_wait1_carry
       (.CI(1'b0),
        .CO({NLW_stop_start_wait1_carry_CO_UNCONNECTED[3],stop_start_wait1,stop_start_wait1_carry_n_2,stop_start_wait1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_stop_start_wait1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,CLKCNT_n_9,CLKCNT_n_10,CLKCNT_n_11}));
  FDRE tx_under_prev_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Tx_under_prev),
        .Q(tx_under_prev_d1),
        .R(\q_int_reg[8] ));
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    tx_under_prev_i_i_1
       (.I0(tx_under_prev_i0),
        .I1(Dtre),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Tx_under_prev),
        .O(tx_under_prev_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0800000000000800)) 
    tx_under_prev_i_i_2
       (.I0(sm_stop_i_3_n_0),
        .I1(scl_falling_edge),
        .I2(gen_stop),
        .I3(Dtre),
        .I4(Aas),
        .I5(srw_i_reg_0),
        .O(tx_under_prev_i0));
  FDRE tx_under_prev_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_under_prev_i_i_1_n_0),
        .Q(Tx_under_prev),
        .R(\q_int_reg[8] ));
  LUT6 #(
    .INIT(64'hCF55C00000000000)) 
    txer_edge_i_1
       (.I0(scl_f_edg_d2),
        .I1(sda_sample),
        .I2(txer_edge_i_2_n_0),
        .I3(scl_falling_edge),
        .I4(D[2]),
        .I5(Q[0]),
        .O(txer_edge_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h38)) 
    txer_edge_i_2
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .O(txer_edge_i_2_n_0));
  FDRE txer_edge_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_edge_i_1_n_0),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEBFBFFFF28080000)) 
    txer_i_i_1
       (.I0(sda_sample),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(scl_falling_edge),
        .I5(txer_i_reg_n_0),
        .O(txer_i_i_1_n_0));
  FDRE txer_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txer_i_i_1_n_0),
        .Q(txer_i_reg_n_0),
        .R(\q_int_reg[8] ));
endmodule

(* ORIG_REF_NAME = "interrupt_control" *) 
module zxnexys_zxrtc_0_0_interrupt_control
   (\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ,
    p_1_in16_in,
    p_1_in13_in,
    p_1_in10_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    Q,
    SR,
    irpt_wrack,
    s_axi_aclk,
    Bus_RNW_reg,
    p_26_in,
    IIC2Bus_IntrEvent,
    s_axi_wdata,
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ,
    E);
  output \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  output p_1_in16_in;
  output p_1_in13_in;
  output p_1_in10_in;
  output p_1_in7_in;
  output p_1_in4_in;
  output p_1_in1_in;
  output p_1_in;
  output [7:0]Q;
  input [0:0]SR;
  input irpt_wrack;
  input s_axi_aclk;
  input Bus_RNW_reg;
  input p_26_in;
  input [6:0]IIC2Bus_IntrEvent;
  input [7:0]s_axi_wdata;
  input [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  input [0:0]E;

  wire Bus_RNW_reg;
  wire [0:0]E;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ;
  wire [0:0]\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ;
  wire \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [7:0]Q;
  wire [0:0]SR;
  wire irpt_wrack;
  wire irpt_wrack_d1;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_26_in;
  wire s_axi_aclk;
  wire [7:0]s_axi_wdata;

  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[6]),
        .I4(s_axi_wdata[0]),
        .I5(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .O(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0 ),
        .Q(\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[5]),
        .I4(s_axi_wdata[1]),
        .I5(p_1_in16_in),
        .O(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0 ),
        .Q(p_1_in16_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[4]),
        .I4(s_axi_wdata[2]),
        .I5(p_1_in13_in),
        .O(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0 ),
        .Q(p_1_in13_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[3]),
        .I4(s_axi_wdata[3]),
        .I5(p_1_in10_in),
        .O(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0 ),
        .Q(p_1_in10_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[2]),
        .I4(s_axi_wdata[4]),
        .I5(p_1_in7_in),
        .O(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0 ),
        .I4(s_axi_wdata[5]),
        .I5(p_1_in4_in),
        .O(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0 ),
        .Q(p_1_in4_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[1]),
        .I4(s_axi_wdata[6]),
        .I5(p_1_in1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF10FF00)) 
    \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1 
       (.I0(irpt_wrack_d1),
        .I1(Bus_RNW_reg),
        .I2(p_26_in),
        .I3(IIC2Bus_IntrEvent[0]),
        .I4(s_axi_wdata[7]),
        .I5(p_1_in),
        .O(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ));
  FDRE \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \ip_irpt_enable_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE irpt_wrack_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irpt_wrack),
        .Q(irpt_wrack_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "read" *) 
module zxnexys_zxrtc_0_0_read
   (RREADY_reg_0,
    s_axi_arvalid,
    rtc_ready_reg,
    D,
    \FSM_onehot_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \ARADDR_reg[8]_0 ,
    clk_peripheral,
    Q,
    rtc_ready_reg_0,
    rtc_ready_reg_1,
    p_1_in,
    \wr_data_reg[7] ,
    \wr_data_reg[6] ,
    \wr_data_reg[6]_0 ,
    \wr_data_reg[6]_1 ,
    \wr_data_reg[5] ,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_rvalid,
    s_axi_arready,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[1]_0 ,
    \FSM_sequential_cState_reg[1]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[1]_2 ,
    \FSM_sequential_cState_reg[1]_3 ,
    \FSM_sequential_cState_reg[1]_4 ,
    \FSM_sequential_cState[1]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5_0 ,
    reset,
    \ARADDR_reg[8]_1 ,
    \dato_reg[7]_0 );
  output RREADY_reg_0;
  output s_axi_arvalid;
  output rtc_ready_reg;
  output [7:0]D;
  output [0:0]\FSM_onehot_cState_reg[4]_0 ;
  output [0:0]\FSM_sequential_cState_reg[0] ;
  output [4:0]\ARADDR_reg[8]_0 ;
  input clk_peripheral;
  input [5:0]Q;
  input rtc_ready_reg_0;
  input rtc_ready_reg_1;
  input [10:0]p_1_in;
  input \wr_data_reg[7] ;
  input \wr_data_reg[6] ;
  input \wr_data_reg[6]_0 ;
  input \wr_data_reg[6]_1 ;
  input \wr_data_reg[5] ;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_rvalid;
  input s_axi_arready;
  input \FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[1]_0 ;
  input \FSM_sequential_cState_reg[1]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[1]_2 ;
  input \FSM_sequential_cState_reg[1]_3 ;
  input \FSM_sequential_cState_reg[1]_4 ;
  input \FSM_sequential_cState[1]_i_2_0 ;
  input [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  input reset;
  input [4:0]\ARADDR_reg[8]_1 ;
  input [7:0]\dato_reg[7]_0 ;

  wire [4:0]\ARADDR_reg[8]_0 ;
  wire [4:0]\ARADDR_reg[8]_1 ;
  wire ARVALID_i_1_n_0;
  wire [7:0]D;
  wire \FSM_onehot_cState[0]_i_1_n_0 ;
  wire \FSM_onehot_cState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[2]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[4]_i_1__0_n_0 ;
  wire [0:0]\FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[1]_i_2_0 ;
  wire \FSM_sequential_cState[1]_i_2_n_0 ;
  wire [0:0]\FSM_sequential_cState[1]_i_5_0 ;
  wire \FSM_sequential_cState[1]_i_5_n_0 ;
  wire \FSM_sequential_cState[1]_i_6_n_0 ;
  wire \FSM_sequential_cState[1]_i_8_n_0 ;
  wire \FSM_sequential_cState[1]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[1]_0 ;
  wire \FSM_sequential_cState_reg[1]_1 ;
  wire \FSM_sequential_cState_reg[1]_2 ;
  wire \FSM_sequential_cState_reg[1]_3 ;
  wire \FSM_sequential_cState_reg[1]_4 ;
  wire [5:0]Q;
  wire RREADY_i_1_n_0;
  wire RREADY_reg_0;
  wire clk_peripheral;
  wire [6:0]dato;
  wire [7:0]\dato_reg[7]_0 ;
  wire [10:0]p_1_in;
  wire reset;
  wire [7:7]rtc_dati;
  wire rtc_ready_i_2_n_0;
  wire rtc_ready_reg;
  wire rtc_ready_reg_0;
  wire rtc_ready_reg_1;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_rvalid;
  wire wr_ack;
  wire \wr_data_reg[5] ;
  wire \wr_data_reg[6] ;
  wire \wr_data_reg[6]_0 ;
  wire \wr_data_reg[6]_1 ;
  wire \wr_data_reg[7] ;

  FDRE \ARADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [0]),
        .Q(\ARADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \ARADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [1]),
        .Q(\ARADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \ARADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [2]),
        .Q(\ARADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \ARADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [3]),
        .Q(\ARADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \ARADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\ARADDR_reg[8]_1 [4]),
        .Q(\ARADDR_reg[8]_0 [4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCDCC)) 
    ARVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .O(ARVALID_i_1_n_0));
  FDRE ARVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ARVALID_i_1_n_0),
        .Q(s_axi_arvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_onehot_cState[0]_i_1 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .O(\FSM_onehot_cState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1__0 
       (.I0(s_axi_arready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1__0 
       (.I0(s_axi_rvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_arready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1__0 
       (.I0(RREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_rvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(RREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEAEAEAEFE)) 
    \FSM_sequential_cState[1]_i_1 
       (.I0(\FSM_sequential_cState[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState_reg[1]_0 ),
        .I5(\FSM_sequential_cState[1]_i_5_n_0 ),
        .O(\FSM_sequential_cState_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D0FF)) 
    \FSM_sequential_cState[1]_i_2 
       (.I0(\FSM_sequential_cState[1]_i_6_n_0 ),
        .I1(\FSM_sequential_cState_reg[1]_1 ),
        .I2(Q[1]),
        .I3(wr_ack),
        .I4(\FSM_sequential_cState_reg[1]_2 ),
        .I5(\FSM_sequential_cState_reg[1]_3 ),
        .O(\FSM_sequential_cState[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFABAFAAAAABAAA)) 
    \FSM_sequential_cState[1]_i_5 
       (.I0(\FSM_sequential_cState[1]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[5]),
        .I4(\FSM_sequential_cState[1]_i_9_n_0 ),
        .I5(\FSM_sequential_cState_reg[1]_4 ),
        .O(\FSM_sequential_cState[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFBC)) 
    \FSM_sequential_cState[1]_i_6 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(\FSM_sequential_cState[1]_i_2_0 ),
        .O(\FSM_sequential_cState[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000BE82)) 
    \FSM_sequential_cState[1]_i_8 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\FSM_sequential_cState[1]_i_5_0 ),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\FSM_sequential_cState[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \FSM_sequential_cState[1]_i_9 
       (.I0(\FSM_onehot_cState_reg[4]_0 ),
        .I1(Q[3]),
        .I2(\FSM_sequential_cState[1]_i_5_0 ),
        .I3(Q[4]),
        .O(\FSM_sequential_cState[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    RREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .I3(RREADY_reg_0),
        .O(RREADY_i_1_n_0));
  FDRE RREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(RREADY_i_1_n_0),
        .Q(RREADY_reg_0),
        .R(1'b0));
  FDRE \dato_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [0]),
        .Q(dato[0]),
        .R(1'b0));
  FDRE \dato_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [1]),
        .Q(dato[1]),
        .R(1'b0));
  FDRE \dato_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [2]),
        .Q(dato[2]),
        .R(1'b0));
  FDRE \dato_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [3]),
        .Q(dato[3]),
        .R(1'b0));
  FDRE \dato_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [4]),
        .Q(dato[4]),
        .R(1'b0));
  FDRE \dato_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [5]),
        .Q(dato[5]),
        .R(1'b0));
  FDRE \dato_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [6]),
        .Q(dato[6]),
        .R(1'b0));
  FDRE \dato_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[3] ),
        .D(\dato_reg[7]_0 [7]),
        .Q(rtc_dati),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    rtc_ready_i_1
       (.I0(rtc_ready_i_2_n_0),
        .I1(rtc_ready_reg_0),
        .I2(rtc_ready_reg_1),
        .O(rtc_ready_reg));
  LUT6 #(
    .INIT(64'h0040044050405040)) 
    rtc_ready_i_2
       (.I0(Q[0]),
        .I1(rtc_dati),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(dato[2]),
        .I5(dato[6]),
        .O(rtc_ready_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[0]_i_1 
       (.I0(dato[0]),
        .I1(Q[5]),
        .I2(p_1_in[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[1]_i_1 
       (.I0(dato[1]),
        .I1(Q[5]),
        .I2(p_1_in[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wr_data[2]_i_1 
       (.I0(dato[2]),
        .I1(Q[5]),
        .I2(p_1_in[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(Q[5]),
        .I2(dato[3]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \wr_data[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(Q[5]),
        .I2(dato[4]),
        .I3(\wr_data_reg[6]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hE20000E2E2E2E2E2)) 
    \wr_data[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(Q[5]),
        .I2(dato[5]),
        .I3(p_1_in[9]),
        .I4(p_1_in[8]),
        .I5(\wr_data_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \wr_data[6]_i_1 
       (.I0(dato[6]),
        .I1(Q[5]),
        .I2(p_1_in[6]),
        .I3(\wr_data_reg[6] ),
        .I4(\wr_data_reg[6]_0 ),
        .I5(\wr_data_reg[6]_1 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    \wr_data[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(Q[5]),
        .I2(rtc_dati),
        .I3(p_1_in[10]),
        .I4(\wr_data_reg[7] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "reg_interface" *) 
module zxnexys_zxrtc_0_0_reg_interface
   (IIC2Bus_IntrEvent,
    Q,
    Dtre,
    Tx_fifo_wr,
    Tx_fifo_rd,
    Tx_fifo_rst,
    new_rcv_dta_d1,
    Rc_fifo_wr,
    Rc_fifo_rd,
    \sr_i_reg[1]_0 ,
    \GPO_GEN.gpo_i_reg[31]_0 ,
    Msms_set,
    D,
    D_0,
    Tx_fifo_wr_d_reg,
    firstDynStartSeen_reg,
    p_3_in,
    \cr_i_reg[7]_0 ,
    \cr_i_reg[3]_0 ,
    S,
    \timing_param_tsusto_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_0 ,
    \timing_param_tsusta_i_reg[7]_1 ,
    \timing_param_thddat_i_reg[7]_0 ,
    \timing_param_thddat_i_reg[7]_1 ,
    \timing_param_tlow_i_reg[8]_0 ,
    \timing_param_tlow_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ,
    \GPO_GEN.gpo_i_reg[31]_1 ,
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ,
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ,
    D_1,
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ,
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ,
    Bus2IIC_Reset,
    p_0_in,
    s_axi_aclk,
    \FIFO_GEN_DTR.dtre_i_reg_0 ,
    Bus2IIC_WrCE,
    Rdy_new_xmt,
    New_rcv_dta,
    Rc_fifo_wr0,
    Bus2IIC_RdCE,
    Aas,
    \GPO_GEN.gpo_i_reg[31]_2 ,
    \RD_FIFO_CNTRL.ro_prev_i_reg_0 ,
    Tx_fifo_rd_d,
    rdCntrFrmTxFifo,
    Data_Exists_DFF,
    Data_Exists_DFF_0,
    Tx_fifo_wr_d,
    Data_Exists_DFF_1,
    s_axi_aresetn,
    firstDynStartSeen,
    firstDynStartSeen_reg_0,
    dynamic_MSMS,
    \LEVEL_1_GEN.master_sda_reg ,
    earlyAckDataState,
    \next_scl_state1_inferred__1/i__carry ,
    \s_axi_rdata_i[0]_i_3 ,
    Rc_fifo_wr_d,
    Rc_fifo_rd_d,
    Data_Exists_DFF_2,
    Rc_Data_Exists,
    \sr_i_reg[1]_1 ,
    s_axi_wdata,
    \cr_i_reg[2]_0 ,
    \IIC2Bus_IntrEvent_reg[0]_0 );
  output [6:0]IIC2Bus_IntrEvent;
  output [7:0]Q;
  output Dtre;
  output Tx_fifo_wr;
  output Tx_fifo_rd;
  output Tx_fifo_rst;
  output new_rcv_dta_d1;
  output Rc_fifo_wr;
  output Rc_fifo_rd;
  output [5:0]\sr_i_reg[1]_0 ;
  output \GPO_GEN.gpo_i_reg[31]_0 ;
  output Msms_set;
  output [0:0]D;
  output D_0;
  output Tx_fifo_wr_d_reg;
  output firstDynStartSeen_reg;
  output p_3_in;
  output \cr_i_reg[7]_0 ;
  output \cr_i_reg[3]_0 ;
  output [2:0]S;
  output [7:0]\timing_param_tsusto_i_reg[7]_0 ;
  output [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  output [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  output [2:0]\timing_param_thddat_i_reg[7]_0 ;
  output [6:0]\timing_param_thddat_i_reg[7]_1 ;
  output [2:0]\timing_param_tlow_i_reg[8]_0 ;
  output [4:0]\timing_param_tlow_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  output [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  output \GPO_GEN.gpo_i_reg[31]_1 ;
  output \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  output \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  output D_1;
  output \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  output \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  input Bus2IIC_Reset;
  input p_0_in;
  input s_axi_aclk;
  input \FIFO_GEN_DTR.dtre_i_reg_0 ;
  input [6:0]Bus2IIC_WrCE;
  input Rdy_new_xmt;
  input New_rcv_dta;
  input Rc_fifo_wr0;
  input [0:0]Bus2IIC_RdCE;
  input Aas;
  input \GPO_GEN.gpo_i_reg[31]_2 ;
  input \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  input Tx_fifo_rd_d;
  input rdCntrFrmTxFifo;
  input Data_Exists_DFF;
  input Data_Exists_DFF_0;
  input Tx_fifo_wr_d;
  input Data_Exists_DFF_1;
  input s_axi_aresetn;
  input firstDynStartSeen;
  input firstDynStartSeen_reg_0;
  input [0:0]dynamic_MSMS;
  input \LEVEL_1_GEN.master_sda_reg ;
  input earlyAckDataState;
  input [8:0]\next_scl_state1_inferred__1/i__carry ;
  input [1:0]\s_axi_rdata_i[0]_i_3 ;
  input Rc_fifo_wr_d;
  input Rc_fifo_rd_d;
  input Data_Exists_DFF_2;
  input Rc_Data_Exists;
  input [5:0]\sr_i_reg[1]_1 ;
  input [8:0]s_axi_wdata;
  input [2:0]\cr_i_reg[2]_0 ;
  input [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;

  wire Aas;
  wire [0:0]Bus2IIC_RdCE;
  wire Bus2IIC_Reset;
  wire [6:0]Bus2IIC_WrCE;
  wire [0:0]D;
  wire D_0;
  wire D_1;
  wire Data_Exists_DFF;
  wire Data_Exists_DFF_0;
  wire Data_Exists_DFF_1;
  wire Data_Exists_DFF_2;
  wire Dtre;
  wire \FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ;
  wire \FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ;
  wire \FIFO_GEN_DTR.dtre_i_reg_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_0 ;
  wire \GPO_GEN.gpo_i_reg[31]_1 ;
  wire \GPO_GEN.gpo_i_reg[31]_2 ;
  wire [6:0]IIC2Bus_IntrEvent;
  wire [4:0]\IIC2Bus_IntrEvent_reg[0]_0 ;
  wire \LEVEL_1_GEN.master_sda_reg ;
  wire Msms_set;
  wire New_rcv_dta;
  wire [7:0]Q;
  wire \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ;
  wire \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ;
  wire [3:0]\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ;
  wire \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg_0 ;
  wire Rc_Data_Exists;
  wire Rc_fifo_rd;
  wire Rc_fifo_rd_d;
  wire Rc_fifo_wr;
  wire Rc_fifo_wr0;
  wire Rc_fifo_wr_d;
  wire Rdy_new_xmt;
  wire [2:0]S;
  wire [8:0]Timing_param_thddat;
  wire [8:0]Timing_param_tlow;
  wire [8:8]Timing_param_tsusta;
  wire [8:8]Timing_param_tsusto;
  wire Tx_fifo_rd;
  wire Tx_fifo_rd_d;
  wire Tx_fifo_rst;
  wire Tx_fifo_wr;
  wire Tx_fifo_wr_d;
  wire Tx_fifo_wr_d_reg;
  wire [2:0]\cr_i_reg[2]_0 ;
  wire \cr_i_reg[3]_0 ;
  wire \cr_i_reg[7]_0 ;
  wire [0:0]dynamic_MSMS;
  wire earlyAckDataState;
  wire firstDynStartSeen;
  wire firstDynStartSeen_reg;
  wire firstDynStartSeen_reg_0;
  wire msms_d1;
  wire msms_set_i_i_1_n_0;
  wire new_rcv_dta_d1;
  wire [8:0]\next_scl_state1_inferred__1/i__carry ;
  wire p_0_in;
  wire p_3_in;
  wire rdCntrFrmTxFifo;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]\s_axi_rdata_i[0]_i_3 ;
  wire [8:0]s_axi_wdata;
  wire [7:7]sr_i;
  wire [5:0]\sr_i_reg[1]_0 ;
  wire [5:0]\sr_i_reg[1]_1 ;
  wire [2:0]\timing_param_thddat_i_reg[7]_0 ;
  wire [6:0]\timing_param_thddat_i_reg[7]_1 ;
  wire [4:0]\timing_param_tlow_i_reg[7]_0 ;
  wire [2:0]\timing_param_tlow_i_reg[8]_0 ;
  wire [2:0]\timing_param_tsusta_i_reg[7]_0 ;
  wire [7:0]\timing_param_tsusta_i_reg[7]_1 ;
  wire [7:0]\timing_param_tsusto_i_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4 
       (.I0(Tx_fifo_wr),
        .I1(Tx_fifo_wr_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_wr_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_4__0 
       (.I0(Rc_fifo_rd),
        .I1(Rc_fifo_rd_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_rd_reg_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Addr_Counters[0].MUXCY_L_I_i_5 
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .O(\RD_FIFO_CNTRL.Rc_fifo_wr_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFB0000AAAA)) 
    Data_Exists_DFF_i_1
       (.I0(Tx_fifo_wr_d_reg),
        .I1(Tx_fifo_rd),
        .I2(Tx_fifo_rd_d),
        .I3(rdCntrFrmTxFifo),
        .I4(Data_Exists_DFF),
        .I5(Data_Exists_DFF_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'hFFFFF2FF00002222)) 
    Data_Exists_DFF_i_1__1
       (.I0(Rc_fifo_wr),
        .I1(Rc_fifo_wr_d),
        .I2(Rc_fifo_rd_d),
        .I3(Rc_fifo_rd),
        .I4(Data_Exists_DFF_2),
        .I5(Rc_Data_Exists),
        .O(D_1));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    Data_Exists_DFF_i_2
       (.I0(Tx_fifo_wr_d),
        .I1(Tx_fifo_wr),
        .I2(Data_Exists_DFF_1),
        .I3(s_axi_aresetn),
        .I4(Tx_fifo_rst),
        .O(Tx_fifo_wr_d_reg));
  FDRE \FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(IIC2Bus_IntrEvent[0]),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rdy_new_xmt),
        .Q(Tx_fifo_rd),
        .R(Bus2IIC_Reset));
  FDSE \FIFO_GEN_DTR.Tx_fifo_rst_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Tx_fifo_rst),
        .S(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.Tx_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_WrCE[5]),
        .Q(Tx_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \FIFO_GEN_DTR.dtre_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .Q(Dtre),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_scl_state[9]_i_1 
       (.I0(Q[0]),
        .O(\cr_i_reg[7]_0 ));
  FDRE \GPO_GEN.gpo_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\GPO_GEN.gpo_i_reg[31]_2 ),
        .Q(\GPO_GEN.gpo_i_reg[31]_0 ),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [4]),
        .Q(IIC2Bus_IntrEvent[6]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [3]),
        .Q(IIC2Bus_IntrEvent[5]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [2]),
        .Q(IIC2Bus_IntrEvent[4]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(IIC2Bus_IntrEvent[3]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [1]),
        .Q(IIC2Bus_IntrEvent[2]),
        .R(Bus2IIC_Reset));
  FDRE \IIC2Bus_IntrEvent_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\IIC2Bus_IntrEvent_reg[0]_0 [0]),
        .Q(IIC2Bus_IntrEvent[1]),
        .R(Bus2IIC_Reset));
  LUT3 #(
    .INIT(8'hEA)) 
    \LEVEL_1_GEN.master_sda_i_2 
       (.I0(Q[4]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(earlyAckDataState),
        .O(\cr_i_reg[3]_0 ));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_rd_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IIC_RdCE),
        .Q(Rc_fifo_rd),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.Rc_fifo_wr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Rc_fifo_wr0),
        .Q(Rc_fifo_wr),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[3]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[2]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[1]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[4]),
        .D(s_axi_wdata[0]),
        .Q(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \RD_FIFO_CNTRL.ro_prev_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RD_FIFO_CNTRL.ro_prev_i_reg_0 ),
        .Q(D),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    callingReadAccess_i_1
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .I2(\FIFO_GEN_DTR.dtre_i_reg_0 ),
        .I3(dynamic_MSMS),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_1
       (.I0(\timing_param_thddat_i_reg[7]_1 [6]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_thddat[8]),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_thddat_i_reg[7]_1 [5]),
        .O(\timing_param_thddat_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_2
       (.I0(\timing_param_thddat_i_reg[7]_1 [4]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_thddat_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_thddat_i_reg[7]_1 [2]),
        .O(\timing_param_thddat_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    clk_cnt_en2_carry_i_3
       (.I0(\timing_param_thddat_i_reg[7]_1 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(Timing_param_thddat[0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_thddat_i_reg[7]_1 [0]),
        .O(\timing_param_thddat_i_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cr_i[5]_i_4 
       (.I0(Tx_fifo_rd),
        .I1(Tx_fifo_rd_d),
        .O(\FIFO_GEN_DTR.Tx_fifo_rd_reg_0 ));
  FDRE \cr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [2]),
        .Q(Q[5]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [1]),
        .Q(Q[3]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cr_i_reg[2]_0 [0]),
        .Q(Q[2]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(Bus2IIC_Reset));
  FDRE \cr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[6]),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(Bus2IIC_Reset));
  LUT4 #(
    .INIT(16'h00B0)) 
    firstDynStartSeen_i_1
       (.I0(firstDynStartSeen),
        .I1(firstDynStartSeen_reg_0),
        .I2(Q[2]),
        .I3(Tx_fifo_rst),
        .O(firstDynStartSeen_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(Timing_param_tsusto),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [6]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(\timing_param_tsusta_i_reg[7]_1 [7]),
        .I1(\next_scl_state1_inferred__1/i__carry [7]),
        .I2(\next_scl_state1_inferred__1/i__carry [8]),
        .I3(Timing_param_tsusta),
        .I4(\next_scl_state1_inferred__1/i__carry [6]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [6]),
        .O(\timing_param_tsusta_i_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__2
       (.I0(Timing_param_tlow[8]),
        .I1(\next_scl_state1_inferred__1/i__carry [8]),
        .I2(\next_scl_state1_inferred__1/i__carry [6]),
        .I3(\timing_param_tlow_i_reg[7]_0 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [7]),
        .I5(\timing_param_tlow_i_reg[7]_0 [4]),
        .O(\timing_param_tlow_i_reg[8]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\timing_param_tsusto_i_reg[7]_0 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [4]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [4]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\timing_param_tsusta_i_reg[7]_1 [5]),
        .I1(\next_scl_state1_inferred__1/i__carry [5]),
        .I2(\next_scl_state1_inferred__1/i__carry [3]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [3]),
        .I4(\next_scl_state1_inferred__1/i__carry [4]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [4]),
        .O(\timing_param_tsusta_i_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [1]),
        .I1(\next_scl_state1_inferred__1/i__carry [4]),
        .I2(\next_scl_state1_inferred__1/i__carry [5]),
        .I3(\timing_param_tlow_i_reg[7]_0 [2]),
        .I4(\next_scl_state1_inferred__1/i__carry [3]),
        .I5(Timing_param_tlow[3]),
        .O(\timing_param_tlow_i_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\timing_param_tsusto_i_reg[7]_0 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusto_i_reg[7]_0 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusto_i_reg[7]_0 [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\timing_param_tsusta_i_reg[7]_1 [2]),
        .I1(\next_scl_state1_inferred__1/i__carry [2]),
        .I2(\next_scl_state1_inferred__1/i__carry [0]),
        .I3(\timing_param_tsusta_i_reg[7]_1 [0]),
        .I4(\next_scl_state1_inferred__1/i__carry [1]),
        .I5(\timing_param_tsusta_i_reg[7]_1 [1]),
        .O(\timing_param_tsusta_i_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(\timing_param_tlow_i_reg[7]_0 [0]),
        .I1(\next_scl_state1_inferred__1/i__carry [1]),
        .I2(\next_scl_state1_inferred__1/i__carry [2]),
        .I3(Timing_param_tlow[2]),
        .I4(\next_scl_state1_inferred__1/i__carry [0]),
        .I5(Timing_param_tlow[0]),
        .O(\timing_param_tlow_i_reg[8]_0 [0]));
  FDRE msms_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(msms_d1),
        .R(Bus2IIC_Reset));
  LUT5 #(
    .INIT(32'hCE0C0A00)) 
    msms_set_i_i_1
       (.I0(D),
        .I1(\sr_i_reg[1]_1 [1]),
        .I2(Q[2]),
        .I3(msms_d1),
        .I4(Msms_set),
        .O(msms_set_i_i_1_n_0));
  FDRE msms_set_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(msms_set_i_i_1_n_0),
        .Q(Msms_set),
        .R(Bus2IIC_Reset));
  FDRE new_rcv_dta_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(New_rcv_dta),
        .Q(new_rcv_dta_d1),
        .R(Bus2IIC_Reset));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [0]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[0]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[0]_i_6 
       (.I0(\GPO_GEN.gpo_i_reg[31]_0 ),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_thddat[0]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(sr_i),
        .O(\GPO_GEN.gpo_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hCF44CF77)) 
    \s_axi_rdata_i[2]_i_5 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [2]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[2]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[2]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \s_axi_rdata_i[3]_i_3 
       (.I0(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0 [3]),
        .I1(\s_axi_rdata_i[0]_i_3 [0]),
        .I2(Timing_param_tlow[3]),
        .I3(\s_axi_rdata_i[0]_i_3 [1]),
        .I4(Q[3]),
        .O(\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1 ));
  FDRE \sr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [5]),
        .Q(\sr_i_reg[1]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [4]),
        .Q(\sr_i_reg[1]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [3]),
        .Q(\sr_i_reg[1]_0 [3]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [2]),
        .Q(\sr_i_reg[1]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [1]),
        .Q(\sr_i_reg[1]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Aas),
        .Q(\sr_i_reg[1]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \sr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\sr_i_reg[1]_1 [0]),
        .Q(sr_i),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_thddat_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_thddat[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_thddat_i_reg[7]_1 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_thddat_i_reg[7]_1 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_thddat_i_reg[7]_1 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_thddat_i_reg[7]_1 [3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_thddat_i_reg[7]_1 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_thddat_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_thddat_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_thddat_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[0]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_thddat[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[0]),
        .Q(Timing_param_tlow[0]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tlow_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[2]),
        .Q(Timing_param_tlow[2]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[3]),
        .Q(Timing_param_tlow[3]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tlow_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tlow_i_reg[7]_0 [2]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tlow_i_reg[7]_0 [3]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tlow_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tlow_i_reg[7]_0 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tlow_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[1]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tlow[8]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [0]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [1]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [3]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [4]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusta_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusta_i_reg[7]_1 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusta_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[3]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusta),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[0]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [0]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[1]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [1]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[2]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [2]),
        .S(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[3]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [3]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[4]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [4]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[5]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [5]),
        .R(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[6]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [6]),
        .R(Bus2IIC_Reset));
  FDSE \timing_param_tsusto_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[7]),
        .Q(\timing_param_tsusto_i_reg[7]_0 [7]),
        .S(Bus2IIC_Reset));
  FDRE \timing_param_tsusto_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(Bus2IIC_WrCE[2]),
        .D(s_axi_wdata[8]),
        .Q(Timing_param_tsusto),
        .R(Bus2IIC_Reset));
endmodule

(* ORIG_REF_NAME = "registers" *) 
module zxnexys_zxrtc_0_0_registers
   (update_i_reg_0,
    \data_reg[1][6]_0 ,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_0 ,
    \data_reg[0][0]_0 ,
    \data_reg[0][7]_0 ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0]_0 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_0 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    wr_en,
    \refresh_reg[6]_inv_0 ,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    update_i_reg_4,
    \guf.guf1.underflow_i_reg ,
    Q,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3]_0 ,
    \data_reg[5][2]_0 ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4]_0 ,
    \data_reg[5][4]_1 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_5,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_1 ,
    \refresh_reg[1]_0 ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5]_0 ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_1 ,
    \data_reg[2][2]_0 ,
    \data_reg[2][1]_0 ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_1 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14]_0 ,
    update_i_reg_6,
    clk_peripheral,
    \data_reg[4][0]_1 ,
    \data_reg[4][7]_1 ,
    \data_reg[4][6]_1 ,
    \data_reg[4][5]_1 ,
    \data_reg[4][4]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[1][7]_1 ,
    \data_reg[1][6]_1 ,
    \data_reg[1][5]_1 ,
    \data_reg[1][4]_0 ,
    \data_reg[2][0]_1 ,
    \data_reg[2][7]_1 ,
    \data_reg[2][6]_1 ,
    \data_reg[2][5]_1 ,
    \data_reg[2][4]_2 ,
    \data_reg[0][0]_2 ,
    \data_reg[0][3]_0 ,
    \data_reg[0][0]_3 ,
    \data_reg[0][7]_1 ,
    \data_reg[0][6]_0 ,
    \data_reg[0][5]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[5][0]_2 ,
    \data_reg[5][7]_1 ,
    \data_reg[5][6]_1 ,
    \data_reg[5][5]_1 ,
    \data_reg[5][4]_2 ,
    \data_reg[3][5]_0 ,
    D,
    \data_reg[3][2]_1 ,
    \data_reg[3][1]_1 ,
    \data_reg[3][0]_1 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    \wr_data_reg[13]_0 ,
    \data_reg[6][6]_0 ,
    \data_reg[6][0]_0 ,
    \data_reg[5][3]_0 ,
    \data_reg[4][2]_0 ,
    \data_reg[1][3]_0 ,
    \data_reg[4][1]_0 ,
    \data_reg[4][4]_2 ,
    \data_reg[28][0]_0 ,
    \data_reg[6][7]_0 ,
    \data_reg[26][0]_0 ,
    \data_reg[6][6]_1 ,
    \data_reg[0][4]_1 ,
    \data_reg[2][4]_3 ,
    \data_reg[2][0]_2 ,
    \data_reg[1][0]_2 ,
    \data_reg[4][3]_0 ,
    sda_o_i_2,
    \data_reg[6][4]_1 ,
    E,
    \data_reg[62][0]_0 ,
    \data_reg[61][0]_0 ,
    \data_reg[60][0]_0 ,
    \data_reg[59][0]_0 ,
    \data_reg[58][0]_0 ,
    \data_reg[57][0]_0 ,
    \data_reg[56][0]_0 ,
    \data_reg[55][0]_0 ,
    \data_reg[54][0]_0 ,
    \data_reg[53][0]_0 ,
    \data_reg[52][0]_0 ,
    \data_reg[51][0]_0 ,
    \data_reg[50][0]_0 ,
    \data_reg[49][0]_0 ,
    \data_reg[48][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[46][0]_0 ,
    \data_reg[45][0]_0 ,
    \data_reg[44][0]_0 ,
    \data_reg[43][0]_0 ,
    \data_reg[42][0]_0 ,
    \data_reg[41][0]_0 ,
    \data_reg[40][0]_0 ,
    \data_reg[39][0]_0 ,
    \data_reg[38][0]_0 ,
    \data_reg[37][0]_0 ,
    \data_reg[36][0]_0 ,
    \data_reg[35][0]_0 ,
    \data_reg[34][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[32][0]_0 ,
    \data_reg[31][0]_0 ,
    \data_reg[30][0]_0 ,
    \data_reg[29][0]_0 ,
    \data_reg[27][0]_0 ,
    \data_reg[25][0]_0 ,
    \data_reg[24][0]_0 ,
    \data_reg[23][0]_0 ,
    \data_reg[22][0]_0 ,
    \data_reg[21][0]_0 ,
    \data_reg[20][0]_0 ,
    \data_reg[19][0]_0 ,
    \data_reg[18][0]_0 ,
    \data_reg[17][0]_0 ,
    \data_reg[16][0]_0 ,
    \data_reg[15][0]_0 ,
    \data_reg[14][0]_0 ,
    \data_reg[13][0]_0 ,
    \data_reg[12][0]_0 ,
    \data_reg[11][0]_0 ,
    \data_reg[10][0]_0 ,
    \data_reg[9][0]_0 ,
    \data_reg[8][0]_0 ,
    \data_reg[7][0]_0 ,
    \wr_data_reg[11]_0 );
  output update_i_reg_0;
  output \data_reg[1][6]_0 ;
  output \data_reg[4][0]_0 ;
  output \data_reg[4][7]_0 ;
  output \data_reg[4][6]_0 ;
  output \data_reg[4][5]_0 ;
  output \data_reg[4][4]_0 ;
  output \data_reg[1][0]_0 ;
  output [3:0]\data_reg[1][7]_0 ;
  output \data_reg[2][0]_0 ;
  output \data_reg[2][7]_0 ;
  output \data_reg[2][6]_0 ;
  output \data_reg[2][5]_0 ;
  output \data_reg[2][4]_0 ;
  output \data_reg[0][0]_0 ;
  output [3:0]\data_reg[0][7]_0 ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0]_0 ;
  output \data_reg[5][7]_0 ;
  output \data_reg[5][6]_0 ;
  output \data_reg[5][5]_0 ;
  output \data_reg[5][4]_0 ;
  output \data_reg[3][2]_0 ;
  output \data_reg[3][1]_0 ;
  output \data_reg[3][0]_0 ;
  output wr_en;
  output \refresh_reg[6]_inv_0 ;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output update_i_reg_4;
  output \guf.guf1.underflow_i_reg ;
  output [1:0]Q;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3]_0 ;
  output \data_reg[5][2]_0 ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4]_0 ;
  output \data_reg[5][4]_1 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_5;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_1 ;
  output \refresh_reg[1]_0 ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5]_0 ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_1 ;
  output \data_reg[2][2]_0 ;
  output \data_reg[2][1]_0 ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_1 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14]_0 ;
  input update_i_reg_6;
  input clk_peripheral;
  input \data_reg[4][0]_1 ;
  input \data_reg[4][7]_1 ;
  input \data_reg[4][6]_1 ;
  input \data_reg[4][5]_1 ;
  input \data_reg[4][4]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[1][7]_1 ;
  input \data_reg[1][6]_1 ;
  input \data_reg[1][5]_1 ;
  input \data_reg[1][4]_0 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[2][7]_1 ;
  input \data_reg[2][6]_1 ;
  input \data_reg[2][5]_1 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][3]_0 ;
  input \data_reg[0][0]_3 ;
  input \data_reg[0][7]_1 ;
  input \data_reg[0][6]_0 ;
  input \data_reg[0][5]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[5][0]_2 ;
  input \data_reg[5][7]_1 ;
  input \data_reg[5][6]_1 ;
  input \data_reg[5][5]_1 ;
  input \data_reg[5][4]_2 ;
  input \data_reg[3][5]_0 ;
  input [7:0]D;
  input \data_reg[3][2]_1 ;
  input \data_reg[3][1]_1 ;
  input \data_reg[3][0]_1 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]\wr_data_reg[13]_0 ;
  input \data_reg[6][6]_0 ;
  input \data_reg[6][0]_0 ;
  input \data_reg[5][3]_0 ;
  input \data_reg[4][2]_0 ;
  input \data_reg[1][3]_0 ;
  input \data_reg[4][1]_0 ;
  input \data_reg[4][4]_2 ;
  input \data_reg[28][0]_0 ;
  input [2:0]\data_reg[6][7]_0 ;
  input \data_reg[26][0]_0 ;
  input \data_reg[6][6]_1 ;
  input \data_reg[0][4]_1 ;
  input \data_reg[2][4]_3 ;
  input \data_reg[2][0]_2 ;
  input \data_reg[1][0]_2 ;
  input \data_reg[4][3]_0 ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_1 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0]_0 ;
  input [0:0]\data_reg[61][0]_0 ;
  input [0:0]\data_reg[60][0]_0 ;
  input [0:0]\data_reg[59][0]_0 ;
  input [0:0]\data_reg[58][0]_0 ;
  input [0:0]\data_reg[57][0]_0 ;
  input [0:0]\data_reg[56][0]_0 ;
  input [0:0]\data_reg[55][0]_0 ;
  input [0:0]\data_reg[54][0]_0 ;
  input [0:0]\data_reg[53][0]_0 ;
  input [0:0]\data_reg[52][0]_0 ;
  input [0:0]\data_reg[51][0]_0 ;
  input [0:0]\data_reg[50][0]_0 ;
  input [0:0]\data_reg[49][0]_0 ;
  input [0:0]\data_reg[48][0]_0 ;
  input [0:0]\data_reg[47][0]_0 ;
  input [0:0]\data_reg[46][0]_0 ;
  input [0:0]\data_reg[45][0]_0 ;
  input [0:0]\data_reg[44][0]_0 ;
  input [0:0]\data_reg[43][0]_0 ;
  input [0:0]\data_reg[42][0]_0 ;
  input [0:0]\data_reg[41][0]_0 ;
  input [0:0]\data_reg[40][0]_0 ;
  input [0:0]\data_reg[39][0]_0 ;
  input [0:0]\data_reg[38][0]_0 ;
  input [0:0]\data_reg[37][0]_0 ;
  input [0:0]\data_reg[36][0]_0 ;
  input [0:0]\data_reg[35][0]_0 ;
  input [0:0]\data_reg[34][0]_0 ;
  input [0:0]\data_reg[33][0]_0 ;
  input [0:0]\data_reg[32][0]_0 ;
  input [0:0]\data_reg[31][0]_0 ;
  input [0:0]\data_reg[30][0]_0 ;
  input [0:0]\data_reg[29][0]_0 ;
  input [0:0]\data_reg[27][0]_0 ;
  input [0:0]\data_reg[25][0]_0 ;
  input [0:0]\data_reg[24][0]_0 ;
  input [0:0]\data_reg[23][0]_0 ;
  input [0:0]\data_reg[22][0]_0 ;
  input [0:0]\data_reg[21][0]_0 ;
  input [0:0]\data_reg[20][0]_0 ;
  input [0:0]\data_reg[19][0]_0 ;
  input [0:0]\data_reg[18][0]_0 ;
  input [0:0]\data_reg[17][0]_0 ;
  input [0:0]\data_reg[16][0]_0 ;
  input [0:0]\data_reg[15][0]_0 ;
  input [0:0]\data_reg[14][0]_0 ;
  input [0:0]\data_reg[13][0]_0 ;
  input [0:0]\data_reg[12][0]_0 ;
  input [0:0]\data_reg[11][0]_0 ;
  input [0:0]\data_reg[10][0]_0 ;
  input [0:0]\data_reg[9][0]_0 ;
  input [0:0]\data_reg[8][0]_0 ;
  input [0:0]\data_reg[7][0]_0 ;
  input [10:0]\wr_data_reg[11]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \_inferred__24/i__carry__0_n_2 ;
  wire \_inferred__24/i__carry__0_n_3 ;
  wire \_inferred__24/i__carry_n_0 ;
  wire \_inferred__24/i__carry_n_1 ;
  wire \_inferred__24/i__carry_n_2 ;
  wire \_inferred__24/i__carry_n_3 ;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire \data[0][1]_i_1_n_0 ;
  wire \data[0][1]_i_2_n_0 ;
  wire \data[0][2]_i_1_n_0 ;
  wire \data[1][1]_i_1_n_0 ;
  wire \data[1][2]_i_1_n_0 ;
  wire \data[1][3]_i_1_n_0 ;
  wire \data[1][3]_i_2_n_0 ;
  wire \data[1][3]_i_4_n_0 ;
  wire \data[2][1]_i_1_n_0 ;
  wire \data[2][2]_i_1_n_0 ;
  wire \data[2][3]_i_1_n_0 ;
  wire \data[2][3]_i_2_n_0 ;
  wire \data[2][3]_i_4_n_0 ;
  wire \data[2][3]_i_6_n_0 ;
  wire \data[2][3]_i_7_n_0 ;
  wire \data[2][3]_i_8_n_0 ;
  wire \data[2][5]_i_4_n_0 ;
  wire \data[2][5]_i_6_n_0 ;
  wire \data[34][7]_i_4_n_0 ;
  wire \data[4][1]_i_1_n_0 ;
  wire \data[4][1]_i_3_n_0 ;
  wire \data[4][2]_i_1_n_0 ;
  wire \data[4][3]_i_12_n_0 ;
  wire \data[4][3]_i_13_n_0 ;
  wire \data[4][3]_i_14_n_0 ;
  wire \data[4][3]_i_15_n_0 ;
  wire \data[4][3]_i_16_n_0 ;
  wire \data[4][3]_i_17_n_0 ;
  wire \data[4][3]_i_18_n_0 ;
  wire \data[4][3]_i_19_n_0 ;
  wire \data[4][3]_i_20_n_0 ;
  wire \data[4][3]_i_2_n_0 ;
  wire \data[4][3]_i_4_n_0 ;
  wire \data[4][3]_i_5_n_0 ;
  wire \data[4][3]_i_6_n_0 ;
  wire \data[4][3]_i_9_n_0 ;
  wire \data[4][5]_i_4_n_0 ;
  wire \data[4][5]_i_5_n_0 ;
  wire \data[4][5]_i_7_n_0 ;
  wire \data[5][1]_i_1_n_0 ;
  wire \data[5][1]_i_2_n_0 ;
  wire \data[5][1]_i_3_n_0 ;
  wire \data[5][2]_i_1_n_0 ;
  wire \data[5][3]_i_10_n_0 ;
  wire \data[5][3]_i_11_n_0 ;
  wire \data[5][3]_i_12_n_0 ;
  wire \data[5][3]_i_13_n_0 ;
  wire \data[5][3]_i_2_n_0 ;
  wire \data[5][3]_i_4_n_0 ;
  wire \data[5][3]_i_5_n_0 ;
  wire \data[5][3]_i_6_n_0 ;
  wire \data[5][3]_i_7_n_0 ;
  wire \data[5][3]_i_8_n_0 ;
  wire \data[5][3]_i_9_n_0 ;
  wire \data[5][4]_i_6_n_0 ;
  wire \data[6][1]_i_1_n_0 ;
  wire \data[6][2]_i_1_n_0 ;
  wire \data[6][3]_i_1_n_0 ;
  wire \data[6][3]_i_2_n_0 ;
  wire \data[6][3]_i_3_n_0 ;
  wire \data[6][5]_i_1_n_0 ;
  wire \data[6][5]_i_2_n_0 ;
  wire \data[6][5]_i_3_n_0 ;
  wire \data[6][6]_i_1_n_0 ;
  wire \data[6][7]_i_1_n_0 ;
  wire \data[6][7]_i_2_n_0 ;
  wire \data[6][7]_i_4_n_0 ;
  wire \data[6][7]_i_5_n_0 ;
  wire \data[6][7]_i_6_n_0 ;
  wire \data[6][7]_i_7_n_0 ;
  wire \data[6][7]_i_8_n_0 ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][0]_3 ;
  wire \data_reg[0][3]_0 ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][4]_1 ;
  wire \data_reg[0][5]_0 ;
  wire \data_reg[0][6]_0 ;
  wire [3:0]\data_reg[0][7]_0 ;
  wire \data_reg[0][7]_1 ;
  wire [3:1]\data_reg[0]_1 ;
  wire [0:0]\data_reg[10][0]_0 ;
  wire [7:0]\data_reg[10]_57 ;
  wire [0:0]\data_reg[11][0]_0 ;
  wire [7:0]\data_reg[11]_56 ;
  wire [0:0]\data_reg[12][0]_0 ;
  wire [7:0]\data_reg[12]_55 ;
  wire [0:0]\data_reg[13][0]_0 ;
  wire [7:0]\data_reg[13]_54 ;
  wire [0:0]\data_reg[14][0]_0 ;
  wire [7:0]\data_reg[14]_53 ;
  wire [0:0]\data_reg[15][0]_0 ;
  wire [7:0]\data_reg[15]_52 ;
  wire [0:0]\data_reg[16][0]_0 ;
  wire [7:0]\data_reg[16]_51 ;
  wire [0:0]\data_reg[17][0]_0 ;
  wire [7:0]\data_reg[17]_50 ;
  wire [0:0]\data_reg[18][0]_0 ;
  wire [7:0]\data_reg[18]_49 ;
  wire [0:0]\data_reg[19][0]_0 ;
  wire [7:0]\data_reg[19]_48 ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][0]_2 ;
  wire \data_reg[1][3]_0 ;
  wire \data_reg[1][4]_0 ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][5]_1 ;
  wire \data_reg[1][6]_0 ;
  wire \data_reg[1][6]_1 ;
  wire [3:0]\data_reg[1][7]_0 ;
  wire \data_reg[1][7]_1 ;
  wire [3:1]\data_reg[1]_0 ;
  wire [0:0]\data_reg[20][0]_0 ;
  wire [7:0]\data_reg[20]_47 ;
  wire [0:0]\data_reg[21][0]_0 ;
  wire [7:0]\data_reg[21]_46 ;
  wire [0:0]\data_reg[22][0]_0 ;
  wire [7:0]\data_reg[22]_45 ;
  wire [0:0]\data_reg[23][0]_0 ;
  wire [7:0]\data_reg[23]_44 ;
  wire [0:0]\data_reg[24][0]_0 ;
  wire [7:0]\data_reg[24]_43 ;
  wire [0:0]\data_reg[25][0]_0 ;
  wire [7:0]\data_reg[25]_42 ;
  wire \data_reg[26]0 ;
  wire \data_reg[26][0]_0 ;
  wire [7:0]\data_reg[26]_41 ;
  wire [0:0]\data_reg[27][0]_0 ;
  wire [7:0]\data_reg[27]_40 ;
  wire \data_reg[28]0 ;
  wire \data_reg[28][0]_0 ;
  wire [7:0]\data_reg[28]_39 ;
  wire [0:0]\data_reg[29][0]_0 ;
  wire [7:0]\data_reg[29]_38 ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][0]_2 ;
  wire \data_reg[2][1]_0 ;
  wire \data_reg[2][2]_0 ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][4]_3 ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][5]_1 ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][6]_1 ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[2][7]_1 ;
  wire [0:0]\data_reg[30][0]_0 ;
  wire [7:0]\data_reg[30]_37 ;
  wire [0:0]\data_reg[31][0]_0 ;
  wire [7:0]\data_reg[31]_36 ;
  wire [0:0]\data_reg[32][0]_0 ;
  wire [7:0]\data_reg[32]_35 ;
  wire [0:0]\data_reg[33][0]_0 ;
  wire [7:0]\data_reg[33]_34 ;
  wire [0:0]\data_reg[34][0]_0 ;
  wire [7:0]\data_reg[34]_33 ;
  wire [0:0]\data_reg[35][0]_0 ;
  wire [7:0]\data_reg[35]_32 ;
  wire [0:0]\data_reg[36][0]_0 ;
  wire [7:0]\data_reg[36]_31 ;
  wire [0:0]\data_reg[37][0]_0 ;
  wire [7:0]\data_reg[37]_30 ;
  wire [0:0]\data_reg[38][0]_0 ;
  wire [7:0]\data_reg[38]_29 ;
  wire [0:0]\data_reg[39][0]_0 ;
  wire [7:0]\data_reg[39]_28 ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][0]_1 ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][1]_1 ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][2]_1 ;
  wire \data_reg[3][5]_0 ;
  wire [7:3]\data_reg[3]_3 ;
  wire [0:0]\data_reg[40][0]_0 ;
  wire [7:0]\data_reg[40]_27 ;
  wire [0:0]\data_reg[41][0]_0 ;
  wire [7:0]\data_reg[41]_26 ;
  wire [0:0]\data_reg[42][0]_0 ;
  wire [7:0]\data_reg[42]_25 ;
  wire [0:0]\data_reg[43][0]_0 ;
  wire [7:0]\data_reg[43]_24 ;
  wire [0:0]\data_reg[44][0]_0 ;
  wire [7:0]\data_reg[44]_23 ;
  wire [0:0]\data_reg[45][0]_0 ;
  wire [7:0]\data_reg[45]_22 ;
  wire [0:0]\data_reg[46][0]_0 ;
  wire [7:0]\data_reg[46]_21 ;
  wire [0:0]\data_reg[47][0]_0 ;
  wire [7:0]\data_reg[47]_20 ;
  wire [0:0]\data_reg[48][0]_0 ;
  wire [7:0]\data_reg[48]_19 ;
  wire [0:0]\data_reg[49][0]_0 ;
  wire [7:0]\data_reg[49]_18 ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][0]_1 ;
  wire \data_reg[4][1]_0 ;
  wire \data_reg[4][2]_0 ;
  wire \data_reg[4][3]_0 ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][4]_2 ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][5]_1 ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][6]_1 ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[4][7]_1 ;
  wire [0:0]\data_reg[50][0]_0 ;
  wire [7:0]\data_reg[50]_17 ;
  wire [0:0]\data_reg[51][0]_0 ;
  wire [7:0]\data_reg[51]_16 ;
  wire [0:0]\data_reg[52][0]_0 ;
  wire [7:0]\data_reg[52]_15 ;
  wire [0:0]\data_reg[53][0]_0 ;
  wire [7:0]\data_reg[53]_14 ;
  wire [0:0]\data_reg[54][0]_0 ;
  wire [7:0]\data_reg[54]_13 ;
  wire [0:0]\data_reg[55][0]_0 ;
  wire [7:0]\data_reg[55]_12 ;
  wire [0:0]\data_reg[56][0]_0 ;
  wire [7:0]\data_reg[56]_11 ;
  wire [0:0]\data_reg[57][0]_0 ;
  wire [7:0]\data_reg[57]_10 ;
  wire [0:0]\data_reg[58][0]_0 ;
  wire [7:0]\data_reg[58]_9 ;
  wire [0:0]\data_reg[59][0]_0 ;
  wire [7:0]\data_reg[59]_8 ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][0]_2 ;
  wire \data_reg[5][2]_0 ;
  wire \data_reg[5][3]_0 ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][4]_2 ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][5]_1 ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][6]_1 ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[5][7]_1 ;
  wire [0:0]\data_reg[60][0]_0 ;
  wire [7:0]\data_reg[60]_7 ;
  wire [0:0]\data_reg[61][0]_0 ;
  wire [7:0]\data_reg[61]_6 ;
  wire [0:0]\data_reg[62][0]_0 ;
  wire [7:0]\data_reg[62]_5 ;
  wire [7:0]\data_reg[63]_4 ;
  wire \data_reg[6][0]_0 ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire [1:0]\data_reg[6][4]_1 ;
  wire \data_reg[6][6]_0 ;
  wire \data_reg[6][6]_1 ;
  wire [2:0]\data_reg[6][7]_0 ;
  wire [7:1]\data_reg[6]_2 ;
  wire [0:0]\data_reg[7][0]_0 ;
  wire [7:0]\data_reg[7]_60 ;
  wire [0:0]\data_reg[8][0]_0 ;
  wire [7:0]\data_reg[8]_59 ;
  wire [0:0]\data_reg[9][0]_0 ;
  wire [7:0]\data_reg[9]_58 ;
  wire \data_reg_n_0_[2][1] ;
  wire \data_reg_n_0_[2][2] ;
  wire \data_reg_n_0_[2][3] ;
  wire \data_reg_n_0_[4][1] ;
  wire \data_reg_n_0_[4][2] ;
  wire \data_reg_n_0_[4][3] ;
  wire \data_reg_n_0_[5][1] ;
  wire \data_reg_n_0_[5][2] ;
  wire \data_reg_n_0_[5][3] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [5:0]last_rd_reg;
  wire [6:0]p_0_in;
  wire \rd_data_o[0]_i_14_n_0 ;
  wire \rd_data_o[0]_i_15_n_0 ;
  wire \rd_data_o[0]_i_16_n_0 ;
  wire \rd_data_o[0]_i_17_n_0 ;
  wire \rd_data_o[0]_i_18_n_0 ;
  wire \rd_data_o[0]_i_19_n_0 ;
  wire \rd_data_o[0]_i_1_n_0 ;
  wire \rd_data_o[0]_i_20_n_0 ;
  wire \rd_data_o[0]_i_21_n_0 ;
  wire \rd_data_o[0]_i_22_n_0 ;
  wire \rd_data_o[0]_i_23_n_0 ;
  wire \rd_data_o[0]_i_24_n_0 ;
  wire \rd_data_o[0]_i_25_n_0 ;
  wire \rd_data_o[0]_i_26_n_0 ;
  wire \rd_data_o[0]_i_27_n_0 ;
  wire \rd_data_o[0]_i_28_n_0 ;
  wire \rd_data_o[0]_i_29_n_0 ;
  wire \rd_data_o[1]_i_14_n_0 ;
  wire \rd_data_o[1]_i_15_n_0 ;
  wire \rd_data_o[1]_i_16_n_0 ;
  wire \rd_data_o[1]_i_17_n_0 ;
  wire \rd_data_o[1]_i_18_n_0 ;
  wire \rd_data_o[1]_i_19_n_0 ;
  wire \rd_data_o[1]_i_1_n_0 ;
  wire \rd_data_o[1]_i_20_n_0 ;
  wire \rd_data_o[1]_i_21_n_0 ;
  wire \rd_data_o[1]_i_22_n_0 ;
  wire \rd_data_o[1]_i_23_n_0 ;
  wire \rd_data_o[1]_i_24_n_0 ;
  wire \rd_data_o[1]_i_25_n_0 ;
  wire \rd_data_o[1]_i_26_n_0 ;
  wire \rd_data_o[1]_i_27_n_0 ;
  wire \rd_data_o[1]_i_28_n_0 ;
  wire \rd_data_o[1]_i_29_n_0 ;
  wire \rd_data_o[2]_i_14_n_0 ;
  wire \rd_data_o[2]_i_15_n_0 ;
  wire \rd_data_o[2]_i_16_n_0 ;
  wire \rd_data_o[2]_i_17_n_0 ;
  wire \rd_data_o[2]_i_18_n_0 ;
  wire \rd_data_o[2]_i_19_n_0 ;
  wire \rd_data_o[2]_i_1_n_0 ;
  wire \rd_data_o[2]_i_20_n_0 ;
  wire \rd_data_o[2]_i_21_n_0 ;
  wire \rd_data_o[2]_i_22_n_0 ;
  wire \rd_data_o[2]_i_23_n_0 ;
  wire \rd_data_o[2]_i_24_n_0 ;
  wire \rd_data_o[2]_i_25_n_0 ;
  wire \rd_data_o[2]_i_26_n_0 ;
  wire \rd_data_o[2]_i_27_n_0 ;
  wire \rd_data_o[2]_i_28_n_0 ;
  wire \rd_data_o[2]_i_29_n_0 ;
  wire \rd_data_o[3]_i_14_n_0 ;
  wire \rd_data_o[3]_i_15_n_0 ;
  wire \rd_data_o[3]_i_16_n_0 ;
  wire \rd_data_o[3]_i_17_n_0 ;
  wire \rd_data_o[3]_i_18_n_0 ;
  wire \rd_data_o[3]_i_19_n_0 ;
  wire \rd_data_o[3]_i_1_n_0 ;
  wire \rd_data_o[3]_i_20_n_0 ;
  wire \rd_data_o[3]_i_21_n_0 ;
  wire \rd_data_o[3]_i_22_n_0 ;
  wire \rd_data_o[3]_i_23_n_0 ;
  wire \rd_data_o[3]_i_24_n_0 ;
  wire \rd_data_o[3]_i_25_n_0 ;
  wire \rd_data_o[3]_i_26_n_0 ;
  wire \rd_data_o[3]_i_27_n_0 ;
  wire \rd_data_o[3]_i_28_n_0 ;
  wire \rd_data_o[3]_i_29_n_0 ;
  wire \rd_data_o[4]_i_14_n_0 ;
  wire \rd_data_o[4]_i_15_n_0 ;
  wire \rd_data_o[4]_i_16_n_0 ;
  wire \rd_data_o[4]_i_17_n_0 ;
  wire \rd_data_o[4]_i_18_n_0 ;
  wire \rd_data_o[4]_i_19_n_0 ;
  wire \rd_data_o[4]_i_1_n_0 ;
  wire \rd_data_o[4]_i_20_n_0 ;
  wire \rd_data_o[4]_i_21_n_0 ;
  wire \rd_data_o[4]_i_22_n_0 ;
  wire \rd_data_o[4]_i_23_n_0 ;
  wire \rd_data_o[4]_i_24_n_0 ;
  wire \rd_data_o[4]_i_25_n_0 ;
  wire \rd_data_o[4]_i_26_n_0 ;
  wire \rd_data_o[4]_i_27_n_0 ;
  wire \rd_data_o[4]_i_28_n_0 ;
  wire \rd_data_o[4]_i_29_n_0 ;
  wire \rd_data_o[5]_i_14_n_0 ;
  wire \rd_data_o[5]_i_15_n_0 ;
  wire \rd_data_o[5]_i_16_n_0 ;
  wire \rd_data_o[5]_i_17_n_0 ;
  wire \rd_data_o[5]_i_18_n_0 ;
  wire \rd_data_o[5]_i_19_n_0 ;
  wire \rd_data_o[5]_i_1_n_0 ;
  wire \rd_data_o[5]_i_20_n_0 ;
  wire \rd_data_o[5]_i_21_n_0 ;
  wire \rd_data_o[5]_i_22_n_0 ;
  wire \rd_data_o[5]_i_23_n_0 ;
  wire \rd_data_o[5]_i_24_n_0 ;
  wire \rd_data_o[5]_i_25_n_0 ;
  wire \rd_data_o[5]_i_26_n_0 ;
  wire \rd_data_o[5]_i_27_n_0 ;
  wire \rd_data_o[5]_i_28_n_0 ;
  wire \rd_data_o[5]_i_29_n_0 ;
  wire \rd_data_o[6]_i_14_n_0 ;
  wire \rd_data_o[6]_i_15_n_0 ;
  wire \rd_data_o[6]_i_16_n_0 ;
  wire \rd_data_o[6]_i_17_n_0 ;
  wire \rd_data_o[6]_i_18_n_0 ;
  wire \rd_data_o[6]_i_19_n_0 ;
  wire \rd_data_o[6]_i_1_n_0 ;
  wire \rd_data_o[6]_i_20_n_0 ;
  wire \rd_data_o[6]_i_21_n_0 ;
  wire \rd_data_o[6]_i_22_n_0 ;
  wire \rd_data_o[6]_i_23_n_0 ;
  wire \rd_data_o[6]_i_24_n_0 ;
  wire \rd_data_o[6]_i_25_n_0 ;
  wire \rd_data_o[6]_i_26_n_0 ;
  wire \rd_data_o[6]_i_27_n_0 ;
  wire \rd_data_o[6]_i_28_n_0 ;
  wire \rd_data_o[6]_i_29_n_0 ;
  wire \rd_data_o[7]_i_17_n_0 ;
  wire \rd_data_o[7]_i_18_n_0 ;
  wire \rd_data_o[7]_i_19_n_0 ;
  wire \rd_data_o[7]_i_1_n_0 ;
  wire \rd_data_o[7]_i_20_n_0 ;
  wire \rd_data_o[7]_i_21_n_0 ;
  wire \rd_data_o[7]_i_22_n_0 ;
  wire \rd_data_o[7]_i_23_n_0 ;
  wire \rd_data_o[7]_i_24_n_0 ;
  wire \rd_data_o[7]_i_25_n_0 ;
  wire \rd_data_o[7]_i_26_n_0 ;
  wire \rd_data_o[7]_i_27_n_0 ;
  wire \rd_data_o[7]_i_28_n_0 ;
  wire \rd_data_o[7]_i_29_n_0 ;
  wire \rd_data_o[7]_i_2_n_0 ;
  wire \rd_data_o[7]_i_30_n_0 ;
  wire \rd_data_o[7]_i_31_n_0 ;
  wire \rd_data_o[7]_i_32_n_0 ;
  wire \rd_data_o[7]_i_3_n_0 ;
  wire \rd_data_o[7]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_10_n_0 ;
  wire \rd_data_o_reg[0]_i_11_n_0 ;
  wire \rd_data_o_reg[0]_i_12_n_0 ;
  wire \rd_data_o_reg[0]_i_13_n_0 ;
  wire \rd_data_o_reg[0]_i_2_n_0 ;
  wire \rd_data_o_reg[0]_i_3_n_0 ;
  wire \rd_data_o_reg[0]_i_4_n_0 ;
  wire \rd_data_o_reg[0]_i_5_n_0 ;
  wire \rd_data_o_reg[0]_i_6_n_0 ;
  wire \rd_data_o_reg[0]_i_7_n_0 ;
  wire \rd_data_o_reg[0]_i_8_n_0 ;
  wire \rd_data_o_reg[0]_i_9_n_0 ;
  wire \rd_data_o_reg[1]_i_10_n_0 ;
  wire \rd_data_o_reg[1]_i_11_n_0 ;
  wire \rd_data_o_reg[1]_i_12_n_0 ;
  wire \rd_data_o_reg[1]_i_13_n_0 ;
  wire \rd_data_o_reg[1]_i_2_n_0 ;
  wire \rd_data_o_reg[1]_i_3_n_0 ;
  wire \rd_data_o_reg[1]_i_4_n_0 ;
  wire \rd_data_o_reg[1]_i_5_n_0 ;
  wire \rd_data_o_reg[1]_i_6_n_0 ;
  wire \rd_data_o_reg[1]_i_7_n_0 ;
  wire \rd_data_o_reg[1]_i_8_n_0 ;
  wire \rd_data_o_reg[1]_i_9_n_0 ;
  wire \rd_data_o_reg[2]_i_10_n_0 ;
  wire \rd_data_o_reg[2]_i_11_n_0 ;
  wire \rd_data_o_reg[2]_i_12_n_0 ;
  wire \rd_data_o_reg[2]_i_13_n_0 ;
  wire \rd_data_o_reg[2]_i_2_n_0 ;
  wire \rd_data_o_reg[2]_i_3_n_0 ;
  wire \rd_data_o_reg[2]_i_4_n_0 ;
  wire \rd_data_o_reg[2]_i_5_n_0 ;
  wire \rd_data_o_reg[2]_i_6_n_0 ;
  wire \rd_data_o_reg[2]_i_7_n_0 ;
  wire \rd_data_o_reg[2]_i_8_n_0 ;
  wire \rd_data_o_reg[2]_i_9_n_0 ;
  wire \rd_data_o_reg[3]_i_10_n_0 ;
  wire \rd_data_o_reg[3]_i_11_n_0 ;
  wire \rd_data_o_reg[3]_i_12_n_0 ;
  wire \rd_data_o_reg[3]_i_13_n_0 ;
  wire \rd_data_o_reg[3]_i_2_n_0 ;
  wire \rd_data_o_reg[3]_i_3_n_0 ;
  wire \rd_data_o_reg[3]_i_4_n_0 ;
  wire \rd_data_o_reg[3]_i_5_n_0 ;
  wire \rd_data_o_reg[3]_i_6_n_0 ;
  wire \rd_data_o_reg[3]_i_7_n_0 ;
  wire \rd_data_o_reg[3]_i_8_n_0 ;
  wire \rd_data_o_reg[3]_i_9_n_0 ;
  wire \rd_data_o_reg[4]_i_10_n_0 ;
  wire \rd_data_o_reg[4]_i_11_n_0 ;
  wire \rd_data_o_reg[4]_i_12_n_0 ;
  wire \rd_data_o_reg[4]_i_13_n_0 ;
  wire \rd_data_o_reg[4]_i_2_n_0 ;
  wire \rd_data_o_reg[4]_i_3_n_0 ;
  wire \rd_data_o_reg[4]_i_4_n_0 ;
  wire \rd_data_o_reg[4]_i_5_n_0 ;
  wire \rd_data_o_reg[4]_i_6_n_0 ;
  wire \rd_data_o_reg[4]_i_7_n_0 ;
  wire \rd_data_o_reg[4]_i_8_n_0 ;
  wire \rd_data_o_reg[4]_i_9_n_0 ;
  wire \rd_data_o_reg[5]_i_10_n_0 ;
  wire \rd_data_o_reg[5]_i_11_n_0 ;
  wire \rd_data_o_reg[5]_i_12_n_0 ;
  wire \rd_data_o_reg[5]_i_13_n_0 ;
  wire \rd_data_o_reg[5]_i_2_n_0 ;
  wire \rd_data_o_reg[5]_i_3_n_0 ;
  wire \rd_data_o_reg[5]_i_4_n_0 ;
  wire \rd_data_o_reg[5]_i_5_n_0 ;
  wire \rd_data_o_reg[5]_i_6_n_0 ;
  wire \rd_data_o_reg[5]_i_7_n_0 ;
  wire \rd_data_o_reg[5]_i_8_n_0 ;
  wire \rd_data_o_reg[5]_i_9_n_0 ;
  wire \rd_data_o_reg[6]_i_10_n_0 ;
  wire \rd_data_o_reg[6]_i_11_n_0 ;
  wire \rd_data_o_reg[6]_i_12_n_0 ;
  wire \rd_data_o_reg[6]_i_13_n_0 ;
  wire \rd_data_o_reg[6]_i_2_n_0 ;
  wire \rd_data_o_reg[6]_i_3_n_0 ;
  wire \rd_data_o_reg[6]_i_4_n_0 ;
  wire \rd_data_o_reg[6]_i_5_n_0 ;
  wire \rd_data_o_reg[6]_i_6_n_0 ;
  wire \rd_data_o_reg[6]_i_7_n_0 ;
  wire \rd_data_o_reg[6]_i_8_n_0 ;
  wire \rd_data_o_reg[6]_i_9_n_0 ;
  wire \rd_data_o_reg[7]_i_10_n_0 ;
  wire \rd_data_o_reg[7]_i_11_n_0 ;
  wire \rd_data_o_reg[7]_i_12_n_0 ;
  wire \rd_data_o_reg[7]_i_13_n_0 ;
  wire \rd_data_o_reg[7]_i_14_n_0 ;
  wire \rd_data_o_reg[7]_i_15_n_0 ;
  wire \rd_data_o_reg[7]_i_16_n_0 ;
  wire \rd_data_o_reg[7]_i_5_n_0 ;
  wire \rd_data_o_reg[7]_i_6_n_0 ;
  wire \rd_data_o_reg[7]_i_7_n_0 ;
  wire \rd_data_o_reg[7]_i_8_n_0 ;
  wire \rd_data_o_reg[7]_i_9_n_0 ;
  wire \refresh[5]_i_1_n_0 ;
  wire \refresh[5]_i_3_n_0 ;
  wire \refresh[5]_i_4_n_0 ;
  wire \refresh[5]_i_5_n_0 ;
  wire \refresh[5]_i_6_n_0 ;
  wire \refresh[5]_i_7_n_0 ;
  wire [5:2]refresh_reg;
  wire \refresh_reg[1]_0 ;
  wire [0:0]\refresh_reg[3]_0 ;
  wire \refresh_reg[6]_inv_0 ;
  wire [7:0]registers_0_rd_data_o;
  wire [5:0]rtc_0_rd_reg_o;
  wire sda_o_i_11_n_0;
  wire sda_o_i_12_n_0;
  wire [2:0]sda_o_i_2;
  wire \seccnt[0]_i_1_n_0 ;
  wire \seccnt[0]_i_3_n_0 ;
  wire [31:8]seccnt_reg;
  wire \seccnt_reg[0]_i_2_n_0 ;
  wire \seccnt_reg[0]_i_2_n_1 ;
  wire \seccnt_reg[0]_i_2_n_2 ;
  wire \seccnt_reg[0]_i_2_n_3 ;
  wire \seccnt_reg[0]_i_2_n_4 ;
  wire \seccnt_reg[0]_i_2_n_5 ;
  wire \seccnt_reg[0]_i_2_n_6 ;
  wire \seccnt_reg[0]_i_2_n_7 ;
  wire \seccnt_reg[12]_i_1_n_0 ;
  wire \seccnt_reg[12]_i_1_n_1 ;
  wire \seccnt_reg[12]_i_1_n_2 ;
  wire \seccnt_reg[12]_i_1_n_3 ;
  wire \seccnt_reg[12]_i_1_n_4 ;
  wire \seccnt_reg[12]_i_1_n_5 ;
  wire \seccnt_reg[12]_i_1_n_6 ;
  wire \seccnt_reg[12]_i_1_n_7 ;
  wire \seccnt_reg[16]_i_1_n_0 ;
  wire \seccnt_reg[16]_i_1_n_1 ;
  wire \seccnt_reg[16]_i_1_n_2 ;
  wire \seccnt_reg[16]_i_1_n_3 ;
  wire \seccnt_reg[16]_i_1_n_4 ;
  wire \seccnt_reg[16]_i_1_n_5 ;
  wire \seccnt_reg[16]_i_1_n_6 ;
  wire \seccnt_reg[16]_i_1_n_7 ;
  wire \seccnt_reg[20]_i_1_n_0 ;
  wire \seccnt_reg[20]_i_1_n_1 ;
  wire \seccnt_reg[20]_i_1_n_2 ;
  wire \seccnt_reg[20]_i_1_n_3 ;
  wire \seccnt_reg[20]_i_1_n_4 ;
  wire \seccnt_reg[20]_i_1_n_5 ;
  wire \seccnt_reg[20]_i_1_n_6 ;
  wire \seccnt_reg[20]_i_1_n_7 ;
  wire \seccnt_reg[24]_i_1_n_0 ;
  wire \seccnt_reg[24]_i_1_n_1 ;
  wire \seccnt_reg[24]_i_1_n_2 ;
  wire \seccnt_reg[24]_i_1_n_3 ;
  wire \seccnt_reg[24]_i_1_n_4 ;
  wire \seccnt_reg[24]_i_1_n_5 ;
  wire \seccnt_reg[24]_i_1_n_6 ;
  wire \seccnt_reg[24]_i_1_n_7 ;
  wire \seccnt_reg[28]_i_1_n_1 ;
  wire \seccnt_reg[28]_i_1_n_2 ;
  wire \seccnt_reg[28]_i_1_n_3 ;
  wire \seccnt_reg[28]_i_1_n_4 ;
  wire \seccnt_reg[28]_i_1_n_5 ;
  wire \seccnt_reg[28]_i_1_n_6 ;
  wire \seccnt_reg[28]_i_1_n_7 ;
  wire \seccnt_reg[4]_i_1_n_0 ;
  wire \seccnt_reg[4]_i_1_n_1 ;
  wire \seccnt_reg[4]_i_1_n_2 ;
  wire \seccnt_reg[4]_i_1_n_3 ;
  wire \seccnt_reg[4]_i_1_n_4 ;
  wire \seccnt_reg[4]_i_1_n_5 ;
  wire \seccnt_reg[4]_i_1_n_6 ;
  wire \seccnt_reg[4]_i_1_n_7 ;
  wire \seccnt_reg[8]_i_1_n_0 ;
  wire \seccnt_reg[8]_i_1_n_1 ;
  wire \seccnt_reg[8]_i_1_n_2 ;
  wire \seccnt_reg[8]_i_1_n_3 ;
  wire \seccnt_reg[8]_i_1_n_4 ;
  wire \seccnt_reg[8]_i_1_n_5 ;
  wire \seccnt_reg[8]_i_1_n_6 ;
  wire \seccnt_reg[8]_i_1_n_7 ;
  wire \seccnt_reg_n_0_[0] ;
  wire \seccnt_reg_n_0_[1] ;
  wire \seccnt_reg_n_0_[2] ;
  wire \seccnt_reg_n_0_[3] ;
  wire \seccnt_reg_n_0_[4] ;
  wire \seccnt_reg_n_0_[5] ;
  wire \seccnt_reg_n_0_[6] ;
  wire \seccnt_reg_n_0_[7] ;
  wire underflow;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_i_reg_6;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire \wr_data[10]_i_1_n_0 ;
  wire \wr_data[12]_i_1_n_0 ;
  wire \wr_data[13]_i_1__0_n_0 ;
  wire \wr_data[14]_i_1_n_0 ;
  wire \wr_data[14]_i_2_n_0 ;
  wire [10:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[13]_0 ;
  wire [14:0]\wr_data_reg[14]_0 ;
  wire wr_en;
  wire [3:0]\NLW__inferred__24/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW__inferred__24/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__24/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 \_inferred__24/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__24/i__carry_n_0 ,\_inferred__24/i__carry_n_1 ,\_inferred__24/i__carry_n_2 ,\_inferred__24/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \_inferred__24/i__carry__0 
       (.CI(\_inferred__24/i__carry_n_0 ),
        .CO({\NLW__inferred__24/i__carry__0_CO_UNCONNECTED [3:2],\_inferred__24/i__carry__0_n_2 ,\_inferred__24/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW__inferred__24/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'hABBAAAAAAAAAAAAA)) 
    \data[0][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(underflow),
        .O(\data[0][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[0][1]_i_2 
       (.I0(\data_reg[0][0]_0 ),
        .I1(\data_reg[0]_1 [1]),
        .I2(\data_reg[0]_1 [3]),
        .I3(\data_reg[0]_1 [2]),
        .O(\data[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[0][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[0]_1 [2]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCCC0CAAAAAAAA)) 
    \data[0][3]_i_4 
       (.I0(dout[0]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0][0]_0 ),
        .I3(\data_reg[0]_1 [1]),
        .I4(\data_reg[0]_1 [2]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[0][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[0][6]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[0][7]_0 [1]),
        .O(update_i_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000400)) 
    \data[0][6]_i_3 
       (.I0(\refresh_reg[1]_0 ),
        .I1(\data_reg[0][0]_0 ),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0]_1 [3]),
        .I4(\data_reg[0]_1 [2]),
        .I5(\data_reg[0][4]_1 ),
        .O(\data_reg[0][0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[11][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[13][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(dout[9]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[14][7]_i_3 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[15][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \data[16][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[4]),
        .I2(dout[7]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[17][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[7]),
        .I2(dout[9]),
        .I3(dout[5]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[8]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \data[18][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[9]),
        .O(\goreg_bm.dout_i_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[19][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .O(\goreg_bm.dout_i_reg[8]_6 ));
  LUT6 #(
    .INIT(64'hBEAABAAABEAABEAA)) 
    \data[1][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[1][0]_0 ),
        .I2(\data_reg[1]_0 [1]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[1]_0 [2]),
        .I5(\data_reg[1]_0 [3]),
        .O(\data[1][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[1][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[1]_0 [2]),
        .I2(\data_reg[1]_0 [1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[1][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \data[1][3]_i_1 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\data_reg[0][7]_0 [1]),
        .I2(\data_reg[0][7]_0 [0]),
        .I3(\data_reg[0][7]_0 [2]),
        .I4(\data[1][3]_i_4_n_0 ),
        .O(\data[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEEAEAAAAAAAA)) 
    \data[1][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[1]_0 [3]),
        .I2(\data_reg[1][0]_0 ),
        .I3(\data_reg[1]_0 [1]),
        .I4(\data_reg[1]_0 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[1][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \data[1][3]_i_4 
       (.I0(\data_reg[0]_1 [2]),
        .I1(\data_reg[0]_1 [3]),
        .I2(\data_reg[0]_1 [1]),
        .I3(\data_reg[0][0]_0 ),
        .I4(\refresh_reg[1]_0 ),
        .O(\data[1][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h303CAAAA)) 
    \data[1][5]_i_2 
       (.I0(dout[2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0990000009000000)) 
    \data[1][6]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(underflow),
        .I5(\data_reg[1][7]_0 [1]),
        .O(update_i_reg_3));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[1][6]_i_4 
       (.I0(\data_reg[1][0]_2 ),
        .I1(\refresh_reg[1]_0 ),
        .I2(\data[2][3]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[21][7]_i_2 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[22][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[22][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[8]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \data[26][7]_i_1 
       (.I0(\goreg_bm.dout_i_reg[10] ),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[4]),
        .I4(\goreg_bm.dout_i_reg[11]_0 ),
        .I5(\data_reg[26][0]_0 ),
        .O(\data_reg[26]0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[26][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \data[27][7]_i_2 
       (.I0(update_i_reg_5),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[6]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[28][7]_i_1 
       (.I0(dout[9]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[6]),
        .I4(update_i_reg_2),
        .I5(\data_reg[28][0]_0 ),
        .O(\data_reg[28]0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \data[2][0]_i_2 
       (.I0(\data_reg_n_0_[2][2] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][3] ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data_reg[2][2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF09900000)) 
    \data[2][1]_i_1 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(\data_reg_n_0_[2][1] ),
        .I3(\data_reg[2][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][1]_0 ),
        .O(\data[2][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00780000)) 
    \data[2][2]_i_1 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[2][3]_i_8_n_0 ),
        .I5(\data_reg[4][2]_0 ),
        .O(\data[2][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \data[2][3]_i_1 
       (.I0(\data_reg[2][0]_2 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data[2][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8BBB8B8B8B8)) 
    \data[2][3]_i_2 
       (.I0(\data_reg[6][7]_0 [0]),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][3]_i_6_n_0 ),
        .I3(\data_reg_n_0_[2][3] ),
        .I4(\data[2][3]_i_7_n_0 ),
        .I5(\data[2][3]_i_8_n_0 ),
        .O(\data[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \data[2][3]_i_4 
       (.I0(\data[4][3]_i_13_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data_reg[0][7]_0 [1]),
        .I3(\data_reg[0][7]_0 [0]),
        .I4(\data_reg[0][7]_0 [2]),
        .O(\data[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \data[2][3]_i_5 
       (.I0(\data[4][3]_i_15_n_0 ),
        .I1(Q[1]),
        .I2(refresh_reg[3]),
        .I3(refresh_reg[2]),
        .I4(update_i_reg_6),
        .I5(update_i_reg_0),
        .O(\refresh_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][3]_i_6 
       (.I0(dout[0]),
        .I1(underflow),
        .O(\data[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \data[2][3]_i_7 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg[2][0]_0 ),
        .I2(\data_reg_n_0_[2][2] ),
        .O(\data[2][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00002220)) 
    \data[2][3]_i_8 
       (.I0(underflow),
        .I1(\data[4][3]_i_5_n_0 ),
        .I2(\data[4][3]_i_16_n_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg[2][2]_0 ),
        .O(\data[2][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[2][4]_i_2 
       (.I0(dout[1]),
        .I1(underflow),
        .O(\goreg_bm.dout_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[2][4]_i_3 
       (.I0(\data_reg_n_0_[2][1] ),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][2] ),
        .I4(underflow),
        .I5(\data_reg[2][4]_0 ),
        .O(\data_reg[2][1]_0 ));
  LUT6 #(
    .INIT(64'h3D05FFFF3D050000)) 
    \data[2][5]_i_2 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][4]_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][2]_0 ),
        .I4(underflow),
        .I5(dout[2]),
        .O(\data_reg[2][4]_1 ));
  LUT6 #(
    .INIT(64'hFF77FF50FF50FF50)) 
    \data[2][5]_i_3 
       (.I0(\data[5][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[2][5]_i_4_n_0 ),
        .I3(\data_reg[2][4]_3 ),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(\goreg_bm.dout_i_reg[9]_0 ),
        .O(update_t_reg));
  LUT6 #(
    .INIT(64'hAAAAAEAAFFFFFFFF)) 
    \data[2][5]_i_4 
       (.I0(\data_reg[2][2]_0 ),
        .I1(\data[2][5]_i_6_n_0 ),
        .I2(\data_reg[2][5]_0 ),
        .I3(\data_reg[2][4]_0 ),
        .I4(\data_reg[2][6]_0 ),
        .I5(\data[4][3]_i_16_n_0 ),
        .O(\data[2][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \data[2][5]_i_6 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(\data_reg[2][0]_0 ),
        .I3(\data_reg_n_0_[2][1] ),
        .O(\data[2][5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data[30][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[32][7]_i_2 
       (.I0(\goreg_bm.dout_i_reg[12]_1 ),
        .I1(dout[9]),
        .I2(dout[7]),
        .I3(dout[4]),
        .I4(dout[5]),
        .I5(dout[6]),
        .O(\goreg_bm.dout_i_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data[34][7]_i_2 
       (.I0(\data[34][7]_i_4_n_0 ),
        .I1(dout[4]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[8]),
        .I5(underflow),
        .O(\goreg_bm.dout_i_reg[8]_8 ));
  LUT2 #(
    .INIT(4'h7)) 
    \data[34][7]_i_4 
       (.I0(dout[5]),
        .I1(dout[9]),
        .O(\data[34][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFFF)) 
    \data[35][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[8]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \data[36][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[8]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \data[36][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(underflow),
        .I4(dout[8]),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \data[37][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[5]),
        .I5(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[38][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\goreg_bm.dout_i_reg[12] ));
  LUT6 #(
    .INIT(64'h9000000090909090)) 
    \data[3][0]_i_3 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][2]_0 ),
        .I4(\data_reg[3][1]_0 ),
        .I5(\data_reg[3][0]_0 ),
        .O(update_t_reg_0));
  LUT6 #(
    .INIT(64'h0090909090000000)) 
    \data[3][2]_i_2 
       (.I0(update_i_reg_6),
        .I1(update_i_reg_0),
        .I2(underflow),
        .I3(\data_reg[3][1]_0 ),
        .I4(\data_reg[3][0]_0 ),
        .I5(\data_reg[3][2]_0 ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \data[3][2]_i_3 
       (.I0(\data[4][3]_i_5_n_0 ),
        .I1(\data[2][3]_i_4_n_0 ),
        .I2(\refresh_reg[1]_0 ),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data_reg[1][7]_0 [0]),
        .I5(\data_reg[1][7]_0 [2]),
        .O(\data_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[3][7]_i_5 
       (.I0(underflow),
        .I1(dout[4]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[7]),
        .O(\guf.guf1.underflow_i_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[3][7]_i_6 
       (.I0(dout[8]),
        .I1(dout[9]),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[40][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[5]),
        .O(\goreg_bm.dout_i_reg[12]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[42][7]_i_3 
       (.I0(dout[4]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \data[45][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_2 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \data[46][7]_i_2 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(\guf.guf1.underflow_i_reg_0 ),
        .I5(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \data[47][7]_i_3 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(update_i_reg_0),
        .I3(update_i_reg_6),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[48][7]_i_3 
       (.I0(underflow),
        .I1(dout[5]),
        .I2(dout[4]),
        .O(\guf.guf1.underflow_i_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[49][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hABAAABAAAAAAABAA)) 
    \data[4][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data[4][1]_i_3_n_0 ),
        .I2(\data_reg[6][0]_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .I5(\data[4][3]_i_9_n_0 ),
        .O(\data[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][1]_i_3 
       (.I0(underflow),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEAAAAAAAAAAA)) 
    \data[4][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\guf.guf1.underflow_i_reg_2 ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][1] ),
        .I4(\data_reg_n_0_[4][2] ),
        .I5(\data_reg[5][2]_0 ),
        .O(\data[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \data[4][2]_i_3 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \data[4][3]_i_1 
       (.I0(\data_reg[4][3]_0 ),
        .I1(\data_reg[1][7]_0 [2]),
        .I2(\data_reg[1][7]_0 [0]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(\data[4][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[4][3]_i_12 
       (.I0(\data_reg[0][7]_0 [1]),
        .I1(\data_reg[0][7]_0 [0]),
        .I2(\data_reg[0][7]_0 [2]),
        .O(\data[4][3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[4][3]_i_13 
       (.I0(\data_reg[1][0]_0 ),
        .I1(\data_reg[1]_0 [1]),
        .I2(\data_reg[1]_0 [3]),
        .I3(\data_reg[1]_0 [2]),
        .O(\data[4][3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[4][3]_i_14 
       (.I0(Q[1]),
        .I1(refresh_reg[3]),
        .I2(refresh_reg[2]),
        .O(\data[4][3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \data[4][3]_i_15 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(underflow),
        .O(\data[4][3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \data[4][3]_i_16 
       (.I0(\data_reg_n_0_[2][3] ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(\data_reg_n_0_[2][2] ),
        .I3(\data_reg[2][6]_0 ),
        .I4(\data_reg[2][4]_0 ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data[4][3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \data[4][3]_i_17 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[4][3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \data[4][3]_i_18 
       (.I0(\data[5][3]_i_8_n_0 ),
        .I1(\data_reg[5][5]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[4][3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \data[4][3]_i_19 
       (.I0(\data_reg[4][0]_0 ),
        .I1(\data[5][3]_i_11_n_0 ),
        .I2(\data[5][3]_i_10_n_0 ),
        .I3(\data_reg[5][7]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\data[4][3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10100010)) 
    \data[4][3]_i_2 
       (.I0(\data[4][3]_i_6_n_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[5][2]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(\data[4][3]_i_9_n_0 ),
        .I5(\data_reg[1][3]_0 ),
        .O(\data[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \data[4][3]_i_20 
       (.I0(\data_reg[4][6]_0 ),
        .I1(\data_reg[4][7]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .I3(\data_reg[4][4]_0 ),
        .I4(\data_reg_n_0_[4][3] ),
        .O(\data[4][3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[4][3]_i_4 
       (.I0(\data[4][3]_i_12_n_0 ),
        .I1(\data[0][1]_i_2_n_0 ),
        .I2(\data[4][3]_i_13_n_0 ),
        .I3(\data_reg[6][0]_0 ),
        .I4(\data[4][3]_i_14_n_0 ),
        .I5(\data[4][3]_i_15_n_0 ),
        .O(\data[4][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5500550055005530)) 
    \data[4][3]_i_5 
       (.I0(\data[4][3]_i_16_n_0 ),
        .I1(\data_reg[2][6]_0 ),
        .I2(\data_reg[2][4]_0 ),
        .I3(\data_reg[2][5]_0 ),
        .I4(\data_reg_n_0_[2][3] ),
        .I5(\data[2][3]_i_7_n_0 ),
        .O(\data[4][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h807FFFFF)) 
    \data[4][3]_i_6 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg_n_0_[4][3] ),
        .I4(underflow),
        .O(\data[4][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h15005555)) 
    \data[4][3]_i_8 
       (.I0(\_inferred__24/i__carry__0_n_2 ),
        .I1(\data[4][3]_i_17_n_0 ),
        .I2(\data[4][3]_i_18_n_0 ),
        .I3(\data[4][3]_i_19_n_0 ),
        .I4(\data[4][3]_i_20_n_0 ),
        .O(\data_reg[5][2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data[4][3]_i_9 
       (.I0(\data_reg_n_0_[4][1] ),
        .I1(\data_reg_n_0_[4][2] ),
        .I2(\data_reg[4][0]_0 ),
        .O(\data[4][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A3A0A0A)) 
    \data[4][4]_i_2 
       (.I0(dout[1]),
        .I1(\data_reg[4][4]_0 ),
        .I2(underflow),
        .I3(\_inferred__24/i__carry__0_n_2 ),
        .I4(\data[5][3]_i_4_n_0 ),
        .I5(\data[5][3]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[4] ));
  LUT6 #(
    .INIT(64'hABAAAAAAABAAABAA)) 
    \data[4][5]_i_2 
       (.I0(\data[6][5]_i_3_n_0 ),
        .I1(\data[4][5]_i_4_n_0 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[4][3]_i_19_n_0 ),
        .I5(\data[4][3]_i_20_n_0 ),
        .O(\goreg_bm.dout_i_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \data[4][5]_i_3 
       (.I0(\data[4][5]_i_5_n_0 ),
        .I1(\data_reg[4][4]_2 ),
        .I2(\_inferred__24/i__carry__0_n_2 ),
        .I3(\data[5][3]_i_4_n_0 ),
        .I4(\data[5][3]_i_5_n_0 ),
        .I5(\data[4][5]_i_7_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \data[4][5]_i_4 
       (.I0(underflow),
        .I1(\data_reg[4][4]_0 ),
        .I2(\data_reg[4][5]_0 ),
        .O(\data[4][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \data[4][5]_i_5 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[4][5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \data[4][5]_i_7 
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][0]_0 ),
        .I2(\data_reg_n_0_[4][2] ),
        .I3(\data_reg_n_0_[4][1] ),
        .O(\data[4][5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[50][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[10]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[52][7]_i_4 
       (.I0(dout[6]),
        .I1(dout[9]),
        .O(\goreg_bm.dout_i_reg[10]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \data[53][7]_i_2 
       (.I0(dout[8]),
        .I1(underflow),
        .I2(dout[6]),
        .O(\goreg_bm.dout_i_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[54][7]_i_2 
       (.I0(dout[7]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data[55][7]_i_3 
       (.I0(dout[7]),
        .I1(dout[5]),
        .I2(dout[9]),
        .I3(dout[4]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \data[56][7]_i_2 
       (.I0(dout[4]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \data[56][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[8]),
        .I2(underflow),
        .O(\goreg_bm.dout_i_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \data[57][7]_i_2 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[4]),
        .I3(dout[7]),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \data[58][7]_i_2 
       (.I0(underflow),
        .I1(update_i_reg_0),
        .I2(update_i_reg_6),
        .O(\guf.guf1.underflow_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[4]),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(\goreg_bm.dout_i_reg[10]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \data[59][7]_i_3 
       (.I0(dout[5]),
        .I1(dout[9]),
        .I2(dout[6]),
        .I3(dout[7]),
        .I4(dout[4]),
        .O(\goreg_bm.dout_i_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[59][7]_i_4 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(dout[8]),
        .I3(underflow),
        .O(update_i_reg_5));
  LUT5 #(
    .INIT(32'hBEAEAAAA)) 
    \data[5][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data[5][1]_i_2_n_0 ),
        .I4(\data[5][1]_i_3_n_0 ),
        .O(\data[5][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \data[5][1]_i_2 
       (.I0(\data_reg_n_0_[5][3] ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][4]_0 ),
        .O(\data[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444404444444444)) 
    \data[5][1]_i_3 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data[5][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \data[5][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg_n_0_[5][2] ),
        .I2(\data_reg[5][0]_0 ),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEFAAAA)) 
    \data[5][3]_i_1 
       (.I0(\data_reg[5][3]_0 ),
        .I1(\_inferred__24/i__carry__0_n_2 ),
        .I2(\data[5][3]_i_4_n_0 ),
        .I3(\data[5][3]_i_5_n_0 ),
        .I4(\data[4][3]_i_5_n_0 ),
        .I5(\data[5][3]_i_6_n_0 ),
        .O(\goreg_bm.dout_i_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \data[5][3]_i_10 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg[5][0]_0 ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[5][3]_i_11 
       (.I0(\data_reg[5][5]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][6]_0 ),
        .O(\data[5][3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \data[5][3]_i_12 
       (.I0(\data_reg[1][7]_0 [1]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [2]),
        .O(\data[5][3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \data[5][3]_i_13 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(refresh_reg[2]),
        .I3(refresh_reg[3]),
        .I4(Q[1]),
        .O(\data[5][3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[5][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][1] ),
        .I3(\data_reg[5][0]_0 ),
        .I4(\data_reg_n_0_[5][2] ),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEBFFFFFFFFFF)) 
    \data[5][3]_i_4 
       (.I0(\data_reg_n_0_[5][2] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg[5][4]_0 ),
        .I3(\data[4][3]_i_20_n_0 ),
        .I4(\data[5][3]_i_7_n_0 ),
        .I5(\data[5][3]_i_8_n_0 ),
        .O(\data[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \data[5][3]_i_5 
       (.I0(\data[4][3]_i_20_n_0 ),
        .I1(\data[5][3]_i_9_n_0 ),
        .I2(\data_reg[5][7]_0 ),
        .I3(\data[5][3]_i_10_n_0 ),
        .I4(\data[5][3]_i_11_n_0 ),
        .I5(\data_reg[4][0]_0 ),
        .O(\data[5][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data[5][3]_i_6 
       (.I0(\data[5][3]_i_12_n_0 ),
        .I1(\data[4][3]_i_15_n_0 ),
        .I2(\data[5][3]_i_13_n_0 ),
        .I3(\data[4][3]_i_13_n_0 ),
        .I4(\data[0][1]_i_2_n_0 ),
        .I5(\data[4][3]_i_12_n_0 ),
        .O(\data[5][3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[5][3]_i_7 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg[4][0]_0 ),
        .I3(\data_reg[5][6]_0 ),
        .I4(\data_reg[5][5]_0 ),
        .O(\data[5][3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \data[5][3]_i_8 
       (.I0(\data_reg[5][7]_0 ),
        .I1(\data_reg_n_0_[4][1] ),
        .I2(\data_reg_n_0_[4][2] ),
        .O(\data[5][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[5][3]_i_9 
       (.I0(\data_reg_n_0_[4][2] ),
        .I1(\data_reg_n_0_[4][1] ),
        .O(\data[5][3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555505555515555)) 
    \data[5][4]_i_4 
       (.I0(\data[5][4]_i_6_n_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg_n_0_[5][2] ),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(\data_reg_n_0_[5][1] ),
        .I5(\data_reg[5][0]_0 ),
        .O(\data_reg[5][4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \data[5][4]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data_reg_n_0_[5][3] ),
        .I3(\data_reg_n_0_[5][2] ),
        .O(\data_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \data[5][4]_i_6 
       (.I0(\guf.guf1.underflow_i_reg_0 ),
        .I1(dout[9]),
        .I2(dout[5]),
        .I3(dout[6]),
        .I4(dout[4]),
        .I5(dout[7]),
        .O(\data[5][4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[61][7]_i_4 
       (.I0(dout[4]),
        .I1(dout[7]),
        .O(\goreg_bm.dout_i_reg[8]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[61][7]_i_5 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[5]),
        .O(update_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000900)) 
    \data[62][7]_i_3 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .I2(underflow),
        .I3(dout[8]),
        .I4(dout[4]),
        .O(update_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[9]),
        .I3(dout[5]),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[63][7]_i_3 
       (.I0(dout[6]),
        .I1(dout[5]),
        .I2(dout[7]),
        .I3(dout[4]),
        .O(\goreg_bm.dout_i_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[63][7]_i_4 
       (.I0(underflow),
        .I1(dout[8]),
        .O(\guf.guf1.underflow_i_reg_3 ));
  LUT6 #(
    .INIT(64'hBEAAAEAABEAABEAA)) 
    \data[6][1]_i_1 
       (.I0(\data_reg[4][1]_0 ),
        .I1(\data_reg[6]_2 [1]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\guf.guf1.underflow_i_reg_2 ),
        .I4(\data_reg[6]_2 [2]),
        .I5(\data_reg[6]_2 [3]),
        .O(\data[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][2]_i_1 
       (.I0(\data_reg[4][2]_0 ),
        .I1(\data_reg[6]_2 [2]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B8BB)) 
    \data[6][3]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data[6][3]_i_3_n_0 ),
        .I4(\data_reg[5][2]_0 ),
        .I5(\data[6][7]_i_5_n_0 ),
        .O(\data[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBEEEEAEEAAAAAAAA)) 
    \data[6][3]_i_2 
       (.I0(\data_reg[1][3]_0 ),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[6][4]_0 [0]),
        .I4(\data_reg[6]_2 [2]),
        .I5(\guf.guf1.underflow_i_reg_2 ),
        .O(\data[6][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \data[6][3]_i_3 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(Q[0]),
        .I4(\data_reg[5][0]_1 ),
        .I5(underflow),
        .O(\data[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF606060FF60)) 
    \data[6][5]_i_1 
       (.I0(\data_reg[6][4]_0 [1]),
        .I1(\data_reg[6]_2 [5]),
        .I2(\data[6][5]_i_2_n_0 ),
        .I3(\data[6][5]_i_3_n_0 ),
        .I4(\data_reg[6][0]_0 ),
        .I5(\data_reg[6][7]_0 [1]),
        .O(\data[6][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444440444444)) 
    \data[6][5]_i_2 
       (.I0(\data_reg[6][0]_0 ),
        .I1(underflow),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [7]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [5]),
        .O(\data[6][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[6][5]_i_3 
       (.I0(dout[2]),
        .I1(underflow),
        .O(\data[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABEEEAAAA)) 
    \data[6][6]_i_1 
       (.I0(\data_reg[6][6]_1 ),
        .I1(\data_reg[6]_2 [6]),
        .I2(\data_reg[6]_2 [5]),
        .I3(\data_reg[6][4]_0 [1]),
        .I4(underflow),
        .I5(\data_reg[6][0]_0 ),
        .O(\data[6][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B8B8)) 
    \data[6][7]_i_1 
       (.I0(\data_reg[6][6]_0 ),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data[6][7]_i_4_n_0 ),
        .I3(\data_reg[5][2]_0 ),
        .I4(\data[6][7]_i_5_n_0 ),
        .I5(\data[6][7]_i_6_n_0 ),
        .O(\data[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFAEFFEAAAAEAAE)) 
    \data[6][7]_i_2 
       (.I0(\data[6][7]_i_7_n_0 ),
        .I1(dout[3]),
        .I2(update_i_reg_6),
        .I3(update_i_reg_0),
        .I4(underflow),
        .I5(\data_reg[6][7]_0 [2]),
        .O(\data[6][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \data[6][7]_i_4 
       (.I0(dout[7]),
        .I1(dout[6]),
        .I2(dout[5]),
        .I3(\guf.guf1.underflow_i_reg_0 ),
        .I4(dout[9]),
        .I5(dout[4]),
        .O(\data[6][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \data[6][7]_i_5 
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg_n_0_[5][1] ),
        .I2(\data[5][1]_i_2_n_0 ),
        .I3(\data[6][7]_i_8_n_0 ),
        .I4(\data[2][3]_i_4_n_0 ),
        .I5(\data[4][3]_i_5_n_0 ),
        .O(\data[6][7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \data[6][7]_i_6 
       (.I0(\data_reg[6]_2 [2]),
        .I1(\data_reg[6]_2 [3]),
        .I2(\data_reg[6][4]_0 [0]),
        .I3(\data_reg[6]_2 [1]),
        .I4(\data[4][3]_i_15_n_0 ),
        .O(\data[6][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0220222220000000)) 
    \data[6][7]_i_7 
       (.I0(underflow),
        .I1(\data_reg[6][0]_0 ),
        .I2(\data_reg[6]_2 [6]),
        .I3(\data_reg[6]_2 [5]),
        .I4(\data_reg[6][4]_0 [1]),
        .I5(\data_reg[6]_2 [7]),
        .O(\data[6][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \data[6][7]_i_8 
       (.I0(\data_reg[1][7]_0 [2]),
        .I1(\data_reg[1][7]_0 [0]),
        .I2(\data_reg[1][7]_0 [1]),
        .I3(refresh_reg[2]),
        .I4(refresh_reg[3]),
        .I5(Q[1]),
        .O(\data[6][7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[8][7]_i_2 
       (.I0(dout[5]),
        .I1(underflow),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[6]),
        .O(\goreg_bm.dout_i_reg[9]_3 ));
  FDRE \data_reg[0][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][0]_3 ),
        .Q(\data_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[0][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][1]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \data_reg[0][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data[0][2]_i_1_n_0 ),
        .Q(\data_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \data_reg[0][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[0][0]_2 ),
        .D(\data_reg[0][3]_0 ),
        .Q(\data_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \data_reg[0][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][4]_0 ),
        .Q(\data_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[0][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][5]_0 ),
        .Q(\data_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[0][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][6]_0 ),
        .Q(\data_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[0][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[0][7]_1 ),
        .Q(\data_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[10][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[10]_57 [0]),
        .R(1'b0));
  FDRE \data_reg[10][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[10]_57 [1]),
        .R(1'b0));
  FDRE \data_reg[10][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[10]_57 [2]),
        .R(1'b0));
  FDRE \data_reg[10][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[10]_57 [3]),
        .R(1'b0));
  FDRE \data_reg[10][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[10]_57 [4]),
        .R(1'b0));
  FDRE \data_reg[10][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[10]_57 [5]),
        .R(1'b0));
  FDRE \data_reg[10][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[10]_57 [6]),
        .R(1'b0));
  FDRE \data_reg[10][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[10][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[10]_57 [7]),
        .R(1'b0));
  FDRE \data_reg[11][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[11]_56 [0]),
        .R(1'b0));
  FDRE \data_reg[11][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[11]_56 [1]),
        .R(1'b0));
  FDRE \data_reg[11][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[11]_56 [2]),
        .R(1'b0));
  FDRE \data_reg[11][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[11]_56 [3]),
        .R(1'b0));
  FDRE \data_reg[11][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[11]_56 [4]),
        .R(1'b0));
  FDRE \data_reg[11][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[11]_56 [5]),
        .R(1'b0));
  FDRE \data_reg[11][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[11]_56 [6]),
        .R(1'b0));
  FDRE \data_reg[11][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[11][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[11]_56 [7]),
        .R(1'b0));
  FDRE \data_reg[12][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[12]_55 [0]),
        .R(1'b0));
  FDRE \data_reg[12][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[12]_55 [1]),
        .R(1'b0));
  FDRE \data_reg[12][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[12]_55 [2]),
        .R(1'b0));
  FDRE \data_reg[12][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[12]_55 [3]),
        .R(1'b0));
  FDRE \data_reg[12][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[12]_55 [4]),
        .R(1'b0));
  FDRE \data_reg[12][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[12]_55 [5]),
        .R(1'b0));
  FDRE \data_reg[12][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[12]_55 [6]),
        .R(1'b0));
  FDRE \data_reg[12][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[12][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[12]_55 [7]),
        .R(1'b0));
  FDRE \data_reg[13][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[13]_54 [0]),
        .R(1'b0));
  FDRE \data_reg[13][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[13]_54 [1]),
        .R(1'b0));
  FDRE \data_reg[13][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[13]_54 [2]),
        .R(1'b0));
  FDRE \data_reg[13][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[13]_54 [3]),
        .R(1'b0));
  FDRE \data_reg[13][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[13]_54 [4]),
        .R(1'b0));
  FDRE \data_reg[13][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[13]_54 [5]),
        .R(1'b0));
  FDRE \data_reg[13][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[13]_54 [6]),
        .R(1'b0));
  FDRE \data_reg[13][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[13][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[13]_54 [7]),
        .R(1'b0));
  FDRE \data_reg[14][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[14]_53 [0]),
        .R(1'b0));
  FDRE \data_reg[14][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[14]_53 [1]),
        .R(1'b0));
  FDRE \data_reg[14][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[14]_53 [2]),
        .R(1'b0));
  FDRE \data_reg[14][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[14]_53 [3]),
        .R(1'b0));
  FDRE \data_reg[14][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[14]_53 [4]),
        .R(1'b0));
  FDRE \data_reg[14][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[14]_53 [5]),
        .R(1'b0));
  FDRE \data_reg[14][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[14]_53 [6]),
        .R(1'b0));
  FDRE \data_reg[14][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[14][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[14]_53 [7]),
        .R(1'b0));
  FDRE \data_reg[15][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[15]_52 [0]),
        .R(1'b0));
  FDRE \data_reg[15][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[15]_52 [1]),
        .R(1'b0));
  FDRE \data_reg[15][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[15]_52 [2]),
        .R(1'b0));
  FDRE \data_reg[15][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[15]_52 [3]),
        .R(1'b0));
  FDRE \data_reg[15][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[15]_52 [4]),
        .R(1'b0));
  FDRE \data_reg[15][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[15]_52 [5]),
        .R(1'b0));
  FDRE \data_reg[15][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[15]_52 [6]),
        .R(1'b0));
  FDRE \data_reg[15][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[15][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[15]_52 [7]),
        .R(1'b0));
  FDRE \data_reg[16][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[16]_51 [0]),
        .R(1'b0));
  FDRE \data_reg[16][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[16]_51 [1]),
        .R(1'b0));
  FDRE \data_reg[16][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[16]_51 [2]),
        .R(1'b0));
  FDRE \data_reg[16][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[16]_51 [3]),
        .R(1'b0));
  FDRE \data_reg[16][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[16]_51 [4]),
        .R(1'b0));
  FDRE \data_reg[16][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[16]_51 [5]),
        .R(1'b0));
  FDRE \data_reg[16][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[16]_51 [6]),
        .R(1'b0));
  FDRE \data_reg[16][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[16][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[16]_51 [7]),
        .R(1'b0));
  FDRE \data_reg[17][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[17]_50 [0]),
        .R(1'b0));
  FDRE \data_reg[17][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[17]_50 [1]),
        .R(1'b0));
  FDRE \data_reg[17][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[17]_50 [2]),
        .R(1'b0));
  FDRE \data_reg[17][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[17]_50 [3]),
        .R(1'b0));
  FDRE \data_reg[17][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[17]_50 [4]),
        .R(1'b0));
  FDRE \data_reg[17][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[17]_50 [5]),
        .R(1'b0));
  FDRE \data_reg[17][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[17]_50 [6]),
        .R(1'b0));
  FDRE \data_reg[17][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[17][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[17]_50 [7]),
        .R(1'b0));
  FDRE \data_reg[18][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[18]_49 [0]),
        .R(1'b0));
  FDRE \data_reg[18][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[18]_49 [1]),
        .R(1'b0));
  FDRE \data_reg[18][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[18]_49 [2]),
        .R(1'b0));
  FDRE \data_reg[18][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[18]_49 [3]),
        .R(1'b0));
  FDRE \data_reg[18][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[18]_49 [4]),
        .R(1'b0));
  FDRE \data_reg[18][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[18]_49 [5]),
        .R(1'b0));
  FDRE \data_reg[18][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[18]_49 [6]),
        .R(1'b0));
  FDRE \data_reg[18][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[18][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[18]_49 [7]),
        .R(1'b0));
  FDRE \data_reg[19][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[19]_48 [0]),
        .R(1'b0));
  FDRE \data_reg[19][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[19]_48 [1]),
        .R(1'b0));
  FDRE \data_reg[19][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[19]_48 [2]),
        .R(1'b0));
  FDRE \data_reg[19][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[19]_48 [3]),
        .R(1'b0));
  FDRE \data_reg[19][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[19]_48 [4]),
        .R(1'b0));
  FDRE \data_reg[19][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[19]_48 [5]),
        .R(1'b0));
  FDRE \data_reg[19][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[19]_48 [6]),
        .R(1'b0));
  FDRE \data_reg[19][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[19][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[19]_48 [7]),
        .R(1'b0));
  FDRE \data_reg[1][0] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data_reg[1][0]_1 ),
        .Q(\data_reg[1][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[1][1] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][1]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][2] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][2]_i_1_n_0 ),
        .Q(\data_reg[1]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][3] 
       (.C(clk_peripheral),
        .CE(\data[1][3]_i_1_n_0 ),
        .D(\data[1][3]_i_2_n_0 ),
        .Q(\data_reg[1]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[1][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][4]_0 ),
        .Q(\data_reg[1][7]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[1][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][5]_1 ),
        .Q(\data_reg[1][7]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[1][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][6]_1 ),
        .Q(\data_reg[1][7]_0 [2]),
        .R(1'b0));
  FDRE \data_reg[1][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[1][7]_1 ),
        .Q(\data_reg[1][7]_0 [3]),
        .R(1'b0));
  FDRE \data_reg[20][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[20]_47 [0]),
        .R(1'b0));
  FDRE \data_reg[20][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[20]_47 [1]),
        .R(1'b0));
  FDRE \data_reg[20][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[20]_47 [2]),
        .R(1'b0));
  FDRE \data_reg[20][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[20]_47 [3]),
        .R(1'b0));
  FDRE \data_reg[20][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[20]_47 [4]),
        .R(1'b0));
  FDRE \data_reg[20][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[20]_47 [5]),
        .R(1'b0));
  FDRE \data_reg[20][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[20]_47 [6]),
        .R(1'b0));
  FDRE \data_reg[20][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[20][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[20]_47 [7]),
        .R(1'b0));
  FDRE \data_reg[21][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[21]_46 [0]),
        .R(1'b0));
  FDRE \data_reg[21][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[21]_46 [1]),
        .R(1'b0));
  FDRE \data_reg[21][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[21]_46 [2]),
        .R(1'b0));
  FDRE \data_reg[21][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[21]_46 [3]),
        .R(1'b0));
  FDRE \data_reg[21][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[21]_46 [4]),
        .R(1'b0));
  FDRE \data_reg[21][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[21]_46 [5]),
        .R(1'b0));
  FDRE \data_reg[21][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[21]_46 [6]),
        .R(1'b0));
  FDRE \data_reg[21][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[21][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[21]_46 [7]),
        .R(1'b0));
  FDRE \data_reg[22][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[22]_45 [0]),
        .R(1'b0));
  FDRE \data_reg[22][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[22]_45 [1]),
        .R(1'b0));
  FDRE \data_reg[22][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[22]_45 [2]),
        .R(1'b0));
  FDRE \data_reg[22][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[22]_45 [3]),
        .R(1'b0));
  FDRE \data_reg[22][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[22]_45 [4]),
        .R(1'b0));
  FDRE \data_reg[22][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[22]_45 [5]),
        .R(1'b0));
  FDRE \data_reg[22][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[22]_45 [6]),
        .R(1'b0));
  FDRE \data_reg[22][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[22][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[22]_45 [7]),
        .R(1'b0));
  FDRE \data_reg[23][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[23]_44 [0]),
        .R(1'b0));
  FDRE \data_reg[23][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[23]_44 [1]),
        .R(1'b0));
  FDRE \data_reg[23][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[23]_44 [2]),
        .R(1'b0));
  FDRE \data_reg[23][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[23]_44 [3]),
        .R(1'b0));
  FDRE \data_reg[23][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[23]_44 [4]),
        .R(1'b0));
  FDRE \data_reg[23][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[23]_44 [5]),
        .R(1'b0));
  FDRE \data_reg[23][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[23]_44 [6]),
        .R(1'b0));
  FDRE \data_reg[23][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[23][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[23]_44 [7]),
        .R(1'b0));
  FDRE \data_reg[24][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[24]_43 [0]),
        .R(1'b0));
  FDRE \data_reg[24][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[24]_43 [1]),
        .R(1'b0));
  FDRE \data_reg[24][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[24]_43 [2]),
        .R(1'b0));
  FDRE \data_reg[24][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[24]_43 [3]),
        .R(1'b0));
  FDRE \data_reg[24][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[24]_43 [4]),
        .R(1'b0));
  FDRE \data_reg[24][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[24]_43 [5]),
        .R(1'b0));
  FDRE \data_reg[24][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[24]_43 [6]),
        .R(1'b0));
  FDRE \data_reg[24][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[24][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[24]_43 [7]),
        .R(1'b0));
  FDRE \data_reg[25][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[25]_42 [0]),
        .R(1'b0));
  FDRE \data_reg[25][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[25]_42 [1]),
        .R(1'b0));
  FDRE \data_reg[25][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[25]_42 [2]),
        .R(1'b0));
  FDRE \data_reg[25][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[25]_42 [3]),
        .R(1'b0));
  FDRE \data_reg[25][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[25]_42 [4]),
        .R(1'b0));
  FDRE \data_reg[25][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[25]_42 [5]),
        .R(1'b0));
  FDRE \data_reg[25][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[25]_42 [6]),
        .R(1'b0));
  FDRE \data_reg[25][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[25][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[25]_42 [7]),
        .R(1'b0));
  FDRE \data_reg[26][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[0]),
        .Q(\data_reg[26]_41 [0]),
        .R(1'b0));
  FDRE \data_reg[26][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[1]),
        .Q(\data_reg[26]_41 [1]),
        .R(1'b0));
  FDRE \data_reg[26][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[2]),
        .Q(\data_reg[26]_41 [2]),
        .R(1'b0));
  FDRE \data_reg[26][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[3]),
        .Q(\data_reg[26]_41 [3]),
        .R(1'b0));
  FDRE \data_reg[26][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[4]),
        .Q(\data_reg[26]_41 [4]),
        .R(1'b0));
  FDRE \data_reg[26][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[5]),
        .Q(\data_reg[26]_41 [5]),
        .R(1'b0));
  FDRE \data_reg[26][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[6]),
        .Q(\data_reg[26]_41 [6]),
        .R(1'b0));
  FDRE \data_reg[26][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[26]0 ),
        .D(D[7]),
        .Q(\data_reg[26]_41 [7]),
        .R(1'b0));
  FDRE \data_reg[27][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[27]_40 [0]),
        .R(1'b0));
  FDRE \data_reg[27][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[27]_40 [1]),
        .R(1'b0));
  FDRE \data_reg[27][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[27]_40 [2]),
        .R(1'b0));
  FDRE \data_reg[27][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[27]_40 [3]),
        .R(1'b0));
  FDRE \data_reg[27][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[27]_40 [4]),
        .R(1'b0));
  FDRE \data_reg[27][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[27]_40 [5]),
        .R(1'b0));
  FDRE \data_reg[27][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[27]_40 [6]),
        .R(1'b0));
  FDRE \data_reg[27][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[27][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[27]_40 [7]),
        .R(1'b0));
  FDRE \data_reg[28][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[0]),
        .Q(\data_reg[28]_39 [0]),
        .R(1'b0));
  FDRE \data_reg[28][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[1]),
        .Q(\data_reg[28]_39 [1]),
        .R(1'b0));
  FDRE \data_reg[28][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[2]),
        .Q(\data_reg[28]_39 [2]),
        .R(1'b0));
  FDRE \data_reg[28][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[3]),
        .Q(\data_reg[28]_39 [3]),
        .R(1'b0));
  FDRE \data_reg[28][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[4]),
        .Q(\data_reg[28]_39 [4]),
        .R(1'b0));
  FDRE \data_reg[28][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[5]),
        .Q(\data_reg[28]_39 [5]),
        .R(1'b0));
  FDRE \data_reg[28][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[6]),
        .Q(\data_reg[28]_39 [6]),
        .R(1'b0));
  FDRE \data_reg[28][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[28]0 ),
        .D(D[7]),
        .Q(\data_reg[28]_39 [7]),
        .R(1'b0));
  FDRE \data_reg[29][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[29]_38 [0]),
        .R(1'b0));
  FDRE \data_reg[29][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[29]_38 [1]),
        .R(1'b0));
  FDRE \data_reg[29][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[29]_38 [2]),
        .R(1'b0));
  FDRE \data_reg[29][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[29]_38 [3]),
        .R(1'b0));
  FDRE \data_reg[29][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[29]_38 [4]),
        .R(1'b0));
  FDRE \data_reg[29][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[29]_38 [5]),
        .R(1'b0));
  FDRE \data_reg[29][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[29]_38 [6]),
        .R(1'b0));
  FDRE \data_reg[29][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[29][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[29]_38 [7]),
        .R(1'b0));
  FDRE \data_reg[2][0] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data_reg[2][0]_1 ),
        .Q(\data_reg[2][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][1] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][1] ),
        .R(1'b0));
  FDRE \data_reg[2][2] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[2][2] ),
        .R(1'b0));
  FDRE \data_reg[2][3] 
       (.C(clk_peripheral),
        .CE(\data[2][3]_i_1_n_0 ),
        .D(\data[2][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[2][3] ),
        .R(1'b0));
  FDRE \data_reg[2][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][4]_2 ),
        .Q(\data_reg[2][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][5]_1 ),
        .Q(\data_reg[2][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][6]_1 ),
        .Q(\data_reg[2][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[2][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[2][7]_1 ),
        .Q(\data_reg[2][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[30][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[30]_37 [0]),
        .R(1'b0));
  FDRE \data_reg[30][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[30]_37 [1]),
        .R(1'b0));
  FDRE \data_reg[30][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[30]_37 [2]),
        .R(1'b0));
  FDRE \data_reg[30][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[30]_37 [3]),
        .R(1'b0));
  FDRE \data_reg[30][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[30]_37 [4]),
        .R(1'b0));
  FDRE \data_reg[30][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[30]_37 [5]),
        .R(1'b0));
  FDRE \data_reg[30][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[30]_37 [6]),
        .R(1'b0));
  FDRE \data_reg[30][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[30][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[30]_37 [7]),
        .R(1'b0));
  FDRE \data_reg[31][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[31]_36 [0]),
        .R(1'b0));
  FDRE \data_reg[31][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[31]_36 [1]),
        .R(1'b0));
  FDRE \data_reg[31][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[31]_36 [2]),
        .R(1'b0));
  FDRE \data_reg[31][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[31]_36 [3]),
        .R(1'b0));
  FDRE \data_reg[31][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[31]_36 [4]),
        .R(1'b0));
  FDRE \data_reg[31][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[31]_36 [5]),
        .R(1'b0));
  FDRE \data_reg[31][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[31]_36 [6]),
        .R(1'b0));
  FDRE \data_reg[31][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[31][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[31]_36 [7]),
        .R(1'b0));
  FDRE \data_reg[32][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[32]_35 [0]),
        .R(1'b0));
  FDRE \data_reg[32][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[32]_35 [1]),
        .R(1'b0));
  FDRE \data_reg[32][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[32]_35 [2]),
        .R(1'b0));
  FDRE \data_reg[32][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[32]_35 [3]),
        .R(1'b0));
  FDRE \data_reg[32][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[32]_35 [4]),
        .R(1'b0));
  FDRE \data_reg[32][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[32]_35 [5]),
        .R(1'b0));
  FDRE \data_reg[32][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[32]_35 [6]),
        .R(1'b0));
  FDRE \data_reg[32][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[32][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[32]_35 [7]),
        .R(1'b0));
  FDRE \data_reg[33][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[33]_34 [0]),
        .R(1'b0));
  FDRE \data_reg[33][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[33]_34 [1]),
        .R(1'b0));
  FDRE \data_reg[33][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[33]_34 [2]),
        .R(1'b0));
  FDRE \data_reg[33][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[33]_34 [3]),
        .R(1'b0));
  FDRE \data_reg[33][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[33]_34 [4]),
        .R(1'b0));
  FDRE \data_reg[33][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[33]_34 [5]),
        .R(1'b0));
  FDRE \data_reg[33][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[33]_34 [6]),
        .R(1'b0));
  FDRE \data_reg[33][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[33][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[33]_34 [7]),
        .R(1'b0));
  FDRE \data_reg[34][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[34]_33 [0]),
        .R(1'b0));
  FDRE \data_reg[34][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[34]_33 [1]),
        .R(1'b0));
  FDRE \data_reg[34][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[34]_33 [2]),
        .R(1'b0));
  FDRE \data_reg[34][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[34]_33 [3]),
        .R(1'b0));
  FDRE \data_reg[34][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[34]_33 [4]),
        .R(1'b0));
  FDRE \data_reg[34][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[34]_33 [5]),
        .R(1'b0));
  FDRE \data_reg[34][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[34]_33 [6]),
        .R(1'b0));
  FDRE \data_reg[34][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[34][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[34]_33 [7]),
        .R(1'b0));
  FDRE \data_reg[35][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[35]_32 [0]),
        .R(1'b0));
  FDRE \data_reg[35][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[35]_32 [1]),
        .R(1'b0));
  FDRE \data_reg[35][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[35]_32 [2]),
        .R(1'b0));
  FDRE \data_reg[35][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[35]_32 [3]),
        .R(1'b0));
  FDRE \data_reg[35][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[35]_32 [4]),
        .R(1'b0));
  FDRE \data_reg[35][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[35]_32 [5]),
        .R(1'b0));
  FDRE \data_reg[35][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[35]_32 [6]),
        .R(1'b0));
  FDRE \data_reg[35][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[35][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[35]_32 [7]),
        .R(1'b0));
  FDRE \data_reg[36][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[36]_31 [0]),
        .R(1'b0));
  FDRE \data_reg[36][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[36]_31 [1]),
        .R(1'b0));
  FDRE \data_reg[36][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[36]_31 [2]),
        .R(1'b0));
  FDRE \data_reg[36][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[36]_31 [3]),
        .R(1'b0));
  FDRE \data_reg[36][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[36]_31 [4]),
        .R(1'b0));
  FDRE \data_reg[36][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[36]_31 [5]),
        .R(1'b0));
  FDRE \data_reg[36][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[36]_31 [6]),
        .R(1'b0));
  FDRE \data_reg[36][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[36][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[36]_31 [7]),
        .R(1'b0));
  FDRE \data_reg[37][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[37]_30 [0]),
        .R(1'b0));
  FDRE \data_reg[37][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[37]_30 [1]),
        .R(1'b0));
  FDRE \data_reg[37][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[37]_30 [2]),
        .R(1'b0));
  FDRE \data_reg[37][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[37]_30 [3]),
        .R(1'b0));
  FDRE \data_reg[37][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[37]_30 [4]),
        .R(1'b0));
  FDRE \data_reg[37][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[37]_30 [5]),
        .R(1'b0));
  FDRE \data_reg[37][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[37]_30 [6]),
        .R(1'b0));
  FDRE \data_reg[37][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[37][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[37]_30 [7]),
        .R(1'b0));
  FDRE \data_reg[38][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[38]_29 [0]),
        .R(1'b0));
  FDRE \data_reg[38][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[38]_29 [1]),
        .R(1'b0));
  FDRE \data_reg[38][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[38]_29 [2]),
        .R(1'b0));
  FDRE \data_reg[38][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[38]_29 [3]),
        .R(1'b0));
  FDRE \data_reg[38][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[38]_29 [4]),
        .R(1'b0));
  FDRE \data_reg[38][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[38]_29 [5]),
        .R(1'b0));
  FDRE \data_reg[38][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[38]_29 [6]),
        .R(1'b0));
  FDRE \data_reg[38][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[38][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[38]_29 [7]),
        .R(1'b0));
  FDRE \data_reg[39][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[39]_28 [0]),
        .R(1'b0));
  FDRE \data_reg[39][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[39]_28 [1]),
        .R(1'b0));
  FDRE \data_reg[39][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[39]_28 [2]),
        .R(1'b0));
  FDRE \data_reg[39][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[39]_28 [3]),
        .R(1'b0));
  FDRE \data_reg[39][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[39]_28 [4]),
        .R(1'b0));
  FDRE \data_reg[39][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[39]_28 [5]),
        .R(1'b0));
  FDRE \data_reg[39][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[39]_28 [6]),
        .R(1'b0));
  FDRE \data_reg[39][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[39][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[39]_28 [7]),
        .R(1'b0));
  FDRE \data_reg[3][0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][0]_1 ),
        .Q(\data_reg[3][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][1]_1 ),
        .Q(\data_reg[3][1]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[3][2]_1 ),
        .Q(\data_reg[3][2]_0 ),
        .R(1'b0));
  FDRE \data_reg[3][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[3]),
        .Q(\data_reg[3]_3 [3]),
        .R(1'b0));
  FDRE \data_reg[3][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[4]),
        .Q(\data_reg[3]_3 [4]),
        .R(1'b0));
  FDRE \data_reg[3][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[5]),
        .Q(\data_reg[3]_3 [5]),
        .R(1'b0));
  FDRE \data_reg[3][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[6]),
        .Q(\data_reg[3]_3 [6]),
        .R(1'b0));
  FDRE \data_reg[3][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[3][5]_0 ),
        .D(D[7]),
        .Q(\data_reg[3]_3 [7]),
        .R(1'b0));
  FDRE \data_reg[40][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[40]_27 [0]),
        .R(1'b0));
  FDRE \data_reg[40][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[40]_27 [1]),
        .R(1'b0));
  FDRE \data_reg[40][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[40]_27 [2]),
        .R(1'b0));
  FDRE \data_reg[40][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[40]_27 [3]),
        .R(1'b0));
  FDRE \data_reg[40][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[40]_27 [4]),
        .R(1'b0));
  FDRE \data_reg[40][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[40]_27 [5]),
        .R(1'b0));
  FDRE \data_reg[40][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[40]_27 [6]),
        .R(1'b0));
  FDRE \data_reg[40][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[40][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[40]_27 [7]),
        .R(1'b0));
  FDRE \data_reg[41][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[41]_26 [0]),
        .R(1'b0));
  FDRE \data_reg[41][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[41]_26 [1]),
        .R(1'b0));
  FDRE \data_reg[41][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[41]_26 [2]),
        .R(1'b0));
  FDRE \data_reg[41][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[41]_26 [3]),
        .R(1'b0));
  FDRE \data_reg[41][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[41]_26 [4]),
        .R(1'b0));
  FDRE \data_reg[41][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[41]_26 [5]),
        .R(1'b0));
  FDRE \data_reg[41][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[41]_26 [6]),
        .R(1'b0));
  FDRE \data_reg[41][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[41][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[41]_26 [7]),
        .R(1'b0));
  FDRE \data_reg[42][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[42]_25 [0]),
        .R(1'b0));
  FDRE \data_reg[42][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[42]_25 [1]),
        .R(1'b0));
  FDRE \data_reg[42][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[42]_25 [2]),
        .R(1'b0));
  FDRE \data_reg[42][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[42]_25 [3]),
        .R(1'b0));
  FDRE \data_reg[42][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[42]_25 [4]),
        .R(1'b0));
  FDRE \data_reg[42][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[42]_25 [5]),
        .R(1'b0));
  FDRE \data_reg[42][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[42]_25 [6]),
        .R(1'b0));
  FDRE \data_reg[42][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[42][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[42]_25 [7]),
        .R(1'b0));
  FDRE \data_reg[43][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[43]_24 [0]),
        .R(1'b0));
  FDRE \data_reg[43][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[43]_24 [1]),
        .R(1'b0));
  FDRE \data_reg[43][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[43]_24 [2]),
        .R(1'b0));
  FDRE \data_reg[43][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[43]_24 [3]),
        .R(1'b0));
  FDRE \data_reg[43][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[43]_24 [4]),
        .R(1'b0));
  FDRE \data_reg[43][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[43]_24 [5]),
        .R(1'b0));
  FDRE \data_reg[43][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[43]_24 [6]),
        .R(1'b0));
  FDRE \data_reg[43][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[43][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[43]_24 [7]),
        .R(1'b0));
  FDRE \data_reg[44][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[44]_23 [0]),
        .R(1'b0));
  FDRE \data_reg[44][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[44]_23 [1]),
        .R(1'b0));
  FDRE \data_reg[44][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[44]_23 [2]),
        .R(1'b0));
  FDRE \data_reg[44][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[44]_23 [3]),
        .R(1'b0));
  FDRE \data_reg[44][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[44]_23 [4]),
        .R(1'b0));
  FDRE \data_reg[44][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[44]_23 [5]),
        .R(1'b0));
  FDRE \data_reg[44][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[44]_23 [6]),
        .R(1'b0));
  FDRE \data_reg[44][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[44][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[44]_23 [7]),
        .R(1'b0));
  FDRE \data_reg[45][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[45]_22 [0]),
        .R(1'b0));
  FDRE \data_reg[45][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[45]_22 [1]),
        .R(1'b0));
  FDRE \data_reg[45][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[45]_22 [2]),
        .R(1'b0));
  FDRE \data_reg[45][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[45]_22 [3]),
        .R(1'b0));
  FDRE \data_reg[45][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[45]_22 [4]),
        .R(1'b0));
  FDRE \data_reg[45][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[45]_22 [5]),
        .R(1'b0));
  FDRE \data_reg[45][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[45]_22 [6]),
        .R(1'b0));
  FDRE \data_reg[45][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[45][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[45]_22 [7]),
        .R(1'b0));
  FDRE \data_reg[46][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[46]_21 [0]),
        .R(1'b0));
  FDRE \data_reg[46][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[46]_21 [1]),
        .R(1'b0));
  FDRE \data_reg[46][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[46]_21 [2]),
        .R(1'b0));
  FDRE \data_reg[46][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[46]_21 [3]),
        .R(1'b0));
  FDRE \data_reg[46][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[46]_21 [4]),
        .R(1'b0));
  FDRE \data_reg[46][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[46]_21 [5]),
        .R(1'b0));
  FDRE \data_reg[46][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[46]_21 [6]),
        .R(1'b0));
  FDRE \data_reg[46][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[46][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[46]_21 [7]),
        .R(1'b0));
  FDRE \data_reg[47][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[47]_20 [0]),
        .R(1'b0));
  FDRE \data_reg[47][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[47]_20 [1]),
        .R(1'b0));
  FDRE \data_reg[47][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[47]_20 [2]),
        .R(1'b0));
  FDRE \data_reg[47][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[47]_20 [3]),
        .R(1'b0));
  FDRE \data_reg[47][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[47]_20 [4]),
        .R(1'b0));
  FDRE \data_reg[47][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[47]_20 [5]),
        .R(1'b0));
  FDRE \data_reg[47][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[47]_20 [6]),
        .R(1'b0));
  FDRE \data_reg[47][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[47][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[47]_20 [7]),
        .R(1'b0));
  FDRE \data_reg[48][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[48]_19 [0]),
        .R(1'b0));
  FDRE \data_reg[48][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[48]_19 [1]),
        .R(1'b0));
  FDRE \data_reg[48][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[48]_19 [2]),
        .R(1'b0));
  FDRE \data_reg[48][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[48]_19 [3]),
        .R(1'b0));
  FDRE \data_reg[48][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[48]_19 [4]),
        .R(1'b0));
  FDRE \data_reg[48][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[48]_19 [5]),
        .R(1'b0));
  FDRE \data_reg[48][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[48]_19 [6]),
        .R(1'b0));
  FDRE \data_reg[48][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[48][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[48]_19 [7]),
        .R(1'b0));
  FDRE \data_reg[49][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[49]_18 [0]),
        .R(1'b0));
  FDRE \data_reg[49][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[49]_18 [1]),
        .R(1'b0));
  FDRE \data_reg[49][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[49]_18 [2]),
        .R(1'b0));
  FDRE \data_reg[49][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[49]_18 [3]),
        .R(1'b0));
  FDRE \data_reg[49][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[49]_18 [4]),
        .R(1'b0));
  FDRE \data_reg[49][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[49]_18 [5]),
        .R(1'b0));
  FDRE \data_reg[49][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[49]_18 [6]),
        .R(1'b0));
  FDRE \data_reg[49][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[49][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[49]_18 [7]),
        .R(1'b0));
  FDRE \data_reg[4][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data_reg[4][0]_1 ),
        .Q(\data_reg[4][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][1] ),
        .R(1'b0));
  FDRE \data_reg[4][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[4][2] ),
        .R(1'b0));
  FDRE \data_reg[4][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[1][6]_0 ),
        .D(\data[4][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[4][3] ),
        .R(1'b0));
  FDRE \data_reg[4][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][4]_1 ),
        .Q(\data_reg[4][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][5]_1 ),
        .Q(\data_reg[4][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][6]_1 ),
        .Q(\data_reg[4][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[4][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[4][7]_1 ),
        .Q(\data_reg[4][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[50][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[50]_17 [0]),
        .R(1'b0));
  FDRE \data_reg[50][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[50]_17 [1]),
        .R(1'b0));
  FDRE \data_reg[50][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[50]_17 [2]),
        .R(1'b0));
  FDRE \data_reg[50][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[50]_17 [3]),
        .R(1'b0));
  FDRE \data_reg[50][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[50]_17 [4]),
        .R(1'b0));
  FDRE \data_reg[50][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[50]_17 [5]),
        .R(1'b0));
  FDRE \data_reg[50][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[50]_17 [6]),
        .R(1'b0));
  FDRE \data_reg[50][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[50][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[50]_17 [7]),
        .R(1'b0));
  FDRE \data_reg[51][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[51]_16 [0]),
        .R(1'b0));
  FDRE \data_reg[51][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[51]_16 [1]),
        .R(1'b0));
  FDRE \data_reg[51][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[51]_16 [2]),
        .R(1'b0));
  FDRE \data_reg[51][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[51]_16 [3]),
        .R(1'b0));
  FDRE \data_reg[51][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[51]_16 [4]),
        .R(1'b0));
  FDRE \data_reg[51][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[51]_16 [5]),
        .R(1'b0));
  FDRE \data_reg[51][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[51]_16 [6]),
        .R(1'b0));
  FDRE \data_reg[51][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[51][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[51]_16 [7]),
        .R(1'b0));
  FDRE \data_reg[52][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[52]_15 [0]),
        .R(1'b0));
  FDRE \data_reg[52][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[52]_15 [1]),
        .R(1'b0));
  FDRE \data_reg[52][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[52]_15 [2]),
        .R(1'b0));
  FDRE \data_reg[52][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[52]_15 [3]),
        .R(1'b0));
  FDRE \data_reg[52][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[52]_15 [4]),
        .R(1'b0));
  FDRE \data_reg[52][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[52]_15 [5]),
        .R(1'b0));
  FDRE \data_reg[52][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[52]_15 [6]),
        .R(1'b0));
  FDRE \data_reg[52][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[52][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[52]_15 [7]),
        .R(1'b0));
  FDRE \data_reg[53][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[53]_14 [0]),
        .R(1'b0));
  FDRE \data_reg[53][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[53]_14 [1]),
        .R(1'b0));
  FDRE \data_reg[53][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[53]_14 [2]),
        .R(1'b0));
  FDRE \data_reg[53][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[53]_14 [3]),
        .R(1'b0));
  FDRE \data_reg[53][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[53]_14 [4]),
        .R(1'b0));
  FDRE \data_reg[53][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[53]_14 [5]),
        .R(1'b0));
  FDRE \data_reg[53][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[53]_14 [6]),
        .R(1'b0));
  FDRE \data_reg[53][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[53][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[53]_14 [7]),
        .R(1'b0));
  FDRE \data_reg[54][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[54]_13 [0]),
        .R(1'b0));
  FDRE \data_reg[54][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[54]_13 [1]),
        .R(1'b0));
  FDRE \data_reg[54][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[54]_13 [2]),
        .R(1'b0));
  FDRE \data_reg[54][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[54]_13 [3]),
        .R(1'b0));
  FDRE \data_reg[54][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[54]_13 [4]),
        .R(1'b0));
  FDRE \data_reg[54][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[54]_13 [5]),
        .R(1'b0));
  FDRE \data_reg[54][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[54]_13 [6]),
        .R(1'b0));
  FDRE \data_reg[54][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[54][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[54]_13 [7]),
        .R(1'b0));
  FDRE \data_reg[55][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[55]_12 [0]),
        .R(1'b0));
  FDRE \data_reg[55][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[55]_12 [1]),
        .R(1'b0));
  FDRE \data_reg[55][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[55]_12 [2]),
        .R(1'b0));
  FDRE \data_reg[55][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[55]_12 [3]),
        .R(1'b0));
  FDRE \data_reg[55][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[55]_12 [4]),
        .R(1'b0));
  FDRE \data_reg[55][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[55]_12 [5]),
        .R(1'b0));
  FDRE \data_reg[55][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[55]_12 [6]),
        .R(1'b0));
  FDRE \data_reg[55][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[55][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[55]_12 [7]),
        .R(1'b0));
  FDRE \data_reg[56][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[56]_11 [0]),
        .R(1'b0));
  FDRE \data_reg[56][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[56]_11 [1]),
        .R(1'b0));
  FDRE \data_reg[56][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[56]_11 [2]),
        .R(1'b0));
  FDRE \data_reg[56][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[56]_11 [3]),
        .R(1'b0));
  FDRE \data_reg[56][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[56]_11 [4]),
        .R(1'b0));
  FDRE \data_reg[56][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[56]_11 [5]),
        .R(1'b0));
  FDRE \data_reg[56][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[56]_11 [6]),
        .R(1'b0));
  FDRE \data_reg[56][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[56][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[56]_11 [7]),
        .R(1'b0));
  FDRE \data_reg[57][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[57]_10 [0]),
        .R(1'b0));
  FDRE \data_reg[57][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[57]_10 [1]),
        .R(1'b0));
  FDRE \data_reg[57][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[57]_10 [2]),
        .R(1'b0));
  FDRE \data_reg[57][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[57]_10 [3]),
        .R(1'b0));
  FDRE \data_reg[57][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[57]_10 [4]),
        .R(1'b0));
  FDRE \data_reg[57][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[57]_10 [5]),
        .R(1'b0));
  FDRE \data_reg[57][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[57]_10 [6]),
        .R(1'b0));
  FDRE \data_reg[57][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[57][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[57]_10 [7]),
        .R(1'b0));
  FDRE \data_reg[58][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[58]_9 [0]),
        .R(1'b0));
  FDRE \data_reg[58][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[58]_9 [1]),
        .R(1'b0));
  FDRE \data_reg[58][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[58]_9 [2]),
        .R(1'b0));
  FDRE \data_reg[58][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[58]_9 [3]),
        .R(1'b0));
  FDRE \data_reg[58][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[58]_9 [4]),
        .R(1'b0));
  FDRE \data_reg[58][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[58]_9 [5]),
        .R(1'b0));
  FDRE \data_reg[58][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[58]_9 [6]),
        .R(1'b0));
  FDRE \data_reg[58][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[58][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[58]_9 [7]),
        .R(1'b0));
  FDRE \data_reg[59][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[59]_8 [0]),
        .R(1'b0));
  FDRE \data_reg[59][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[59]_8 [1]),
        .R(1'b0));
  FDRE \data_reg[59][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[59]_8 [2]),
        .R(1'b0));
  FDRE \data_reg[59][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[59]_8 [3]),
        .R(1'b0));
  FDRE \data_reg[59][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[59]_8 [4]),
        .R(1'b0));
  FDRE \data_reg[59][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[59]_8 [5]),
        .R(1'b0));
  FDRE \data_reg[59][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[59]_8 [6]),
        .R(1'b0));
  FDRE \data_reg[59][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[59][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[59]_8 [7]),
        .R(1'b0));
  FDRE \data_reg[5][0] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data_reg[5][0]_2 ),
        .Q(\data_reg[5][0]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][1] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][1]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \data_reg[5][2] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][2]_i_1_n_0 ),
        .Q(\data_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \data_reg[5][3] 
       (.C(clk_peripheral),
        .CE(\goreg_bm.dout_i_reg[11] ),
        .D(\data[5][3]_i_2_n_0 ),
        .Q(\data_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \data_reg[5][4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][4]_2 ),
        .Q(\data_reg[5][4]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][5]_1 ),
        .Q(\data_reg[5][5]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][6]_1 ),
        .Q(\data_reg[5][6]_0 ),
        .R(1'b0));
  FDRE \data_reg[5][7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\data_reg[5][7]_1 ),
        .Q(\data_reg[5][7]_0 ),
        .R(1'b0));
  FDRE \data_reg[60][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[60]_7 [0]),
        .R(1'b0));
  FDRE \data_reg[60][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[60]_7 [1]),
        .R(1'b0));
  FDRE \data_reg[60][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[60]_7 [2]),
        .R(1'b0));
  FDRE \data_reg[60][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[60]_7 [3]),
        .R(1'b0));
  FDRE \data_reg[60][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[60]_7 [4]),
        .R(1'b0));
  FDRE \data_reg[60][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[60]_7 [5]),
        .R(1'b0));
  FDRE \data_reg[60][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[60]_7 [6]),
        .R(1'b0));
  FDRE \data_reg[60][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[60][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[60]_7 [7]),
        .R(1'b0));
  FDRE \data_reg[61][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[61]_6 [0]),
        .R(1'b0));
  FDRE \data_reg[61][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[61]_6 [1]),
        .R(1'b0));
  FDRE \data_reg[61][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[61]_6 [2]),
        .R(1'b0));
  FDRE \data_reg[61][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[61]_6 [3]),
        .R(1'b0));
  FDRE \data_reg[61][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[61]_6 [4]),
        .R(1'b0));
  FDRE \data_reg[61][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[61]_6 [5]),
        .R(1'b0));
  FDRE \data_reg[61][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[61]_6 [6]),
        .R(1'b0));
  FDRE \data_reg[61][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[61][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[61]_6 [7]),
        .R(1'b0));
  FDRE \data_reg[62][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[62]_5 [0]),
        .R(1'b0));
  FDRE \data_reg[62][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[62]_5 [1]),
        .R(1'b0));
  FDRE \data_reg[62][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[62]_5 [2]),
        .R(1'b0));
  FDRE \data_reg[62][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[62]_5 [3]),
        .R(1'b0));
  FDRE \data_reg[62][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[62]_5 [4]),
        .R(1'b0));
  FDRE \data_reg[62][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[62]_5 [5]),
        .R(1'b0));
  FDRE \data_reg[62][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[62]_5 [6]),
        .R(1'b0));
  FDRE \data_reg[62][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[62][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[62]_5 [7]),
        .R(1'b0));
  FDRE \data_reg[63][0] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg[63]_4 [0]),
        .R(1'b0));
  FDRE \data_reg[63][1] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg[63]_4 [1]),
        .R(1'b0));
  FDRE \data_reg[63][2] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg[63]_4 [2]),
        .R(1'b0));
  FDRE \data_reg[63][3] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg[63]_4 [3]),
        .R(1'b0));
  FDRE \data_reg[63][4] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg[63]_4 [4]),
        .R(1'b0));
  FDRE \data_reg[63][5] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[5]),
        .Q(\data_reg[63]_4 [5]),
        .R(1'b0));
  FDRE \data_reg[63][6] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[6]),
        .Q(\data_reg[63]_4 [6]),
        .R(1'b0));
  FDRE \data_reg[63][7] 
       (.C(clk_peripheral),
        .CE(E),
        .D(D[7]),
        .Q(\data_reg[63]_4 [7]),
        .R(1'b0));
  FDRE \data_reg[6][0] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [0]),
        .Q(\data_reg[6][4]_0 [0]),
        .R(1'b0));
  FDRE \data_reg[6][1] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][1]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [1]),
        .R(1'b0));
  FDRE \data_reg[6][2] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][2]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [2]),
        .R(1'b0));
  FDRE \data_reg[6][3] 
       (.C(clk_peripheral),
        .CE(\data[6][3]_i_1_n_0 ),
        .D(\data[6][3]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [3]),
        .R(1'b0));
  FDRE \data_reg[6][4] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data_reg[6][4]_1 [1]),
        .Q(\data_reg[6][4]_0 [1]),
        .R(1'b0));
  FDRE \data_reg[6][5] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][5]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [5]),
        .R(1'b0));
  FDRE \data_reg[6][6] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][6]_i_1_n_0 ),
        .Q(\data_reg[6]_2 [6]),
        .R(1'b0));
  FDRE \data_reg[6][7] 
       (.C(clk_peripheral),
        .CE(\data[6][7]_i_1_n_0 ),
        .D(\data[6][7]_i_2_n_0 ),
        .Q(\data_reg[6]_2 [7]),
        .R(1'b0));
  FDRE \data_reg[7][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[7]_60 [0]),
        .R(1'b0));
  FDRE \data_reg[7][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[7]_60 [1]),
        .R(1'b0));
  FDRE \data_reg[7][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[7]_60 [2]),
        .R(1'b0));
  FDRE \data_reg[7][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[7]_60 [3]),
        .R(1'b0));
  FDRE \data_reg[7][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[7]_60 [4]),
        .R(1'b0));
  FDRE \data_reg[7][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[7]_60 [5]),
        .R(1'b0));
  FDRE \data_reg[7][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[7]_60 [6]),
        .R(1'b0));
  FDRE \data_reg[7][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[7][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[7]_60 [7]),
        .R(1'b0));
  FDRE \data_reg[8][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[8]_59 [0]),
        .R(1'b0));
  FDRE \data_reg[8][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[8]_59 [1]),
        .R(1'b0));
  FDRE \data_reg[8][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[8]_59 [2]),
        .R(1'b0));
  FDRE \data_reg[8][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[8]_59 [3]),
        .R(1'b0));
  FDRE \data_reg[8][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[8]_59 [4]),
        .R(1'b0));
  FDRE \data_reg[8][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[8]_59 [5]),
        .R(1'b0));
  FDRE \data_reg[8][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[8]_59 [6]),
        .R(1'b0));
  FDRE \data_reg[8][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[8][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[8]_59 [7]),
        .R(1'b0));
  FDRE \data_reg[9][0] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[0]),
        .Q(\data_reg[9]_58 [0]),
        .R(1'b0));
  FDRE \data_reg[9][1] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[1]),
        .Q(\data_reg[9]_58 [1]),
        .R(1'b0));
  FDRE \data_reg[9][2] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[2]),
        .Q(\data_reg[9]_58 [2]),
        .R(1'b0));
  FDRE \data_reg[9][3] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[3]),
        .Q(\data_reg[9]_58 [3]),
        .R(1'b0));
  FDRE \data_reg[9][4] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[4]),
        .Q(\data_reg[9]_58 [4]),
        .R(1'b0));
  FDRE \data_reg[9][5] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[5]),
        .Q(\data_reg[9]_58 [5]),
        .R(1'b0));
  FDRE \data_reg[9][6] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[6]),
        .Q(\data_reg[9]_58 [6]),
        .R(1'b0));
  FDRE \data_reg[9][7] 
       (.C(clk_peripheral),
        .CE(\data_reg[9][0]_0 ),
        .D(D[7]),
        .Q(\data_reg[9]_58 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\data_reg[5][7]_0 ),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry__0_i_2
       (.I0(\data_reg[5][6]_0 ),
        .I1(\data_reg[5][4]_0 ),
        .I2(\data_reg[5][5]_0 ),
        .O(i__carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_1
       (.I0(\data_reg_n_0_[5][1] ),
        .I1(\data_reg_n_0_[5][3] ),
        .I2(\data_reg_n_0_[5][2] ),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_2
       (.I0(\data_reg[5][0]_0 ),
        .I1(\data_reg[4][6]_0 ),
        .I2(\data_reg[4][7]_0 ),
        .O(i__carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    i__carry_i_3
       (.I0(\data_reg_n_0_[4][3] ),
        .I1(\data_reg[4][5]_0 ),
        .I2(\data_reg[4][4]_0 ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000000000041BE)) 
    i__carry_i_4
       (.I0(\data_reg[6][4]_0 [0]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(\data_reg[6]_2 [1]),
        .I3(\data_reg[4][0]_0 ),
        .I4(\data_reg_n_0_[4][1] ),
        .I5(\data_reg_n_0_[4][2] ),
        .O(i__carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[0]),
        .Q(last_rd_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[1]),
        .Q(last_rd_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[2]),
        .Q(last_rd_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[3]),
        .Q(last_rd_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[4]),
        .Q(last_rd_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_rd_reg_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(rtc_0_rd_reg_o[5]),
        .Q(last_rd_reg[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_1 
       (.I0(\rd_data_o_reg[0]_i_2_n_0 ),
        .I1(\rd_data_o_reg[0]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[0]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[0]_i_5_n_0 ),
        .O(\rd_data_o[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_14 
       (.I0(\data_reg[51]_16 [0]),
        .I1(\data_reg[50]_17 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [0]),
        .O(\rd_data_o[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_15 
       (.I0(\data_reg[55]_12 [0]),
        .I1(\data_reg[54]_13 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [0]),
        .O(\rd_data_o[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_16 
       (.I0(\data_reg[59]_8 [0]),
        .I1(\data_reg[58]_9 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [0]),
        .O(\rd_data_o[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_17 
       (.I0(\data_reg[63]_4 [0]),
        .I1(\data_reg[62]_5 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [0]),
        .O(\rd_data_o[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_18 
       (.I0(\data_reg[35]_32 [0]),
        .I1(\data_reg[34]_33 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [0]),
        .O(\rd_data_o[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_19 
       (.I0(\data_reg[39]_28 [0]),
        .I1(\data_reg[38]_29 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [0]),
        .O(\rd_data_o[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_20 
       (.I0(\data_reg[43]_24 [0]),
        .I1(\data_reg[42]_25 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [0]),
        .O(\rd_data_o[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_21 
       (.I0(\data_reg[47]_20 [0]),
        .I1(\data_reg[46]_21 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [0]),
        .O(\rd_data_o[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_22 
       (.I0(\data_reg[19]_48 [0]),
        .I1(\data_reg[18]_49 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [0]),
        .O(\rd_data_o[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_23 
       (.I0(\data_reg[23]_44 [0]),
        .I1(\data_reg[22]_45 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [0]),
        .O(\rd_data_o[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_24 
       (.I0(\data_reg[27]_40 [0]),
        .I1(\data_reg[26]_41 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [0]),
        .O(\rd_data_o[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_25 
       (.I0(\data_reg[31]_36 [0]),
        .I1(\data_reg[30]_37 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [0]),
        .O(\rd_data_o[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_26 
       (.I0(\data_reg[3][0]_0 ),
        .I1(\data_reg[2][0]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][0]_0 ),
        .O(\rd_data_o[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_27 
       (.I0(\data_reg[7]_60 [0]),
        .I1(\data_reg[6][4]_0 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][0]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][0]_0 ),
        .O(\rd_data_o[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_28 
       (.I0(\data_reg[11]_56 [0]),
        .I1(\data_reg[10]_57 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [0]),
        .O(\rd_data_o[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[0]_i_29 
       (.I0(\data_reg[15]_52 [0]),
        .I1(\data_reg[14]_53 [0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [0]),
        .O(\rd_data_o[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_1 
       (.I0(\rd_data_o_reg[1]_i_2_n_0 ),
        .I1(\rd_data_o_reg[1]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[1]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[1]_i_5_n_0 ),
        .O(\rd_data_o[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_14 
       (.I0(\data_reg[51]_16 [1]),
        .I1(\data_reg[50]_17 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [1]),
        .O(\rd_data_o[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_15 
       (.I0(\data_reg[55]_12 [1]),
        .I1(\data_reg[54]_13 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [1]),
        .O(\rd_data_o[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_16 
       (.I0(\data_reg[59]_8 [1]),
        .I1(\data_reg[58]_9 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [1]),
        .O(\rd_data_o[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_17 
       (.I0(\data_reg[63]_4 [1]),
        .I1(\data_reg[62]_5 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [1]),
        .O(\rd_data_o[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_18 
       (.I0(\data_reg[35]_32 [1]),
        .I1(\data_reg[34]_33 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [1]),
        .O(\rd_data_o[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_19 
       (.I0(\data_reg[39]_28 [1]),
        .I1(\data_reg[38]_29 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [1]),
        .O(\rd_data_o[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_20 
       (.I0(\data_reg[43]_24 [1]),
        .I1(\data_reg[42]_25 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [1]),
        .O(\rd_data_o[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_21 
       (.I0(\data_reg[47]_20 [1]),
        .I1(\data_reg[46]_21 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [1]),
        .O(\rd_data_o[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_22 
       (.I0(\data_reg[19]_48 [1]),
        .I1(\data_reg[18]_49 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [1]),
        .O(\rd_data_o[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_23 
       (.I0(\data_reg[23]_44 [1]),
        .I1(\data_reg[22]_45 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [1]),
        .O(\rd_data_o[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_24 
       (.I0(\data_reg[27]_40 [1]),
        .I1(\data_reg[26]_41 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [1]),
        .O(\rd_data_o[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_25 
       (.I0(\data_reg[31]_36 [1]),
        .I1(\data_reg[30]_37 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [1]),
        .O(\rd_data_o[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_26 
       (.I0(\data_reg[3][1]_0 ),
        .I1(\data_reg_n_0_[2][1] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [1]),
        .O(\rd_data_o[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_27 
       (.I0(\data_reg[7]_60 [1]),
        .I1(\data_reg[6]_2 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][1] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][1] ),
        .O(\rd_data_o[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_28 
       (.I0(\data_reg[11]_56 [1]),
        .I1(\data_reg[10]_57 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [1]),
        .O(\rd_data_o[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[1]_i_29 
       (.I0(\data_reg[15]_52 [1]),
        .I1(\data_reg[14]_53 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [1]),
        .O(\rd_data_o[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_1 
       (.I0(\rd_data_o_reg[2]_i_2_n_0 ),
        .I1(\rd_data_o_reg[2]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[2]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[2]_i_5_n_0 ),
        .O(\rd_data_o[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_14 
       (.I0(\data_reg[51]_16 [2]),
        .I1(\data_reg[50]_17 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [2]),
        .O(\rd_data_o[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_15 
       (.I0(\data_reg[55]_12 [2]),
        .I1(\data_reg[54]_13 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [2]),
        .O(\rd_data_o[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_16 
       (.I0(\data_reg[59]_8 [2]),
        .I1(\data_reg[58]_9 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [2]),
        .O(\rd_data_o[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_17 
       (.I0(\data_reg[63]_4 [2]),
        .I1(\data_reg[62]_5 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [2]),
        .O(\rd_data_o[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_18 
       (.I0(\data_reg[35]_32 [2]),
        .I1(\data_reg[34]_33 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [2]),
        .O(\rd_data_o[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_19 
       (.I0(\data_reg[39]_28 [2]),
        .I1(\data_reg[38]_29 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [2]),
        .O(\rd_data_o[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_20 
       (.I0(\data_reg[43]_24 [2]),
        .I1(\data_reg[42]_25 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [2]),
        .O(\rd_data_o[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_21 
       (.I0(\data_reg[47]_20 [2]),
        .I1(\data_reg[46]_21 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [2]),
        .O(\rd_data_o[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_22 
       (.I0(\data_reg[19]_48 [2]),
        .I1(\data_reg[18]_49 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [2]),
        .O(\rd_data_o[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_23 
       (.I0(\data_reg[23]_44 [2]),
        .I1(\data_reg[22]_45 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [2]),
        .O(\rd_data_o[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_24 
       (.I0(\data_reg[27]_40 [2]),
        .I1(\data_reg[26]_41 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [2]),
        .O(\rd_data_o[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_25 
       (.I0(\data_reg[31]_36 [2]),
        .I1(\data_reg[30]_37 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [2]),
        .O(\rd_data_o[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_26 
       (.I0(\data_reg[3][2]_0 ),
        .I1(\data_reg_n_0_[2][2] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [2]),
        .O(\rd_data_o[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_27 
       (.I0(\data_reg[7]_60 [2]),
        .I1(\data_reg[6]_2 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][2] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][2] ),
        .O(\rd_data_o[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_28 
       (.I0(\data_reg[11]_56 [2]),
        .I1(\data_reg[10]_57 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [2]),
        .O(\rd_data_o[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[2]_i_29 
       (.I0(\data_reg[15]_52 [2]),
        .I1(\data_reg[14]_53 [2]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [2]),
        .O(\rd_data_o[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_1 
       (.I0(\rd_data_o_reg[3]_i_2_n_0 ),
        .I1(\rd_data_o_reg[3]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[3]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[3]_i_5_n_0 ),
        .O(\rd_data_o[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_14 
       (.I0(\data_reg[51]_16 [3]),
        .I1(\data_reg[50]_17 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [3]),
        .O(\rd_data_o[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_15 
       (.I0(\data_reg[55]_12 [3]),
        .I1(\data_reg[54]_13 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [3]),
        .O(\rd_data_o[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_16 
       (.I0(\data_reg[59]_8 [3]),
        .I1(\data_reg[58]_9 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [3]),
        .O(\rd_data_o[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_17 
       (.I0(\data_reg[63]_4 [3]),
        .I1(\data_reg[62]_5 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [3]),
        .O(\rd_data_o[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_18 
       (.I0(\data_reg[35]_32 [3]),
        .I1(\data_reg[34]_33 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [3]),
        .O(\rd_data_o[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_19 
       (.I0(\data_reg[39]_28 [3]),
        .I1(\data_reg[38]_29 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [3]),
        .O(\rd_data_o[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_20 
       (.I0(\data_reg[43]_24 [3]),
        .I1(\data_reg[42]_25 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [3]),
        .O(\rd_data_o[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_21 
       (.I0(\data_reg[47]_20 [3]),
        .I1(\data_reg[46]_21 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [3]),
        .O(\rd_data_o[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_22 
       (.I0(\data_reg[19]_48 [3]),
        .I1(\data_reg[18]_49 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [3]),
        .O(\rd_data_o[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_23 
       (.I0(\data_reg[23]_44 [3]),
        .I1(\data_reg[22]_45 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [3]),
        .O(\rd_data_o[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_24 
       (.I0(\data_reg[27]_40 [3]),
        .I1(\data_reg[26]_41 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [3]),
        .O(\rd_data_o[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_25 
       (.I0(\data_reg[31]_36 [3]),
        .I1(\data_reg[30]_37 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [3]),
        .O(\rd_data_o[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_26 
       (.I0(\data_reg[3]_3 [3]),
        .I1(\data_reg_n_0_[2][3] ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0]_1 [3]),
        .O(\rd_data_o[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_27 
       (.I0(\data_reg[7]_60 [3]),
        .I1(\data_reg[6]_2 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg_n_0_[5][3] ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg_n_0_[4][3] ),
        .O(\rd_data_o[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_28 
       (.I0(\data_reg[11]_56 [3]),
        .I1(\data_reg[10]_57 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [3]),
        .O(\rd_data_o[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[3]_i_29 
       (.I0(\data_reg[15]_52 [3]),
        .I1(\data_reg[14]_53 [3]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [3]),
        .O(\rd_data_o[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_1 
       (.I0(\rd_data_o_reg[4]_i_2_n_0 ),
        .I1(\rd_data_o_reg[4]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[4]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[4]_i_5_n_0 ),
        .O(\rd_data_o[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_14 
       (.I0(\data_reg[51]_16 [4]),
        .I1(\data_reg[50]_17 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [4]),
        .O(\rd_data_o[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_15 
       (.I0(\data_reg[55]_12 [4]),
        .I1(\data_reg[54]_13 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [4]),
        .O(\rd_data_o[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_16 
       (.I0(\data_reg[59]_8 [4]),
        .I1(\data_reg[58]_9 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [4]),
        .O(\rd_data_o[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_17 
       (.I0(\data_reg[63]_4 [4]),
        .I1(\data_reg[62]_5 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [4]),
        .O(\rd_data_o[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_18 
       (.I0(\data_reg[35]_32 [4]),
        .I1(\data_reg[34]_33 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [4]),
        .O(\rd_data_o[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_19 
       (.I0(\data_reg[39]_28 [4]),
        .I1(\data_reg[38]_29 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [4]),
        .O(\rd_data_o[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_20 
       (.I0(\data_reg[43]_24 [4]),
        .I1(\data_reg[42]_25 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [4]),
        .O(\rd_data_o[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_21 
       (.I0(\data_reg[47]_20 [4]),
        .I1(\data_reg[46]_21 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [4]),
        .O(\rd_data_o[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_22 
       (.I0(\data_reg[19]_48 [4]),
        .I1(\data_reg[18]_49 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [4]),
        .O(\rd_data_o[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_23 
       (.I0(\data_reg[23]_44 [4]),
        .I1(\data_reg[22]_45 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [4]),
        .O(\rd_data_o[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_24 
       (.I0(\data_reg[27]_40 [4]),
        .I1(\data_reg[26]_41 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [4]),
        .O(\rd_data_o[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_25 
       (.I0(\data_reg[31]_36 [4]),
        .I1(\data_reg[30]_37 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [4]),
        .O(\rd_data_o[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_26 
       (.I0(\data_reg[3]_3 [4]),
        .I1(\data_reg[2][4]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [0]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [0]),
        .O(\rd_data_o[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_27 
       (.I0(\data_reg[7]_60 [4]),
        .I1(\data_reg[6][4]_0 [1]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][4]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][4]_0 ),
        .O(\rd_data_o[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_28 
       (.I0(\data_reg[11]_56 [4]),
        .I1(\data_reg[10]_57 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [4]),
        .O(\rd_data_o[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[4]_i_29 
       (.I0(\data_reg[15]_52 [4]),
        .I1(\data_reg[14]_53 [4]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [4]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [4]),
        .O(\rd_data_o[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_1 
       (.I0(\rd_data_o_reg[5]_i_2_n_0 ),
        .I1(\rd_data_o_reg[5]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[5]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[5]_i_5_n_0 ),
        .O(\rd_data_o[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_14 
       (.I0(\data_reg[51]_16 [5]),
        .I1(\data_reg[50]_17 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [5]),
        .O(\rd_data_o[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_15 
       (.I0(\data_reg[55]_12 [5]),
        .I1(\data_reg[54]_13 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [5]),
        .O(\rd_data_o[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_16 
       (.I0(\data_reg[59]_8 [5]),
        .I1(\data_reg[58]_9 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [5]),
        .O(\rd_data_o[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_17 
       (.I0(\data_reg[63]_4 [5]),
        .I1(\data_reg[62]_5 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [5]),
        .O(\rd_data_o[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_18 
       (.I0(\data_reg[35]_32 [5]),
        .I1(\data_reg[34]_33 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [5]),
        .O(\rd_data_o[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_19 
       (.I0(\data_reg[39]_28 [5]),
        .I1(\data_reg[38]_29 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [5]),
        .O(\rd_data_o[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_20 
       (.I0(\data_reg[43]_24 [5]),
        .I1(\data_reg[42]_25 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [5]),
        .O(\rd_data_o[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_21 
       (.I0(\data_reg[47]_20 [5]),
        .I1(\data_reg[46]_21 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [5]),
        .O(\rd_data_o[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_22 
       (.I0(\data_reg[19]_48 [5]),
        .I1(\data_reg[18]_49 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [5]),
        .O(\rd_data_o[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_23 
       (.I0(\data_reg[23]_44 [5]),
        .I1(\data_reg[22]_45 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [5]),
        .O(\rd_data_o[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_24 
       (.I0(\data_reg[27]_40 [5]),
        .I1(\data_reg[26]_41 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [5]),
        .O(\rd_data_o[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_25 
       (.I0(\data_reg[31]_36 [5]),
        .I1(\data_reg[30]_37 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [5]),
        .O(\rd_data_o[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_26 
       (.I0(\data_reg[3]_3 [5]),
        .I1(\data_reg[2][5]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [1]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [1]),
        .O(\rd_data_o[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_27 
       (.I0(\data_reg[7]_60 [5]),
        .I1(\data_reg[6]_2 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][5]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][5]_0 ),
        .O(\rd_data_o[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_28 
       (.I0(\data_reg[11]_56 [5]),
        .I1(\data_reg[10]_57 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [5]),
        .O(\rd_data_o[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[5]_i_29 
       (.I0(\data_reg[15]_52 [5]),
        .I1(\data_reg[14]_53 [5]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [5]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [5]),
        .O(\rd_data_o[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_1 
       (.I0(\rd_data_o_reg[6]_i_2_n_0 ),
        .I1(\rd_data_o_reg[6]_i_3_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[6]_i_4_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[6]_i_5_n_0 ),
        .O(\rd_data_o[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_14 
       (.I0(\data_reg[51]_16 [6]),
        .I1(\data_reg[50]_17 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [6]),
        .O(\rd_data_o[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_15 
       (.I0(\data_reg[55]_12 [6]),
        .I1(\data_reg[54]_13 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [6]),
        .O(\rd_data_o[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_16 
       (.I0(\data_reg[59]_8 [6]),
        .I1(\data_reg[58]_9 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [6]),
        .O(\rd_data_o[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_17 
       (.I0(\data_reg[63]_4 [6]),
        .I1(\data_reg[62]_5 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [6]),
        .O(\rd_data_o[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_18 
       (.I0(\data_reg[35]_32 [6]),
        .I1(\data_reg[34]_33 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [6]),
        .O(\rd_data_o[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_19 
       (.I0(\data_reg[39]_28 [6]),
        .I1(\data_reg[38]_29 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [6]),
        .O(\rd_data_o[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_20 
       (.I0(\data_reg[43]_24 [6]),
        .I1(\data_reg[42]_25 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [6]),
        .O(\rd_data_o[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_21 
       (.I0(\data_reg[47]_20 [6]),
        .I1(\data_reg[46]_21 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [6]),
        .O(\rd_data_o[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_22 
       (.I0(\data_reg[19]_48 [6]),
        .I1(\data_reg[18]_49 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [6]),
        .O(\rd_data_o[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_23 
       (.I0(\data_reg[23]_44 [6]),
        .I1(\data_reg[22]_45 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [6]),
        .O(\rd_data_o[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_24 
       (.I0(\data_reg[27]_40 [6]),
        .I1(\data_reg[26]_41 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [6]),
        .O(\rd_data_o[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_25 
       (.I0(\data_reg[31]_36 [6]),
        .I1(\data_reg[30]_37 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [6]),
        .O(\rd_data_o[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_26 
       (.I0(\data_reg[3]_3 [6]),
        .I1(\data_reg[2][6]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [2]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [2]),
        .O(\rd_data_o[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_27 
       (.I0(\data_reg[7]_60 [6]),
        .I1(\data_reg[6]_2 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][6]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][6]_0 ),
        .O(\rd_data_o[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_28 
       (.I0(\data_reg[11]_56 [6]),
        .I1(\data_reg[10]_57 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [6]),
        .O(\rd_data_o[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[6]_i_29 
       (.I0(\data_reg[15]_52 [6]),
        .I1(\data_reg[14]_53 [6]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [6]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [6]),
        .O(\rd_data_o[6]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_data_o[7]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .O(\rd_data_o[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_17 
       (.I0(\data_reg[51]_16 [7]),
        .I1(\data_reg[50]_17 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[49]_18 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[48]_19 [7]),
        .O(\rd_data_o[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_18 
       (.I0(\data_reg[55]_12 [7]),
        .I1(\data_reg[54]_13 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[53]_14 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[52]_15 [7]),
        .O(\rd_data_o[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_19 
       (.I0(\data_reg[59]_8 [7]),
        .I1(\data_reg[58]_9 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[57]_10 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[56]_11 [7]),
        .O(\rd_data_o[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_2 
       (.I0(\rd_data_o_reg[7]_i_5_n_0 ),
        .I1(\rd_data_o_reg[7]_i_6_n_0 ),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(\rd_data_o_reg[7]_i_7_n_0 ),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(\rd_data_o_reg[7]_i_8_n_0 ),
        .O(\rd_data_o[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_20 
       (.I0(\data_reg[63]_4 [7]),
        .I1(\data_reg[62]_5 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[61]_6 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[60]_7 [7]),
        .O(\rd_data_o[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_21 
       (.I0(\data_reg[35]_32 [7]),
        .I1(\data_reg[34]_33 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[33]_34 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[32]_35 [7]),
        .O(\rd_data_o[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_22 
       (.I0(\data_reg[39]_28 [7]),
        .I1(\data_reg[38]_29 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[37]_30 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[36]_31 [7]),
        .O(\rd_data_o[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_23 
       (.I0(\data_reg[43]_24 [7]),
        .I1(\data_reg[42]_25 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[41]_26 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[40]_27 [7]),
        .O(\rd_data_o[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_24 
       (.I0(\data_reg[47]_20 [7]),
        .I1(\data_reg[46]_21 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[45]_22 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[44]_23 [7]),
        .O(\rd_data_o[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_25 
       (.I0(\data_reg[19]_48 [7]),
        .I1(\data_reg[18]_49 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[17]_50 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[16]_51 [7]),
        .O(\rd_data_o[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_26 
       (.I0(\data_reg[23]_44 [7]),
        .I1(\data_reg[22]_45 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[21]_46 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[20]_47 [7]),
        .O(\rd_data_o[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_27 
       (.I0(\data_reg[27]_40 [7]),
        .I1(\data_reg[26]_41 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[25]_42 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[24]_43 [7]),
        .O(\rd_data_o[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_28 
       (.I0(\data_reg[31]_36 [7]),
        .I1(\data_reg[30]_37 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[29]_38 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[28]_39 [7]),
        .O(\rd_data_o[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_29 
       (.I0(\data_reg[3]_3 [7]),
        .I1(\data_reg[2][7]_0 ),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[1][7]_0 [3]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[0][7]_0 [3]),
        .O(\rd_data_o[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_3 
       (.I0(last_rd_reg[3]),
        .I1(rtc_0_rd_reg_o[3]),
        .I2(rtc_0_rd_reg_o[5]),
        .I3(last_rd_reg[5]),
        .I4(rtc_0_rd_reg_o[4]),
        .I5(last_rd_reg[4]),
        .O(\rd_data_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_30 
       (.I0(\data_reg[7]_60 [7]),
        .I1(\data_reg[6]_2 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[5][7]_0 ),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[4][7]_0 ),
        .O(\rd_data_o[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_31 
       (.I0(\data_reg[11]_56 [7]),
        .I1(\data_reg[10]_57 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[9]_58 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[8]_59 [7]),
        .O(\rd_data_o[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data_o[7]_i_32 
       (.I0(\data_reg[15]_52 [7]),
        .I1(\data_reg[14]_53 [7]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(\data_reg[13]_54 [7]),
        .I4(rtc_0_rd_reg_o[0]),
        .I5(\data_reg[12]_55 [7]),
        .O(\rd_data_o[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_data_o[7]_i_4 
       (.I0(last_rd_reg[0]),
        .I1(rtc_0_rd_reg_o[0]),
        .I2(rtc_0_rd_reg_o[1]),
        .I3(last_rd_reg[1]),
        .I4(rtc_0_rd_reg_o[2]),
        .I5(last_rd_reg[2]),
        .O(\rd_data_o[7]_i_4_n_0 ));
  FDRE \rd_data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[0]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[0]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[0]_i_10 
       (.I0(\rd_data_o[0]_i_22_n_0 ),
        .I1(\rd_data_o[0]_i_23_n_0 ),
        .O(\rd_data_o_reg[0]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_11 
       (.I0(\rd_data_o[0]_i_24_n_0 ),
        .I1(\rd_data_o[0]_i_25_n_0 ),
        .O(\rd_data_o_reg[0]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_12 
       (.I0(\rd_data_o[0]_i_26_n_0 ),
        .I1(\rd_data_o[0]_i_27_n_0 ),
        .O(\rd_data_o_reg[0]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_13 
       (.I0(\rd_data_o[0]_i_28_n_0 ),
        .I1(\rd_data_o[0]_i_29_n_0 ),
        .O(\rd_data_o_reg[0]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[0]_i_2 
       (.I0(\rd_data_o_reg[0]_i_6_n_0 ),
        .I1(\rd_data_o_reg[0]_i_7_n_0 ),
        .O(\rd_data_o_reg[0]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_3 
       (.I0(\rd_data_o_reg[0]_i_8_n_0 ),
        .I1(\rd_data_o_reg[0]_i_9_n_0 ),
        .O(\rd_data_o_reg[0]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_4 
       (.I0(\rd_data_o_reg[0]_i_10_n_0 ),
        .I1(\rd_data_o_reg[0]_i_11_n_0 ),
        .O(\rd_data_o_reg[0]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[0]_i_5 
       (.I0(\rd_data_o_reg[0]_i_12_n_0 ),
        .I1(\rd_data_o_reg[0]_i_13_n_0 ),
        .O(\rd_data_o_reg[0]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[0]_i_6 
       (.I0(\rd_data_o[0]_i_14_n_0 ),
        .I1(\rd_data_o[0]_i_15_n_0 ),
        .O(\rd_data_o_reg[0]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_7 
       (.I0(\rd_data_o[0]_i_16_n_0 ),
        .I1(\rd_data_o[0]_i_17_n_0 ),
        .O(\rd_data_o_reg[0]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_8 
       (.I0(\rd_data_o[0]_i_18_n_0 ),
        .I1(\rd_data_o[0]_i_19_n_0 ),
        .O(\rd_data_o_reg[0]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[0]_i_9 
       (.I0(\rd_data_o[0]_i_20_n_0 ),
        .I1(\rd_data_o[0]_i_21_n_0 ),
        .O(\rd_data_o_reg[0]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[1]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[1]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[1]_i_10 
       (.I0(\rd_data_o[1]_i_22_n_0 ),
        .I1(\rd_data_o[1]_i_23_n_0 ),
        .O(\rd_data_o_reg[1]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_11 
       (.I0(\rd_data_o[1]_i_24_n_0 ),
        .I1(\rd_data_o[1]_i_25_n_0 ),
        .O(\rd_data_o_reg[1]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_12 
       (.I0(\rd_data_o[1]_i_26_n_0 ),
        .I1(\rd_data_o[1]_i_27_n_0 ),
        .O(\rd_data_o_reg[1]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_13 
       (.I0(\rd_data_o[1]_i_28_n_0 ),
        .I1(\rd_data_o[1]_i_29_n_0 ),
        .O(\rd_data_o_reg[1]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[1]_i_2 
       (.I0(\rd_data_o_reg[1]_i_6_n_0 ),
        .I1(\rd_data_o_reg[1]_i_7_n_0 ),
        .O(\rd_data_o_reg[1]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_3 
       (.I0(\rd_data_o_reg[1]_i_8_n_0 ),
        .I1(\rd_data_o_reg[1]_i_9_n_0 ),
        .O(\rd_data_o_reg[1]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_4 
       (.I0(\rd_data_o_reg[1]_i_10_n_0 ),
        .I1(\rd_data_o_reg[1]_i_11_n_0 ),
        .O(\rd_data_o_reg[1]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[1]_i_5 
       (.I0(\rd_data_o_reg[1]_i_12_n_0 ),
        .I1(\rd_data_o_reg[1]_i_13_n_0 ),
        .O(\rd_data_o_reg[1]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[1]_i_6 
       (.I0(\rd_data_o[1]_i_14_n_0 ),
        .I1(\rd_data_o[1]_i_15_n_0 ),
        .O(\rd_data_o_reg[1]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_7 
       (.I0(\rd_data_o[1]_i_16_n_0 ),
        .I1(\rd_data_o[1]_i_17_n_0 ),
        .O(\rd_data_o_reg[1]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_8 
       (.I0(\rd_data_o[1]_i_18_n_0 ),
        .I1(\rd_data_o[1]_i_19_n_0 ),
        .O(\rd_data_o_reg[1]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[1]_i_9 
       (.I0(\rd_data_o[1]_i_20_n_0 ),
        .I1(\rd_data_o[1]_i_21_n_0 ),
        .O(\rd_data_o_reg[1]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[2]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[2]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[2]_i_10 
       (.I0(\rd_data_o[2]_i_22_n_0 ),
        .I1(\rd_data_o[2]_i_23_n_0 ),
        .O(\rd_data_o_reg[2]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_11 
       (.I0(\rd_data_o[2]_i_24_n_0 ),
        .I1(\rd_data_o[2]_i_25_n_0 ),
        .O(\rd_data_o_reg[2]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_12 
       (.I0(\rd_data_o[2]_i_26_n_0 ),
        .I1(\rd_data_o[2]_i_27_n_0 ),
        .O(\rd_data_o_reg[2]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_13 
       (.I0(\rd_data_o[2]_i_28_n_0 ),
        .I1(\rd_data_o[2]_i_29_n_0 ),
        .O(\rd_data_o_reg[2]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[2]_i_2 
       (.I0(\rd_data_o_reg[2]_i_6_n_0 ),
        .I1(\rd_data_o_reg[2]_i_7_n_0 ),
        .O(\rd_data_o_reg[2]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_3 
       (.I0(\rd_data_o_reg[2]_i_8_n_0 ),
        .I1(\rd_data_o_reg[2]_i_9_n_0 ),
        .O(\rd_data_o_reg[2]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_4 
       (.I0(\rd_data_o_reg[2]_i_10_n_0 ),
        .I1(\rd_data_o_reg[2]_i_11_n_0 ),
        .O(\rd_data_o_reg[2]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[2]_i_5 
       (.I0(\rd_data_o_reg[2]_i_12_n_0 ),
        .I1(\rd_data_o_reg[2]_i_13_n_0 ),
        .O(\rd_data_o_reg[2]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[2]_i_6 
       (.I0(\rd_data_o[2]_i_14_n_0 ),
        .I1(\rd_data_o[2]_i_15_n_0 ),
        .O(\rd_data_o_reg[2]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_7 
       (.I0(\rd_data_o[2]_i_16_n_0 ),
        .I1(\rd_data_o[2]_i_17_n_0 ),
        .O(\rd_data_o_reg[2]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_8 
       (.I0(\rd_data_o[2]_i_18_n_0 ),
        .I1(\rd_data_o[2]_i_19_n_0 ),
        .O(\rd_data_o_reg[2]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[2]_i_9 
       (.I0(\rd_data_o[2]_i_20_n_0 ),
        .I1(\rd_data_o[2]_i_21_n_0 ),
        .O(\rd_data_o_reg[2]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[3]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[3]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[3]_i_10 
       (.I0(\rd_data_o[3]_i_22_n_0 ),
        .I1(\rd_data_o[3]_i_23_n_0 ),
        .O(\rd_data_o_reg[3]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_11 
       (.I0(\rd_data_o[3]_i_24_n_0 ),
        .I1(\rd_data_o[3]_i_25_n_0 ),
        .O(\rd_data_o_reg[3]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_12 
       (.I0(\rd_data_o[3]_i_26_n_0 ),
        .I1(\rd_data_o[3]_i_27_n_0 ),
        .O(\rd_data_o_reg[3]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_13 
       (.I0(\rd_data_o[3]_i_28_n_0 ),
        .I1(\rd_data_o[3]_i_29_n_0 ),
        .O(\rd_data_o_reg[3]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[3]_i_2 
       (.I0(\rd_data_o_reg[3]_i_6_n_0 ),
        .I1(\rd_data_o_reg[3]_i_7_n_0 ),
        .O(\rd_data_o_reg[3]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_3 
       (.I0(\rd_data_o_reg[3]_i_8_n_0 ),
        .I1(\rd_data_o_reg[3]_i_9_n_0 ),
        .O(\rd_data_o_reg[3]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_4 
       (.I0(\rd_data_o_reg[3]_i_10_n_0 ),
        .I1(\rd_data_o_reg[3]_i_11_n_0 ),
        .O(\rd_data_o_reg[3]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[3]_i_5 
       (.I0(\rd_data_o_reg[3]_i_12_n_0 ),
        .I1(\rd_data_o_reg[3]_i_13_n_0 ),
        .O(\rd_data_o_reg[3]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[3]_i_6 
       (.I0(\rd_data_o[3]_i_14_n_0 ),
        .I1(\rd_data_o[3]_i_15_n_0 ),
        .O(\rd_data_o_reg[3]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_7 
       (.I0(\rd_data_o[3]_i_16_n_0 ),
        .I1(\rd_data_o[3]_i_17_n_0 ),
        .O(\rd_data_o_reg[3]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_8 
       (.I0(\rd_data_o[3]_i_18_n_0 ),
        .I1(\rd_data_o[3]_i_19_n_0 ),
        .O(\rd_data_o_reg[3]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[3]_i_9 
       (.I0(\rd_data_o[3]_i_20_n_0 ),
        .I1(\rd_data_o[3]_i_21_n_0 ),
        .O(\rd_data_o_reg[3]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[4]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[4]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[4]_i_10 
       (.I0(\rd_data_o[4]_i_22_n_0 ),
        .I1(\rd_data_o[4]_i_23_n_0 ),
        .O(\rd_data_o_reg[4]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_11 
       (.I0(\rd_data_o[4]_i_24_n_0 ),
        .I1(\rd_data_o[4]_i_25_n_0 ),
        .O(\rd_data_o_reg[4]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_12 
       (.I0(\rd_data_o[4]_i_26_n_0 ),
        .I1(\rd_data_o[4]_i_27_n_0 ),
        .O(\rd_data_o_reg[4]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_13 
       (.I0(\rd_data_o[4]_i_28_n_0 ),
        .I1(\rd_data_o[4]_i_29_n_0 ),
        .O(\rd_data_o_reg[4]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[4]_i_2 
       (.I0(\rd_data_o_reg[4]_i_6_n_0 ),
        .I1(\rd_data_o_reg[4]_i_7_n_0 ),
        .O(\rd_data_o_reg[4]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_3 
       (.I0(\rd_data_o_reg[4]_i_8_n_0 ),
        .I1(\rd_data_o_reg[4]_i_9_n_0 ),
        .O(\rd_data_o_reg[4]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_4 
       (.I0(\rd_data_o_reg[4]_i_10_n_0 ),
        .I1(\rd_data_o_reg[4]_i_11_n_0 ),
        .O(\rd_data_o_reg[4]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[4]_i_5 
       (.I0(\rd_data_o_reg[4]_i_12_n_0 ),
        .I1(\rd_data_o_reg[4]_i_13_n_0 ),
        .O(\rd_data_o_reg[4]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[4]_i_6 
       (.I0(\rd_data_o[4]_i_14_n_0 ),
        .I1(\rd_data_o[4]_i_15_n_0 ),
        .O(\rd_data_o_reg[4]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_7 
       (.I0(\rd_data_o[4]_i_16_n_0 ),
        .I1(\rd_data_o[4]_i_17_n_0 ),
        .O(\rd_data_o_reg[4]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_8 
       (.I0(\rd_data_o[4]_i_18_n_0 ),
        .I1(\rd_data_o[4]_i_19_n_0 ),
        .O(\rd_data_o_reg[4]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[4]_i_9 
       (.I0(\rd_data_o[4]_i_20_n_0 ),
        .I1(\rd_data_o[4]_i_21_n_0 ),
        .O(\rd_data_o_reg[4]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[5]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[5]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[5]_i_10 
       (.I0(\rd_data_o[5]_i_22_n_0 ),
        .I1(\rd_data_o[5]_i_23_n_0 ),
        .O(\rd_data_o_reg[5]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_11 
       (.I0(\rd_data_o[5]_i_24_n_0 ),
        .I1(\rd_data_o[5]_i_25_n_0 ),
        .O(\rd_data_o_reg[5]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_12 
       (.I0(\rd_data_o[5]_i_26_n_0 ),
        .I1(\rd_data_o[5]_i_27_n_0 ),
        .O(\rd_data_o_reg[5]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_13 
       (.I0(\rd_data_o[5]_i_28_n_0 ),
        .I1(\rd_data_o[5]_i_29_n_0 ),
        .O(\rd_data_o_reg[5]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[5]_i_2 
       (.I0(\rd_data_o_reg[5]_i_6_n_0 ),
        .I1(\rd_data_o_reg[5]_i_7_n_0 ),
        .O(\rd_data_o_reg[5]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_3 
       (.I0(\rd_data_o_reg[5]_i_8_n_0 ),
        .I1(\rd_data_o_reg[5]_i_9_n_0 ),
        .O(\rd_data_o_reg[5]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_4 
       (.I0(\rd_data_o_reg[5]_i_10_n_0 ),
        .I1(\rd_data_o_reg[5]_i_11_n_0 ),
        .O(\rd_data_o_reg[5]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[5]_i_5 
       (.I0(\rd_data_o_reg[5]_i_12_n_0 ),
        .I1(\rd_data_o_reg[5]_i_13_n_0 ),
        .O(\rd_data_o_reg[5]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[5]_i_6 
       (.I0(\rd_data_o[5]_i_14_n_0 ),
        .I1(\rd_data_o[5]_i_15_n_0 ),
        .O(\rd_data_o_reg[5]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_7 
       (.I0(\rd_data_o[5]_i_16_n_0 ),
        .I1(\rd_data_o[5]_i_17_n_0 ),
        .O(\rd_data_o_reg[5]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_8 
       (.I0(\rd_data_o[5]_i_18_n_0 ),
        .I1(\rd_data_o[5]_i_19_n_0 ),
        .O(\rd_data_o_reg[5]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[5]_i_9 
       (.I0(\rd_data_o[5]_i_20_n_0 ),
        .I1(\rd_data_o[5]_i_21_n_0 ),
        .O(\rd_data_o_reg[5]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[6]_i_1_n_0 ),
        .Q(registers_0_rd_data_o[6]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[6]_i_10 
       (.I0(\rd_data_o[6]_i_22_n_0 ),
        .I1(\rd_data_o[6]_i_23_n_0 ),
        .O(\rd_data_o_reg[6]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_11 
       (.I0(\rd_data_o[6]_i_24_n_0 ),
        .I1(\rd_data_o[6]_i_25_n_0 ),
        .O(\rd_data_o_reg[6]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_12 
       (.I0(\rd_data_o[6]_i_26_n_0 ),
        .I1(\rd_data_o[6]_i_27_n_0 ),
        .O(\rd_data_o_reg[6]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_13 
       (.I0(\rd_data_o[6]_i_28_n_0 ),
        .I1(\rd_data_o[6]_i_29_n_0 ),
        .O(\rd_data_o_reg[6]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[6]_i_2 
       (.I0(\rd_data_o_reg[6]_i_6_n_0 ),
        .I1(\rd_data_o_reg[6]_i_7_n_0 ),
        .O(\rd_data_o_reg[6]_i_2_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_3 
       (.I0(\rd_data_o_reg[6]_i_8_n_0 ),
        .I1(\rd_data_o_reg[6]_i_9_n_0 ),
        .O(\rd_data_o_reg[6]_i_3_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_4 
       (.I0(\rd_data_o_reg[6]_i_10_n_0 ),
        .I1(\rd_data_o_reg[6]_i_11_n_0 ),
        .O(\rd_data_o_reg[6]_i_4_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[6]_i_5 
       (.I0(\rd_data_o_reg[6]_i_12_n_0 ),
        .I1(\rd_data_o_reg[6]_i_13_n_0 ),
        .O(\rd_data_o_reg[6]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[6]_i_6 
       (.I0(\rd_data_o[6]_i_14_n_0 ),
        .I1(\rd_data_o[6]_i_15_n_0 ),
        .O(\rd_data_o_reg[6]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_7 
       (.I0(\rd_data_o[6]_i_16_n_0 ),
        .I1(\rd_data_o[6]_i_17_n_0 ),
        .O(\rd_data_o_reg[6]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_8 
       (.I0(\rd_data_o[6]_i_18_n_0 ),
        .I1(\rd_data_o[6]_i_19_n_0 ),
        .O(\rd_data_o_reg[6]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[6]_i_9 
       (.I0(\rd_data_o[6]_i_20_n_0 ),
        .I1(\rd_data_o[6]_i_21_n_0 ),
        .O(\rd_data_o_reg[6]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  FDRE \rd_data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(\rd_data_o[7]_i_1_n_0 ),
        .D(\rd_data_o[7]_i_2_n_0 ),
        .Q(registers_0_rd_data_o[7]),
        .R(1'b0));
  MUXF7 \rd_data_o_reg[7]_i_10 
       (.I0(\rd_data_o[7]_i_19_n_0 ),
        .I1(\rd_data_o[7]_i_20_n_0 ),
        .O(\rd_data_o_reg[7]_i_10_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_11 
       (.I0(\rd_data_o[7]_i_21_n_0 ),
        .I1(\rd_data_o[7]_i_22_n_0 ),
        .O(\rd_data_o_reg[7]_i_11_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_12 
       (.I0(\rd_data_o[7]_i_23_n_0 ),
        .I1(\rd_data_o[7]_i_24_n_0 ),
        .O(\rd_data_o_reg[7]_i_12_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_13 
       (.I0(\rd_data_o[7]_i_25_n_0 ),
        .I1(\rd_data_o[7]_i_26_n_0 ),
        .O(\rd_data_o_reg[7]_i_13_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_14 
       (.I0(\rd_data_o[7]_i_27_n_0 ),
        .I1(\rd_data_o[7]_i_28_n_0 ),
        .O(\rd_data_o_reg[7]_i_14_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_15 
       (.I0(\rd_data_o[7]_i_29_n_0 ),
        .I1(\rd_data_o[7]_i_30_n_0 ),
        .O(\rd_data_o_reg[7]_i_15_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF7 \rd_data_o_reg[7]_i_16 
       (.I0(\rd_data_o[7]_i_31_n_0 ),
        .I1(\rd_data_o[7]_i_32_n_0 ),
        .O(\rd_data_o_reg[7]_i_16_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  MUXF8 \rd_data_o_reg[7]_i_5 
       (.I0(\rd_data_o_reg[7]_i_9_n_0 ),
        .I1(\rd_data_o_reg[7]_i_10_n_0 ),
        .O(\rd_data_o_reg[7]_i_5_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_6 
       (.I0(\rd_data_o_reg[7]_i_11_n_0 ),
        .I1(\rd_data_o_reg[7]_i_12_n_0 ),
        .O(\rd_data_o_reg[7]_i_6_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_7 
       (.I0(\rd_data_o_reg[7]_i_13_n_0 ),
        .I1(\rd_data_o_reg[7]_i_14_n_0 ),
        .O(\rd_data_o_reg[7]_i_7_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF8 \rd_data_o_reg[7]_i_8 
       (.I0(\rd_data_o_reg[7]_i_15_n_0 ),
        .I1(\rd_data_o_reg[7]_i_16_n_0 ),
        .O(\rd_data_o_reg[7]_i_8_n_0 ),
        .S(rtc_0_rd_reg_o[3]));
  MUXF7 \rd_data_o_reg[7]_i_9 
       (.I0(\rd_data_o[7]_i_17_n_0 ),
        .I1(\rd_data_o[7]_i_18_n_0 ),
        .O(\rd_data_o_reg[7]_i_9_n_0 ),
        .S(rtc_0_rd_reg_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refresh[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \refresh[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \refresh[2]_i_1 
       (.I0(refresh_reg[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \refresh[3]_i_1 
       (.I0(refresh_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(refresh_reg[2]),
        .O(\refresh_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \refresh[4]_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \refresh[5]_i_1 
       (.I0(seccnt_reg[23]),
        .I1(seccnt_reg[24]),
        .I2(\refresh[5]_i_3_n_0 ),
        .I3(\refresh[5]_i_4_n_0 ),
        .I4(\refresh_reg[6]_inv_0 ),
        .O(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \refresh[5]_i_2 
       (.I0(refresh_reg[5]),
        .I1(refresh_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(refresh_reg[2]),
        .I5(refresh_reg[4]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hFFAEAAAA)) 
    \refresh[5]_i_3 
       (.I0(seccnt_reg[22]),
        .I1(seccnt_reg[19]),
        .I2(\refresh[5]_i_5_n_0 ),
        .I3(seccnt_reg[20]),
        .I4(seccnt_reg[21]),
        .O(\refresh[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_4 
       (.I0(seccnt_reg[26]),
        .I1(seccnt_reg[25]),
        .I2(seccnt_reg[28]),
        .I3(\refresh[5]_i_6_n_0 ),
        .O(\refresh[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    \refresh[5]_i_5 
       (.I0(\refresh[5]_i_7_n_0 ),
        .I1(seccnt_reg[14]),
        .I2(seccnt_reg[15]),
        .I3(seccnt_reg[17]),
        .I4(seccnt_reg[16]),
        .I5(seccnt_reg[18]),
        .O(\refresh[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \refresh[5]_i_6 
       (.I0(seccnt_reg[29]),
        .I1(seccnt_reg[31]),
        .I2(seccnt_reg[27]),
        .I3(seccnt_reg[30]),
        .O(\refresh[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \refresh[5]_i_7 
       (.I0(seccnt_reg[9]),
        .I1(seccnt_reg[10]),
        .I2(seccnt_reg[13]),
        .I3(seccnt_reg[8]),
        .I4(seccnt_reg[12]),
        .I5(seccnt_reg[11]),
        .O(\refresh[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \refresh[6]_inv_i_1 
       (.I0(refresh_reg[4]),
        .I1(refresh_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(refresh_reg[3]),
        .I5(refresh_reg[5]),
        .O(p_0_in[6]));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[0] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[1] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[2] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[2]),
        .Q(refresh_reg[2]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[3] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(\refresh_reg[3]_0 ),
        .Q(refresh_reg[3]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[4] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[4]),
        .Q(refresh_reg[4]),
        .R(\refresh[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \refresh_reg[5] 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[5]),
        .Q(refresh_reg[5]),
        .R(\refresh[5]_i_1_n_0 ));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \refresh_reg[6]_inv 
       (.C(clk_peripheral),
        .CE(\refresh_reg[6]_inv_0 ),
        .D(p_0_in[6]),
        .Q(\refresh_reg[6]_inv_0 ),
        .S(\refresh[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_11
       (.I0(registers_0_rd_data_o[1]),
        .I1(registers_0_rd_data_o[0]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[7]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[6]),
        .O(sda_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sda_o_i_12
       (.I0(registers_0_rd_data_o[5]),
        .I1(registers_0_rd_data_o[4]),
        .I2(sda_o_i_2[1]),
        .I3(registers_0_rd_data_o[3]),
        .I4(sda_o_i_2[0]),
        .I5(registers_0_rd_data_o[2]),
        .O(sda_o_i_12_n_0));
  MUXF7 sda_o_reg_i_7
       (.I0(sda_o_i_11_n_0),
        .I1(sda_o_i_12_n_0),
        .O(\cnt_reg[2] ),
        .S(sda_o_i_2[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \seccnt[0]_i_1 
       (.I0(\refresh[5]_i_4_n_0 ),
        .I1(\refresh[5]_i_3_n_0 ),
        .I2(seccnt_reg[24]),
        .I3(seccnt_reg[23]),
        .O(\seccnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \seccnt[0]_i_3 
       (.I0(\seccnt_reg_n_0_[0] ),
        .O(\seccnt[0]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \seccnt_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_7 ),
        .Q(\seccnt_reg_n_0_[0] ),
        .S(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\seccnt_reg[0]_i_2_n_0 ,\seccnt_reg[0]_i_2_n_1 ,\seccnt_reg[0]_i_2_n_2 ,\seccnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\seccnt_reg[0]_i_2_n_4 ,\seccnt_reg[0]_i_2_n_5 ,\seccnt_reg[0]_i_2_n_6 ,\seccnt_reg[0]_i_2_n_7 }),
        .S({\seccnt_reg_n_0_[3] ,\seccnt_reg_n_0_[2] ,\seccnt_reg_n_0_[1] ,\seccnt[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[10] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_5 ),
        .Q(seccnt_reg[10]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[11] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_4 ),
        .Q(seccnt_reg[11]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[12] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_7 ),
        .Q(seccnt_reg[12]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[12]_i_1 
       (.CI(\seccnt_reg[8]_i_1_n_0 ),
        .CO({\seccnt_reg[12]_i_1_n_0 ,\seccnt_reg[12]_i_1_n_1 ,\seccnt_reg[12]_i_1_n_2 ,\seccnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[12]_i_1_n_4 ,\seccnt_reg[12]_i_1_n_5 ,\seccnt_reg[12]_i_1_n_6 ,\seccnt_reg[12]_i_1_n_7 }),
        .S(seccnt_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[13] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_6 ),
        .Q(seccnt_reg[13]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[14] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_5 ),
        .Q(seccnt_reg[14]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[15] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[12]_i_1_n_4 ),
        .Q(seccnt_reg[15]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[16] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_7 ),
        .Q(seccnt_reg[16]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[16]_i_1 
       (.CI(\seccnt_reg[12]_i_1_n_0 ),
        .CO({\seccnt_reg[16]_i_1_n_0 ,\seccnt_reg[16]_i_1_n_1 ,\seccnt_reg[16]_i_1_n_2 ,\seccnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[16]_i_1_n_4 ,\seccnt_reg[16]_i_1_n_5 ,\seccnt_reg[16]_i_1_n_6 ,\seccnt_reg[16]_i_1_n_7 }),
        .S(seccnt_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[17] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_6 ),
        .Q(seccnt_reg[17]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[18] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_5 ),
        .Q(seccnt_reg[18]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[19] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[16]_i_1_n_4 ),
        .Q(seccnt_reg[19]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_6 ),
        .Q(\seccnt_reg_n_0_[1] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[20] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_7 ),
        .Q(seccnt_reg[20]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[20]_i_1 
       (.CI(\seccnt_reg[16]_i_1_n_0 ),
        .CO({\seccnt_reg[20]_i_1_n_0 ,\seccnt_reg[20]_i_1_n_1 ,\seccnt_reg[20]_i_1_n_2 ,\seccnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[20]_i_1_n_4 ,\seccnt_reg[20]_i_1_n_5 ,\seccnt_reg[20]_i_1_n_6 ,\seccnt_reg[20]_i_1_n_7 }),
        .S(seccnt_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[21] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_6 ),
        .Q(seccnt_reg[21]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[22] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_5 ),
        .Q(seccnt_reg[22]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[23] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[20]_i_1_n_4 ),
        .Q(seccnt_reg[23]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[24] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_7 ),
        .Q(seccnt_reg[24]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[24]_i_1 
       (.CI(\seccnt_reg[20]_i_1_n_0 ),
        .CO({\seccnt_reg[24]_i_1_n_0 ,\seccnt_reg[24]_i_1_n_1 ,\seccnt_reg[24]_i_1_n_2 ,\seccnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[24]_i_1_n_4 ,\seccnt_reg[24]_i_1_n_5 ,\seccnt_reg[24]_i_1_n_6 ,\seccnt_reg[24]_i_1_n_7 }),
        .S(seccnt_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[25] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_6 ),
        .Q(seccnt_reg[25]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[26] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_5 ),
        .Q(seccnt_reg[26]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[27] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[24]_i_1_n_4 ),
        .Q(seccnt_reg[27]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[28] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_7 ),
        .Q(seccnt_reg[28]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[28]_i_1 
       (.CI(\seccnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED [3],\seccnt_reg[28]_i_1_n_1 ,\seccnt_reg[28]_i_1_n_2 ,\seccnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[28]_i_1_n_4 ,\seccnt_reg[28]_i_1_n_5 ,\seccnt_reg[28]_i_1_n_6 ,\seccnt_reg[28]_i_1_n_7 }),
        .S(seccnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[29] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_6 ),
        .Q(seccnt_reg[29]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_5 ),
        .Q(\seccnt_reg_n_0_[2] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[30] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_5 ),
        .Q(seccnt_reg[30]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[31] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[28]_i_1_n_4 ),
        .Q(seccnt_reg[31]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[0]_i_2_n_4 ),
        .Q(\seccnt_reg_n_0_[3] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_7 ),
        .Q(\seccnt_reg_n_0_[4] ),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[4]_i_1 
       (.CI(\seccnt_reg[0]_i_2_n_0 ),
        .CO({\seccnt_reg[4]_i_1_n_0 ,\seccnt_reg[4]_i_1_n_1 ,\seccnt_reg[4]_i_1_n_2 ,\seccnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[4]_i_1_n_4 ,\seccnt_reg[4]_i_1_n_5 ,\seccnt_reg[4]_i_1_n_6 ,\seccnt_reg[4]_i_1_n_7 }),
        .S({\seccnt_reg_n_0_[7] ,\seccnt_reg_n_0_[6] ,\seccnt_reg_n_0_[5] ,\seccnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_6 ),
        .Q(\seccnt_reg_n_0_[5] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[6] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_5 ),
        .Q(\seccnt_reg_n_0_[6] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[7] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[4]_i_1_n_4 ),
        .Q(\seccnt_reg_n_0_[7] ),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[8] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_7 ),
        .Q(seccnt_reg[8]),
        .R(\seccnt[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \seccnt_reg[8]_i_1 
       (.CI(\seccnt_reg[4]_i_1_n_0 ),
        .CO({\seccnt_reg[8]_i_1_n_0 ,\seccnt_reg[8]_i_1_n_1 ,\seccnt_reg[8]_i_1_n_2 ,\seccnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\seccnt_reg[8]_i_1_n_4 ,\seccnt_reg[8]_i_1_n_5 ,\seccnt_reg[8]_i_1_n_6 ,\seccnt_reg[8]_i_1_n_7 }),
        .S(seccnt_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \seccnt_reg[9] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\seccnt_reg[8]_i_1_n_6 ),
        .Q(seccnt_reg[9]),
        .R(\seccnt[0]_i_1_n_0 ));
  FDRE update_i_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_i_reg_6),
        .Q(update_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[10]_i_1 
       (.I0(p_0_in[2]),
        .I1(rtc_0_rd_reg_o[2]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [0]),
        .O(\wr_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[12]_i_1 
       (.I0(p_0_in[4]),
        .I1(rtc_0_rd_reg_o[4]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [1]),
        .O(\wr_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACFFFFACAC0000AC)) 
    \wr_data[13]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(rtc_0_rd_reg_o[5]),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .I5(\wr_data_reg[13]_0 [2]),
        .O(\wr_data[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFE)) 
    \wr_data[14]_i_1 
       (.I0(\rd_data_o[7]_i_3_n_0 ),
        .I1(\rd_data_o[7]_i_4_n_0 ),
        .I2(\refresh_reg[6]_inv_0 ),
        .I3(update_i_reg_6),
        .I4(update_i_reg_0),
        .O(\wr_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_data[14]_i_2 
       (.I0(update_i_reg_0),
        .I1(update_i_reg_6),
        .O(\wr_data[14]_i_2_n_0 ));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[0] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [0]),
        .Q(\wr_data_reg[14]_0 [0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[10] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[10]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[11] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [10]),
        .Q(\wr_data_reg[14]_0 [11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[12] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[12]_i_1_n_0 ),
        .Q(\wr_data_reg[14]_0 [12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[13] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[13]_i_1__0_n_0 ),
        .Q(\wr_data_reg[14]_0 [13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[14] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data[14]_i_2_n_0 ),
        .Q(\wr_data_reg[14]_0 [14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[1] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [1]),
        .Q(\wr_data_reg[14]_0 [1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[2] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [2]),
        .Q(\wr_data_reg[14]_0 [2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[3] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [3]),
        .Q(\wr_data_reg[14]_0 [3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[4] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [4]),
        .Q(\wr_data_reg[14]_0 [4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[5] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [5]),
        .Q(\wr_data_reg[14]_0 [5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[6] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [6]),
        .Q(\wr_data_reg[14]_0 [6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[7] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [7]),
        .Q(\wr_data_reg[14]_0 [7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[8] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [8]),
        .Q(\wr_data_reg[14]_0 [8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA" *) 
  (* X_INTERFACE_MODE = "MASTER" *) 
  FDRE \wr_data_reg[9] 
       (.C(clk_peripheral),
        .CE(\wr_data[14]_i_1_n_0 ),
        .D(\wr_data_reg[11]_0 [9]),
        .Q(\wr_data_reg[14]_0 [9]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN" *) 
  FDRE wr_en_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\wr_data[14]_i_1_n_0 ),
        .Q(wr_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc" *) 
module zxnexys_zxrtc_0_0_rtc
   (sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_0,
    sda_o,
    D,
    Q,
    ack_reg_0,
    \tmp_reg[0]_0 ,
    \bcnt_reg[0]_0 ,
    \wr_reg_o_reg[3]_0 ,
    update_t_reg_1,
    \data_o_reg[0]_0 ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_2 ,
    \wr_reg_o_reg[1]_0 ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_1 ,
    \wr_reg_o_reg[4]_3 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_2,
    update_t_reg_3,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_2 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_4 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[0]_0 ,
    \wr_reg_o_reg[3]_3 ,
    update_i_reg,
    \wr_reg_o_reg[3]_4 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \wr_reg_o_reg[5]_8 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_5 ,
    \wr_reg_o_reg[3]_5 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_6 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_7 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[1]_1 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \data_o_reg[7]_1 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_11 ,
    \wr_reg_o_reg[0]_1 ,
    E,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[5]_12 ,
    \data_o_reg[4]_0 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_13 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_9 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \wr_reg_o_reg[4]_11 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_12 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[4]_1 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[0]_3 ,
    \data_o_reg[3]_1 ,
    \wr_reg_o_reg[2]_1 ,
    \data_o_reg[0]_4 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2]_0 ,
    \bcnt_reg[1]_0 ,
    old_scl_reg_0,
    \cnt_reg[1]_0 ,
    \bcnt_reg[1]_1 ,
    ack14_out,
    \bcnt_reg[0]_1 ,
    \cnt_reg[0]_0 ,
    \wr_reg_o_reg[2]_2 ,
    \sda_sr_reg[1]_0 ,
    \scl_sr_reg[1]_0 ,
    clk_peripheral,
    sda_reg_1,
    scl_reg_1,
    i2c_rw_reg_1,
    update_t_reg_4,
    reset,
    sda_o_reg_0,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_1,
    sda_i,
    scl_i);
  output sda_reg_0;
  output scl_reg_0;
  output i2c_rw_reg_0;
  output update_t_reg_0;
  output sda_o;
  output [5:0]D;
  output [2:0]Q;
  output ack_reg_0;
  output [0:0]\tmp_reg[0]_0 ;
  output \bcnt_reg[0]_0 ;
  output [10:0]\wr_reg_o_reg[3]_0 ;
  output update_t_reg_1;
  output \data_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\wr_reg_o_reg[1]_0 ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_2;
  output [0:0]update_t_reg_3;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_6 ;
  output \wr_reg_o_reg[5]_7 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output \wr_reg_o_reg[1]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output [4:0]\data_o_reg[7]_1 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_11 ;
  output [0:0]\wr_reg_o_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output \wr_reg_o_reg[5]_12 ;
  output [1:0]\data_o_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_13 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_9 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output [0:0]\wr_reg_o_reg[4]_10 ;
  output \wr_reg_o_reg[4]_11 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_12 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[4]_1 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[0]_3 ;
  output \data_o_reg[3]_1 ;
  output \wr_reg_o_reg[2]_1 ;
  output \data_o_reg[0]_4 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2]_0 ;
  output \bcnt_reg[1]_0 ;
  output old_scl_reg_0;
  output \cnt_reg[1]_0 ;
  output \bcnt_reg[1]_1 ;
  output ack14_out;
  output \bcnt_reg[0]_1 ;
  output \cnt_reg[0]_0 ;
  output \wr_reg_o_reg[2]_2 ;
  output [1:0]\sda_sr_reg[1]_0 ;
  output [1:0]\scl_sr_reg[1]_0 ;
  input clk_peripheral;
  input sda_reg_1;
  input scl_reg_1;
  input i2c_rw_reg_1;
  input update_t_reg_4;
  input reset;
  input sda_o_reg_0;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_1;
  input sda_i;
  input scl_i;

  wire [5:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack;
  wire ack14_out;
  wire ack_i_1_n_0;
  wire ack_reg_0;
  wire [10:0]bcnt;
  wire \bcnt[10]_i_1_n_0 ;
  wire \bcnt[10]_i_2_n_0 ;
  wire \bcnt[10]_i_5_n_0 ;
  wire \bcnt[10]_i_6_n_0 ;
  wire \bcnt[5]_i_2_n_0 ;
  wire \bcnt[8]_i_2_n_0 ;
  wire \bcnt[8]_i_3_n_0 ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[0]_1 ;
  wire \bcnt_reg[1]_0 ;
  wire \bcnt_reg[1]_1 ;
  wire clk_peripheral;
  wire [3:3]cnt;
  wire \cnt[0]_i_1_n_0 ;
  wire \cnt[0]_i_2_n_0 ;
  wire \cnt[1]_i_1_n_0 ;
  wire \cnt[2]_i_1_n_0 ;
  wire \cnt[3]_i_1_n_0 ;
  wire \cnt[3]_i_2_n_0 ;
  wire \cnt[3]_i_3_n_0 ;
  wire \cnt[3]_i_5_n_0 ;
  wire \cnt[3]_i_6_n_0 ;
  wire \cnt[3]_i_7_n_0 ;
  wire \cnt_reg[0]_0 ;
  wire \cnt_reg[1]_0 ;
  wire [2:0]\cnt_reg[2]_0 ;
  wire \data[10][7]_i_2_n_0 ;
  wire \data[11][7]_i_2_n_0 ;
  wire \data[11][7]_i_4_n_0 ;
  wire \data[12][7]_i_2_n_0 ;
  wire \data[13][7]_i_2_n_0 ;
  wire \data[14][7]_i_2_n_0 ;
  wire \data[17][7]_i_3_n_0 ;
  wire \data[18][7]_i_2_n_0 ;
  wire \data[19][7]_i_3_n_0 ;
  wire \data[20][7]_i_2_n_0 ;
  wire \data[20][7]_i_3_n_0 ;
  wire \data[22][7]_i_2_n_0 ;
  wire \data[23][7]_i_2_n_0 ;
  wire \data[23][7]_i_3_n_0 ;
  wire \data[24][7]_i_2_n_0 ;
  wire \data[25][7]_i_2_n_0 ;
  wire \data[26][7]_i_4_n_0 ;
  wire \data[28][7]_i_3_n_0 ;
  wire \data[29][7]_i_2_n_0 ;
  wire \data[30][7]_i_2_n_0 ;
  wire \data[32][7]_i_3_n_0 ;
  wire \data[34][7]_i_3_n_0 ;
  wire \data[36][7]_i_4_n_0 ;
  wire \data[37][7]_i_3_n_0 ;
  wire \data[38][7]_i_2_n_0 ;
  wire \data[3][7]_i_3_n_0 ;
  wire \data[3][7]_i_4_n_0 ;
  wire \data[41][7]_i_2_n_0 ;
  wire \data[42][7]_i_2_n_0 ;
  wire \data[43][7]_i_2_n_0 ;
  wire \data[44][7]_i_2_n_0 ;
  wire \data[44][7]_i_3_n_0 ;
  wire \data[44][7]_i_4_n_0 ;
  wire \data[46][7]_i_3_n_0 ;
  wire \data[47][7]_i_2_n_0 ;
  wire \data[48][7]_i_2_n_0 ;
  wire \data[48][7]_i_4_n_0 ;
  wire \data[49][7]_i_2_n_0 ;
  wire \data[4][3]_i_11_n_0 ;
  wire \data[4][5]_i_8_n_0 ;
  wire \data[51][7]_i_2_n_0 ;
  wire \data[52][7]_i_2_n_0 ;
  wire \data[52][7]_i_3_n_0 ;
  wire \data[52][7]_i_5_n_0 ;
  wire \data[53][7]_i_3_n_0 ;
  wire \data[53][7]_i_4_n_0 ;
  wire \data[53][7]_i_5_n_0 ;
  wire \data[54][7]_i_3_n_0 ;
  wire \data[54][7]_i_4_n_0 ;
  wire \data[55][7]_i_2_n_0 ;
  wire \data[56][7]_i_4_n_0 ;
  wire \data[57][7]_i_3_n_0 ;
  wire \data[58][7]_i_4_n_0 ;
  wire \data[58][7]_i_5_n_0 ;
  wire \data[59][7]_i_2_n_0 ;
  wire \data[60][7]_i_2_n_0 ;
  wire \data[60][7]_i_3_n_0 ;
  wire \data[61][7]_i_2_n_0 ;
  wire \data[61][7]_i_3_n_0 ;
  wire \data[62][7]_i_2_n_0 ;
  wire \data[63][7]_i_2_n_0 ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[0]_4 ;
  wire \data_o_reg[3]_0 ;
  wire \data_o_reg[3]_1 ;
  wire [1:0]\data_o_reg[4]_0 ;
  wire \data_o_reg[4]_1 ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire [4:0]\data_o_reg[7]_1 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg_0;
  wire i2c_rw_reg_1;
  wire old_scl;
  wire old_scl_reg_0;
  wire old_sda;
  wire [10:0]p_1_in;
  wire p_1_in_0;
  wire \ptr[0]_i_1_n_0 ;
  wire \ptr[1]_i_1_n_0 ;
  wire \ptr[1]_i_2_n_0 ;
  wire \ptr[2]_i_1_n_0 ;
  wire \ptr[2]_i_2_n_0 ;
  wire \ptr[2]_i_3_n_0 ;
  wire \ptr[3]_i_1_n_0 ;
  wire \ptr[3]_i_2_n_0 ;
  wire \ptr[3]_i_3_n_0 ;
  wire \ptr[3]_i_4_n_0 ;
  wire \ptr[3]_i_5_n_0 ;
  wire \ptr[3]_i_6_n_0 ;
  wire \ptr[4]_i_1_n_0 ;
  wire \ptr[4]_i_2_n_0 ;
  wire \ptr[4]_i_3_n_0 ;
  wire \ptr[5]_i_1_n_0 ;
  wire \ptr[5]_i_2_n_0 ;
  wire \ptr[5]_i_3_n_0 ;
  wire reset;
  wire [2:0]rtc_0_data_o;
  wire [3:0]rtc_0_wr_reg_o;
  wire scl_i;
  wire scl_reg_0;
  wire scl_reg_1;
  wire [1:0]\scl_sr_reg[1]_0 ;
  wire sda_i;
  wire sda_o;
  wire sda_o_i_10_n_0;
  wire sda_o_i_13_n_0;
  wire sda_o_i_14_n_0;
  wire sda_o_i_8_n_0;
  wire sda_o_i_9_n_0;
  wire sda_o_reg_0;
  wire sda_o_reg_1;
  wire sda_reg_0;
  wire sda_reg_1;
  wire [1:0]\sda_sr_reg[1]_0 ;
  wire [7:1]tmp;
  wire \tmp[7]_i_2_n_0 ;
  wire tmp_1;
  wire [0:0]\tmp_reg[0]_0 ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t2_out;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire [0:0]update_t_reg_3;
  wire update_t_reg_4;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[0]_1 ;
  wire [0:0]\wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[1]_1 ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire \wr_reg_o_reg[2]_2 ;
  wire [10:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[3]_9 ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire [0:0]\wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire \wr_reg_o_reg[4]_12 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire [0:0]\wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire \wr_reg_o_reg[5]_13 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire [0:0]\wr_reg_o_reg[5]_6 ;
  wire \wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  LUT4 #(
    .INIT(16'h4F44)) 
    ack_i_1
       (.I0(ack14_out),
        .I1(ack),
        .I2(reset),
        .I3(\bcnt_reg[1]_0 ),
        .O(ack_i_1_n_0));
  FDRE ack_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(ack_i_1_n_0),
        .Q(ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[0]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \bcnt[10]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(reset),
        .O(\bcnt[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \bcnt[10]_i_2 
       (.I0(ack14_out),
        .I1(reset),
        .I2(ack_reg_0),
        .I3(\bcnt[10]_i_5_n_0 ),
        .O(\bcnt[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h40444040)) 
    \bcnt[10]_i_3 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[10]),
        .I3(\bcnt[10]_i_6_n_0 ),
        .I4(bcnt[9]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \bcnt[10]_i_4 
       (.I0(sda_reg_0),
        .I1(old_sda),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(reset),
        .O(ack14_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[10]_i_5 
       (.I0(\bcnt[8]_i_3_n_0 ),
        .I1(bcnt[9]),
        .I2(bcnt[8]),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[10]),
        .O(\bcnt[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \bcnt[10]_i_6 
       (.I0(bcnt[7]),
        .I1(bcnt[6]),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[8]),
        .O(\bcnt[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \bcnt[1]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bcnt[2]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[0]),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0444444440000000)) 
    \bcnt[3]_i_1 
       (.I0(\bcnt[10]_i_5_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[1]),
        .I3(bcnt[0]),
        .I4(bcnt[2]),
        .I5(bcnt[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bcnt[4]_i_1 
       (.I0(ack_reg_0),
        .I1(bcnt[2]),
        .I2(bcnt[0]),
        .I3(bcnt[1]),
        .I4(bcnt[3]),
        .I5(bcnt[4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h82)) 
    \bcnt[5]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[5]_i_2_n_0 ),
        .I2(bcnt[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[5]_i_2 
       (.I0(bcnt[3]),
        .I1(bcnt[1]),
        .I2(bcnt[0]),
        .I3(bcnt[2]),
        .I4(bcnt[4]),
        .O(\bcnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \bcnt[6]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h08CC8000)) 
    \bcnt[7]_i_1 
       (.I0(\bcnt[8]_i_2_n_0 ),
        .I1(ack_reg_0),
        .I2(bcnt[6]),
        .I3(\bcnt[8]_i_3_n_0 ),
        .I4(bcnt[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h0A8A8A8A80000000)) 
    \bcnt[8]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[8]_i_2_n_0 ),
        .I2(\bcnt[8]_i_3_n_0 ),
        .I3(bcnt[7]),
        .I4(bcnt[6]),
        .I5(bcnt[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \bcnt[8]_i_2 
       (.I0(bcnt[10]),
        .I1(bcnt[6]),
        .I2(bcnt[7]),
        .I3(bcnt[8]),
        .I4(bcnt[9]),
        .O(\bcnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bcnt[8]_i_3 
       (.I0(bcnt[5]),
        .I1(bcnt[4]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .I4(bcnt[1]),
        .I5(bcnt[3]),
        .O(\bcnt[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \bcnt[9]_i_1 
       (.I0(ack_reg_0),
        .I1(\bcnt[10]_i_5_n_0 ),
        .I2(\bcnt[10]_i_6_n_0 ),
        .I3(bcnt[9]),
        .O(p_1_in[9]));
  FDSE #(
    .INIT(1'b0)) 
    \bcnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(bcnt[0]),
        .S(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[10] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[10]),
        .Q(bcnt[10]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(bcnt[1]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[2]),
        .Q(bcnt[2]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[3]),
        .Q(bcnt[3]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[4] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[4]),
        .Q(bcnt[4]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[5] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[5]),
        .Q(bcnt[5]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[6] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[6]),
        .Q(bcnt[6]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[7] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[7]),
        .Q(bcnt[7]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[8] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[8]),
        .Q(bcnt[8]),
        .R(\bcnt[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bcnt_reg[9] 
       (.C(clk_peripheral),
        .CE(\bcnt[10]_i_2_n_0 ),
        .D(p_1_in[9]),
        .Q(bcnt[9]),
        .R(\bcnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001F1F1F001F)) 
    \cnt[0]_i_1 
       (.I0(ack),
        .I1(\cnt[3]_i_7_n_0 ),
        .I2(\cnt[3]_i_6_n_0 ),
        .I3(\cnt[0]_i_2_n_0 ),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \cnt[0]_i_2 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(sda_reg_0),
        .I3(old_sda),
        .O(\cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEEFEEEE)) 
    \cnt[1]_i_1 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack_reg_0),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(\tmp[7]_i_2_n_0 ),
        .O(\cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    \cnt[1]_i_2 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(ack),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(ack_reg_0));
  LUT6 #(
    .INIT(64'h4444440000000040)) 
    \cnt[2]_i_1 
       (.I0(old_scl),
        .I1(scl_reg_0),
        .I2(cnt),
        .I3(\cnt_reg[2]_0 [1]),
        .I4(\cnt_reg[2]_0 [0]),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6000)) 
    \cnt[3]_i_1 
       (.I0(old_sda),
        .I1(sda_reg_0),
        .I2(scl_reg_0),
        .I3(old_scl),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[3]_i_3_n_0 ),
        .O(\cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFEFAF)) 
    \cnt[3]_i_2 
       (.I0(\bcnt_reg[1]_0 ),
        .I1(ack),
        .I2(\cnt[3]_i_5_n_0 ),
        .I3(\cnt[3]_i_6_n_0 ),
        .I4(\cnt[3]_i_7_n_0 ),
        .O(\cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000008)) 
    \cnt[3]_i_3 
       (.I0(\cnt[3]_i_6_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(ack),
        .O(\cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \cnt[3]_i_4 
       (.I0(sda_o_i_9_n_0),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt[3]_i_6_n_0 ),
        .O(\bcnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \cnt[3]_i_5 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [2]),
        .I4(\tmp[7]_i_2_n_0 ),
        .I5(\cnt[0]_i_2_n_0 ),
        .O(\cnt[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \cnt[3]_i_6 
       (.I0(scl_reg_0),
        .I1(old_scl),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(cnt),
        .I5(\cnt_reg[2]_0 [2]),
        .O(\cnt[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cnt[3]_i_7 
       (.I0(sda_o_i_10_n_0),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(bcnt[0]),
        .O(\cnt[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[0]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[1]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[2]_i_1_n_0 ),
        .Q(\cnt_reg[2]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(clk_peripheral),
        .CE(\cnt[3]_i_1_n_0 ),
        .D(\cnt[3]_i_2_n_0 ),
        .Q(cnt),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[0][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[0][0]_0 ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \data[0][3]_i_1 
       (.I0(\goreg_bm.dout_i_reg[11]_5 ),
        .I1(\data_reg[0][0] ),
        .O(\goreg_bm.dout_i_reg[11]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[0][3]_i_2 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\data_reg[0][3] ),
        .O(\data_o_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h0010FF1000100010)) 
    \data[0][3]_i_3 
       (.I0(dout[11]),
        .I1(dout[8]),
        .I2(\data_reg[8][0] ),
        .I3(update_t_reg_1),
        .I4(Q[0]),
        .I5(\data[4][3]_i_11_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[10][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[11][7]_i_4_n_0 ),
        .I5(\data[10][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_4 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \data[10][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[9]),
        .I2(dout[11]),
        .I3(dout[8]),
        .I4(\data_reg[14][0]_0 ),
        .I5(\data_reg[19][0] ),
        .O(\data[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[11][7]_i_1 
       (.I0(\data[11][7]_i_2_n_0 ),
        .I1(\data_reg[11][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \data[11][7]_i_2 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(update_t_reg_1),
        .I4(dout[8]),
        .I5(dout[9]),
        .O(\data[11][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[11][7]_i_4 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[2]),
        .O(\data[11][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[12][7]_i_1 
       (.I0(\data[12][7]_i_2_n_0 ),
        .I1(\data[60][7]_i_3_n_0 ),
        .I2(\data_reg[12][0] ),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[3][5]_0 ),
        .O(\goreg_bm.dout_i_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \data[12][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .O(\data[12][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0404FF0004040000)) 
    \data[13][7]_i_1 
       (.I0(\data[13][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(dout[11]),
        .I4(update_t_reg_1),
        .I5(\data_reg[13][0] ),
        .O(\wr_reg_o_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[13][7]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[13][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \data[14][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(\data[44][7]_i_2_n_0 ),
        .I2(\data_reg[14][0]_0 ),
        .I3(dout[13]),
        .I4(\data_reg[14][0] ),
        .I5(\data[44][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7FF)) 
    \data[14][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(\wr_data_reg[11] ),
        .I4(update_t_reg_0),
        .I5(Q[1]),
        .O(\data[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \data[15][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(Q[2]),
        .I3(\data[47][7]_i_2_n_0 ),
        .I4(\data_reg[15][0] ),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_9 ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \data[16][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data_reg[61][0] ),
        .I5(\data_reg[16][0] ),
        .O(\wr_reg_o_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00FF202000002020)) 
    \data[17][7]_i_1 
       (.I0(dout[12]),
        .I1(underflow),
        .I2(\data_reg[17][0] ),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \data[17][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[17][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40404F4040404040)) 
    \data[18][7]_i_1 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(dout[12]),
        .I4(underflow),
        .I5(\data_reg[18][0] ),
        .O(\wr_reg_o_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \data[18][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .O(\data[18][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[19][7]_i_1 
       (.I0(\data_reg[19][0] ),
        .I1(\data_reg[19][0]_0 ),
        .I2(\data[52][7]_i_5_n_0 ),
        .I3(\data[19][7]_i_3_n_0 ),
        .I4(\data[22][7]_i_2_n_0 ),
        .I5(update_t_reg_1),
        .O(\goreg_bm.dout_i_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \data[19][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[19][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[1][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[1][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0000020200FF0202)) 
    \data[1][3]_i_3 
       (.I0(\data_reg[17][0] ),
        .I1(dout[12]),
        .I2(underflow),
        .I3(\data[17][7]_i_3_n_0 ),
        .I4(update_t_reg_1),
        .I5(Q[1]),
        .O(\goreg_bm.dout_i_reg[12]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[1][6]_i_2 
       (.I0(dout[6]),
        .I1(\data_o_reg[7]_1 [3]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[6] ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \data[20][7]_i_1 
       (.I0(\data[20][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(Q[0]),
        .I3(\data[20][7]_i_3_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[20][0] ),
        .O(\wr_reg_o_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data[20][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[1]),
        .O(\data[20][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \data[20][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .O(\data[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2020FF2020202020)) 
    \data[21][7]_i_1 
       (.I0(update_t_reg_1),
        .I1(Q[2]),
        .I2(\data[53][7]_i_4_n_0 ),
        .I3(\data_reg[59][0] ),
        .I4(dout[11]),
        .I5(\data_reg[21][0] ),
        .O(\wr_reg_o_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[22][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[22][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(\data_reg[14][0] ),
        .I4(\data_reg[22][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\wr_reg_o_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[22][7]_i_2 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[22][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEAAAAAAAAAAAAAA)) 
    \data[23][7]_i_1 
       (.I0(\data[23][7]_i_2_n_0 ),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\data[23][7]_i_3_n_0 ),
        .O(update_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[23][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[9]),
        .I3(\data_reg[53][0] ),
        .I4(dout[11]),
        .I5(dout[13]),
        .O(\data[23][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[23][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[23][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \data[24][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[58][7]_i_4_n_0 ),
        .I4(\data[24][7]_i_2_n_0 ),
        .I5(\data_reg[58][0] ),
        .O(\wr_reg_o_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \data[24][7]_i_2 
       (.I0(dout[13]),
        .I1(dout[9]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(underflow),
        .O(\data[24][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \data[25][7]_i_1 
       (.I0(\data[25][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[61][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[25][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(\data_reg[49][0] ),
        .I4(dout[10]),
        .I5(dout[13]),
        .O(\data[25][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \data[26][7]_i_3 
       (.I0(Q[2]),
        .I1(update_t_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[26][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[26][7]_i_4 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[26][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \data[27][7]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data_reg[27][0] ),
        .O(\wr_reg_o_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data[28][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\data[28][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[28][7]_i_3 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[28][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[29][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[29][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \data[29][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(\data_reg[53][0] ),
        .O(\data[29][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    \data[2][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(update_t_reg_1),
        .I3(underflow),
        .I4(\data_reg[2][0] ),
        .I5(\data_reg[2][0]_0 ),
        .O(\data_o_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h11111111000000F0)) 
    \data[2][3]_i_3 
       (.I0(\data[18][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\data_reg[18][0] ),
        .I3(dout[12]),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \data[2][5]_i_5 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(\data[48][7]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[30][7]_i_1 
       (.I0(\data[30][7]_i_2_n_0 ),
        .I1(\data[58][7]_i_4_n_0 ),
        .I2(\data_reg[53][0] ),
        .I3(dout[13]),
        .I4(dout[8]),
        .I5(\data_reg[30][0] ),
        .O(\goreg_bm.dout_i_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \data[30][7]_i_2 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[30][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \data[31][7]_i_1 
       (.I0(dout[13]),
        .I1(\data_reg[47][0]_0 ),
        .I2(\data_reg[59][0] ),
        .I3(update_t_reg_1),
        .I4(Q[2]),
        .I5(\data[63][7]_i_2_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_2 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \data[32][7]_i_1 
       (.I0(\data_reg[32][0] ),
        .I1(\data[32][7]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(update_t_reg_1),
        .I5(\data[38][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_8 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data[32][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[0]),
        .O(\data[32][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[33][7]_i_1 
       (.I0(\data[43][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(\data[44][7]_i_3_n_0 ),
        .I3(\data_reg[33][0]_0 ),
        .I4(\data_reg[33][0] ),
        .I5(\data[53][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \data[34][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[2]),
        .O(\data[34][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \data[35][7]_i_1 
       (.I0(\data_reg[35][0]_0 ),
        .I1(\data_reg[35][0] ),
        .I2(\data[3][7]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[36][7]_i_1 
       (.I0(\data_reg[36][0] ),
        .I1(\data_reg[36][0]_0 ),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[36][7]_i_4_n_0 ),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[36][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .O(\data[36][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    \data[37][7]_i_1 
       (.I0(\data_reg[37][0] ),
        .I1(underflow),
        .I2(update_t_reg_1),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(\data[37][7]_i_3_n_0 ),
        .O(\guf.guf1.underflow_i_reg ));
  LUT6 #(
    .INIT(64'h0110000000000000)) 
    \data[37][7]_i_3 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(Q[0]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[37][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44440F0044440000)) 
    \data[38][7]_i_1 
       (.I0(\data[54][7]_i_4_n_0 ),
        .I1(\data[38][7]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(dout[13]),
        .I4(update_t_reg_1),
        .I5(\data_reg[38][0] ),
        .O(\goreg_bm.dout_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[38][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[1]),
        .O(\data[38][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h4444444F)) 
    \data[39][7]_i_1 
       (.I0(\data_reg[39][0] ),
        .I1(\data_reg[47][0] ),
        .I2(\data[55][7]_i_2_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .O(\wr_reg_o_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[3][0]_i_2 
       (.I0(dout[0]),
        .I1(rtc_0_data_o[0]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][3]_i_1 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .O(\data_o_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .O(\data_o_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][5]_i_1 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[5]),
        .O(\data_o_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][6]_i_1 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[6]),
        .O(\data_o_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF000200020002)) 
    \data[3][7]_i_1 
       (.I0(\data[3][7]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[3][7]_i_4_n_0 ),
        .I4(\data_reg[3][5] ),
        .I5(\data_reg[3][5]_0 ),
        .O(\wr_reg_o_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[3][7]_i_2 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[7]),
        .O(\data_o_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0014)) 
    \data[3][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(Q[1]),
        .O(\data[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[3][7]_i_4 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .O(\data[3][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \data[40][7]_i_1 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(update_t_reg_1),
        .I4(\data_reg[33][0] ),
        .I5(\data_reg[40][0] ),
        .O(\wr_reg_o_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[41][7]_i_1 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[41][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[5]_11 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \data[41][7]_i_2 
       (.I0(dout[8]),
        .I1(dout[13]),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[10]),
        .I5(\data_reg[33][0] ),
        .O(\data[41][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \data[42][7]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(\data[3][7]_i_3_n_0 ),
        .I5(\data[42][7]_i_2_n_0 ),
        .O(\wr_reg_o_reg[3]_6 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \data[42][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[11]),
        .I2(\data_reg[42][0] ),
        .I3(dout[10]),
        .I4(dout[13]),
        .I5(dout[9]),
        .O(\data[42][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    \data[43][7]_i_1 
       (.I0(\data_reg[43][0] ),
        .I1(\data_reg[47][0] ),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\data[43][7]_i_2_n_0 ),
        .I5(\data[3][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \data[43][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(Q[2]),
        .O(\data[43][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[44][7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\data[44][7]_i_2_n_0 ),
        .I3(\data[44][7]_i_3_n_0 ),
        .I4(\data[44][7]_i_4_n_0 ),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[44][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .O(\data[44][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \data[44][7]_i_3 
       (.I0(\wr_data_reg[11] ),
        .I1(update_t_reg_0),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[44][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \data[44][7]_i_4 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[11]),
        .I3(dout[8]),
        .O(\data[44][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0202FF0002020000)) 
    \data[45][7]_i_1 
       (.I0(\data[61][7]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(\data_reg[45][0] ),
        .I4(update_t_reg_1),
        .I5(\data_reg[45][0]_0 ),
        .O(\wr_reg_o_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \data[46][7]_i_3 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(rtc_0_wr_reg_o[3]),
        .O(\data[46][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \data[47][7]_i_1 
       (.I0(Q[1]),
        .I1(\data[47][7]_i_2_n_0 ),
        .I2(\data[53][7]_i_5_n_0 ),
        .I3(\data_reg[47][0]_0 ),
        .I4(dout[13]),
        .I5(\data_reg[47][0] ),
        .O(\wr_reg_o_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[47][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[47][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[48][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[48][7]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(\data_reg[12][0] ),
        .I5(\data[48][7]_i_4_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data[48][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[48][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8200)) 
    \data[48][7]_i_4 
       (.I0(dout[12]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[13]),
        .O(\data[48][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5503550055005500)) 
    \data[49][7]_i_1 
       (.I0(\data[49][7]_i_2_n_0 ),
        .I1(\data_reg[33][0]_0 ),
        .I2(\data_reg[49][0] ),
        .I3(update_t_reg_1),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\goreg_bm.dout_i_reg[13]_4 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \data[49][7]_i_2 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[1]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[2]),
        .O(\data[49][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0FFFCCCC)) 
    \data[4][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[4][0] ),
        .I3(\data_reg[4][0]_0 ),
        .I4(underflow),
        .I5(update_t_reg_1),
        .O(\data_o_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][1]_i_2 
       (.I0(dout[1]),
        .I1(rtc_0_data_o[1]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CC0ACCA)) 
    \data[4][2]_i_2 
       (.I0(dout[2]),
        .I1(rtc_0_data_o[2]),
        .I2(\wr_data_reg[11] ),
        .I3(update_t_reg_0),
        .I4(underflow),
        .O(\goreg_bm.dout_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h2828EB28)) 
    \data[4][3]_i_10 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[3]),
        .I4(underflow),
        .O(\data_o_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \data[4][3]_i_11 
       (.I0(Q[1]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .O(\data[4][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808F80)) 
    \data[4][3]_i_3 
       (.I0(\data[4][3]_i_11_n_0 ),
        .I1(Q[0]),
        .I2(update_t_reg_1),
        .I3(\data_reg[36][0]_0 ),
        .I4(dout[13]),
        .I5(dout[8]),
        .O(\wr_reg_o_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \data[4][3]_i_7 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .O(update_t_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[4][5]_i_6 
       (.I0(update_t_reg_1),
        .I1(Q[0]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[4][5]_i_8_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data[4][5]_i_8 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(Q[2]),
        .O(\data[4][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \data[50][7]_i_1 
       (.I0(\data_reg[50][0] ),
        .I1(\data[52][7]_i_5_n_0 ),
        .I2(\data[58][7]_i_5_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[1]),
        .I5(update_t_reg_1),
        .O(\wr_reg_o_reg[3]_7 ));
  LUT6 #(
    .INIT(64'h808000FF00FF8080)) 
    \data[51][7]_i_1 
       (.I0(dout[12]),
        .I1(dout[13]),
        .I2(\data_reg[3][5] ),
        .I3(\data[51][7]_i_2_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \data[51][7]_i_2 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[0]),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\data[51][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \data[52][7]_i_1 
       (.I0(\data[52][7]_i_2_n_0 ),
        .I1(\data[52][7]_i_3_n_0 ),
        .I2(dout[9]),
        .I3(dout[8]),
        .I4(\data_reg[52][0] ),
        .I5(\data[52][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF9FFFFFF)) 
    \data[52][7]_i_2 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\data[52][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data[52][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .O(\data[52][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \data[52][7]_i_5 
       (.I0(underflow),
        .I1(dout[12]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .I4(dout[11]),
        .O(\data[52][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    \data[53][7]_i_1 
       (.I0(\data_reg[53][0] ),
        .I1(dout[11]),
        .I2(dout[9]),
        .I3(\data[53][7]_i_3_n_0 ),
        .I4(\data[53][7]_i_4_n_0 ),
        .I5(\data[53][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \data[53][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(dout[13]),
        .I3(dout[8]),
        .O(\data[53][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \data[53][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(rtc_0_wr_reg_o[1]),
        .O(\data[53][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data[53][7]_i_5 
       (.I0(Q[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\data[53][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888888F888888)) 
    \data[54][7]_i_1 
       (.I0(\data_reg[20][0] ),
        .I1(\data[54][7]_i_3_n_0 ),
        .I2(\data[54][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[0]),
        .O(\wr_reg_o_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h09000000)) 
    \data[54][7]_i_3 
       (.I0(update_t_reg_0),
        .I1(\wr_data_reg[11] ),
        .I2(underflow),
        .I3(dout[13]),
        .I4(dout[9]),
        .O(\data[54][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \data[54][7]_i_4 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[0]),
        .O(\data[54][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \data[55][7]_i_1 
       (.I0(\data[55][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data_reg[39][0] ),
        .I4(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF7FFFFFFF)) 
    \data[55][7]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(rtc_0_wr_reg_o[1]),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data[55][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000011110F001111)) 
    \data[56][7]_i_1 
       (.I0(\data_reg[40][0] ),
        .I1(\data_reg[49][0] ),
        .I2(\data[56][7]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(update_t_reg_1),
        .I5(rtc_0_wr_reg_o[1]),
        .O(\wr_reg_o_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \data[56][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[56][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h404000FF00FF4040)) 
    \data[57][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(dout[12]),
        .I2(dout[13]),
        .I3(\data[57][7]_i_3_n_0 ),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\goreg_bm.dout_i_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \data[57][7]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[1]),
        .I4(rtc_0_wr_reg_o[1]),
        .I5(Q[0]),
        .O(\data[57][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \data[58][7]_i_1 
       (.I0(\data_reg[35][0] ),
        .I1(dout[13]),
        .I2(dout[9]),
        .I3(\data_reg[58][0] ),
        .I4(\data[58][7]_i_4_n_0 ),
        .I5(\data[58][7]_i_5_n_0 ),
        .O(\goreg_bm.dout_i_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \data[58][7]_i_4 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(Q[1]),
        .I2(update_t_reg_0),
        .I3(\wr_data_reg[11] ),
        .O(\data[58][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \data[58][7]_i_5 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[58][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \data[59][7]_i_1 
       (.I0(\data[59][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(update_t_reg_1),
        .I3(Q[0]),
        .I4(\data_reg[43][0] ),
        .I5(\data_reg[59][0] ),
        .O(\wr_reg_o_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \data[59][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .O(\data[59][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[5][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[5][0] ),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    \data[5][3]_i_3 
       (.I0(update_t_reg_1),
        .I1(\data_reg[13][0] ),
        .I2(dout[11]),
        .I3(\data[37][7]_i_3_n_0 ),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(Q[2]),
        .O(\goreg_bm.dout_i_reg[11]_3 ));
  LUT6 #(
    .INIT(64'hF3C0AAAAAAAAF3C0)) 
    \data[5][4]_i_2 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(underflow),
        .I2(\data_reg[5][4] ),
        .I3(dout[4]),
        .I4(update_t_reg_0),
        .I5(\wr_data_reg[11] ),
        .O(\data_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \data[5][4]_i_3 
       (.I0(Q[2]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(Q[0]),
        .I4(\data[44][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[5]_13 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \data[60][7]_i_1 
       (.I0(\data[60][7]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(rtc_0_wr_reg_o[0]),
        .I4(rtc_0_wr_reg_o[3]),
        .I5(\data[60][7]_i_3_n_0 ),
        .O(\wr_reg_o_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \data[60][7]_i_2 
       (.I0(update_t_reg_1),
        .I1(dout[13]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[11]),
        .I5(\data_reg[49][0] ),
        .O(\data[60][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[60][7]_i_3 
       (.I0(Q[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[60][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \data[61][7]_i_1 
       (.I0(\data[61][7]_i_2_n_0 ),
        .I1(\data[61][7]_i_3_n_0 ),
        .I2(dout[13]),
        .I3(dout[10]),
        .I4(\data_reg[45][0] ),
        .I5(\data_reg[61][0] ),
        .O(\goreg_bm.dout_i_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \data[61][7]_i_2 
       (.I0(Q[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(rtc_0_wr_reg_o[1]),
        .O(\data[61][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[61][7]_i_3 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[61][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF080008000800)) 
    \data[62][7]_i_1 
       (.I0(Q[1]),
        .I1(update_t_reg_1),
        .I2(rtc_0_wr_reg_o[0]),
        .I3(\data[62][7]_i_2_n_0 ),
        .I4(\data_reg[62][0] ),
        .I5(\data_reg[62][0]_0 ),
        .O(\wr_reg_o_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data[62][7]_i_2 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data[62][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[0]),
        .O(\data_o_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][1]_i_1 
       (.I0(rtc_0_data_o[1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[1]),
        .O(\data_o_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \data[63][2]_i_1 
       (.I0(rtc_0_data_o[2]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[2]),
        .O(\data_o_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h88888888000F0000)) 
    \data[63][7]_i_1 
       (.I0(\data[63][7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\data_reg[47][0]_0 ),
        .I3(\data_reg[63][0] ),
        .I4(dout[13]),
        .I5(update_t_reg_1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \data[63][7]_i_2 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(rtc_0_wr_reg_o[3]),
        .I2(rtc_0_wr_reg_o[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\data[63][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCCAAAAAAAA0FCC)) 
    \data[6][0]_i_1 
       (.I0(rtc_0_data_o[0]),
        .I1(dout[0]),
        .I2(\data_reg[6][4] [0]),
        .I3(underflow),
        .I4(\wr_data_reg[11] ),
        .I5(update_t_reg_0),
        .O(\data_o_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h2828EBEBEB28EB28)) 
    \data[6][4]_i_1 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(dout[4]),
        .I4(\data_reg[6][4] [1]),
        .I5(underflow),
        .O(\data_o_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \data[6][7]_i_3 
       (.I0(Q[0]),
        .I1(rtc_0_wr_reg_o[1]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(Q[2]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(Q[1]),
        .O(\wr_reg_o_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \data[7][7]_i_1 
       (.I0(\data[14][7]_i_2_n_0 ),
        .I1(rtc_0_wr_reg_o[0]),
        .I2(rtc_0_wr_reg_o[3]),
        .I3(\data[11][7]_i_2_n_0 ),
        .I4(dout[10]),
        .I5(dout[11]),
        .O(\wr_reg_o_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h10101F1010101010)) 
    \data[8][7]_i_1 
       (.I0(\data[32][7]_i_3_n_0 ),
        .I1(\data[12][7]_i_2_n_0 ),
        .I2(update_t_reg_1),
        .I3(dout[11]),
        .I4(dout[8]),
        .I5(\data_reg[8][0] ),
        .O(\goreg_bm.dout_i_reg[11] ));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    \data[9][7]_i_1 
       (.I0(\data_reg[9][0] ),
        .I1(\data_reg[3][5]_0 ),
        .I2(\data[32][7]_i_3_n_0 ),
        .I3(rtc_0_wr_reg_o[3]),
        .I4(rtc_0_wr_reg_o[0]),
        .I5(\data[11][7]_i_4_n_0 ),
        .O(\wr_reg_o_reg[3]_8 ));
  FDRE \data_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(\tmp_reg[0]_0 ),
        .Q(rtc_0_data_o[0]),
        .R(1'b0));
  FDRE \data_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[1]),
        .Q(rtc_0_data_o[1]),
        .R(1'b0));
  FDRE \data_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[2]),
        .Q(rtc_0_data_o[2]),
        .R(1'b0));
  FDRE \data_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[3]),
        .Q(\data_o_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[4]),
        .Q(\data_o_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[5]),
        .Q(\data_o_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_o_reg[6] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[6]),
        .Q(\data_o_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_o_reg[7] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(tmp[7]),
        .Q(\data_o_reg[7]_1 [4]),
        .R(1'b0));
  MUXF7 \data_reg[34][7]_i_1 
       (.I0(\data_reg[34][0] ),
        .I1(\data[34][7]_i_3_n_0 ),
        .O(update_t_reg_2),
        .S(update_t_reg_1));
  MUXF7 \data_reg[46][7]_i_1 
       (.I0(\data_reg[46][0] ),
        .I1(\data[46][7]_i_3_n_0 ),
        .O(update_t_reg_3),
        .S(update_t_reg_1));
  FDRE i2c_rw_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(i2c_rw_reg_1),
        .Q(i2c_rw_reg_0),
        .R(1'b0));
  FDRE old_scl_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_reg_0),
        .Q(old_scl),
        .R(1'b0));
  FDRE old_sda_reg
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_reg_0),
        .Q(old_sda),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h74AA)) 
    \ptr[0]_i_1 
       (.I0(D[0]),
        .I1(\ptr[4]_i_2_n_0 ),
        .I2(\tmp_reg[0]_0 ),
        .I3(ack_reg_0),
        .O(\ptr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[1]_i_1 
       (.I0(\ptr[1]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[1]),
        .O(\ptr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55C3C3C3)) 
    \ptr[1]_i_2 
       (.I0(tmp[1]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .O(\ptr[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[2]_i_1 
       (.I0(D[2]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[2]_i_2_n_0 ),
        .O(\ptr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF6A6A6A006A6A6A)) 
    \ptr[2]_i_2 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .I3(sda_o_i_10_n_0),
        .I4(\ptr[2]_i_3_n_0 ),
        .I5(tmp[2]),
        .O(\ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ptr[2]_i_3 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(i2c_rw_reg_0),
        .O(\ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAA8AAAA)) 
    \ptr[3]_i_1 
       (.I0(D[3]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\ptr[3]_i_2_n_0 ),
        .I3(\ptr[3]_i_3_n_0 ),
        .I4(old_scl_reg_0),
        .I5(\ptr[3]_i_4_n_0 ),
        .O(\ptr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DFFFFFFFF)) 
    \ptr[3]_i_2 
       (.I0(ack),
        .I1(sda_o_i_10_n_0),
        .I2(bcnt[1]),
        .I3(bcnt[2]),
        .I4(bcnt[0]),
        .I5(\cnt_reg[2]_0 [0]),
        .O(\ptr[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_3 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .O(\ptr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAA2AAAA)) 
    \ptr[3]_i_4 
       (.I0(\ptr[3]_i_5_n_0 ),
        .I1(sda_o_i_10_n_0),
        .I2(i2c_rw_reg_0),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(bcnt[0]),
        .I5(tmp[3]),
        .O(\ptr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ptr[3]_i_5 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\ptr[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ptr[3]_i_6 
       (.I0(bcnt[1]),
        .I1(bcnt[2]),
        .O(\ptr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD872FF00)) 
    \ptr[4]_i_1 
       (.I0(\ptr[4]_i_2_n_0 ),
        .I1(\ptr[4]_i_3_n_0 ),
        .I2(tmp[4]),
        .I3(D[4]),
        .I4(ack_reg_0),
        .O(\ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ptr[4]_i_2 
       (.I0(sda_o_i_10_n_0),
        .I1(i2c_rw_reg_0),
        .I2(bcnt[2]),
        .I3(bcnt[1]),
        .I4(bcnt[0]),
        .O(\ptr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ptr[4]_i_3 
       (.I0(D[2]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(D[3]),
        .O(\ptr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF700000004)) 
    \ptr[5]_i_1 
       (.I0(\ptr[5]_i_2_n_0 ),
        .I1(old_scl_reg_0),
        .I2(\ptr[3]_i_3_n_0 ),
        .I3(\ptr[3]_i_2_n_0 ),
        .I4(\cnt_reg[2]_0 [1]),
        .I5(D[5]),
        .O(\ptr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3323333333733333)) 
    \ptr[5]_i_2 
       (.I0(i2c_rw_reg_0),
        .I1(\ptr[5]_i_3_n_0 ),
        .I2(bcnt[0]),
        .I3(\ptr[3]_i_6_n_0 ),
        .I4(sda_o_i_10_n_0),
        .I5(tmp[5]),
        .O(\ptr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \ptr[5]_i_3 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[2]),
        .I3(D[1]),
        .I4(D[0]),
        .I5(D[3]),
        .O(\ptr[5]_i_3_n_0 ));
  FDRE \ptr_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(reset));
  FDRE \ptr_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(reset));
  FDRE \ptr_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(reset));
  FDRE \ptr_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(reset));
  FDRE \ptr_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(reset));
  FDRE \ptr_reg[5] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\ptr[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(reset));
  FDRE scl_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(scl_reg_1),
        .Q(scl_reg_0),
        .R(1'b0));
  FDRE \scl_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(scl_i),
        .Q(\scl_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \scl_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\scl_sr_reg[1]_0 [0]),
        .Q(\scl_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sda_o_i_10
       (.I0(bcnt[6]),
        .I1(bcnt[7]),
        .I2(bcnt[5]),
        .I3(bcnt[9]),
        .I4(sda_o_i_14_n_0),
        .O(sda_o_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    sda_o_i_13
       (.I0(tmp[6]),
        .I1(tmp[4]),
        .I2(tmp[5]),
        .I3(tmp[2]),
        .O(sda_o_i_13_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sda_o_i_14
       (.I0(bcnt[8]),
        .I1(bcnt[3]),
        .I2(bcnt[10]),
        .I3(bcnt[4]),
        .O(sda_o_i_14_n_0));
  LUT6 #(
    .INIT(64'hA8ABFCFFFCFFFCFF)) 
    sda_o_i_2
       (.I0(sda_o_reg_1),
        .I1(\ptr[3]_i_3_n_0 ),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(i2c_rw_reg_0),
        .I5(ack),
        .O(\cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    sda_o_i_3
       (.I0(sda_o_i_8_n_0),
        .I1(sda_o_i_9_n_0),
        .I2(sda_o_i_10_n_0),
        .I3(bcnt[1]),
        .I4(bcnt[2]),
        .I5(bcnt[0]),
        .O(\bcnt_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    sda_o_i_4
       (.I0(bcnt[0]),
        .I1(bcnt[2]),
        .I2(bcnt[1]),
        .I3(sda_o_i_10_n_0),
        .I4(ack),
        .O(\bcnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sda_o_i_5
       (.I0(\cnt_reg[2]_0 [0]),
        .I1(\cnt_reg[2]_0 [1]),
        .I2(\cnt_reg[2]_0 [2]),
        .I3(cnt),
        .O(\cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    sda_o_i_6
       (.I0(old_scl),
        .I1(scl_reg_0),
        .O(old_scl_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sda_o_i_8
       (.I0(\cnt_reg[2]_0 [2]),
        .I1(cnt),
        .I2(\cnt_reg[2]_0 [0]),
        .I3(\cnt_reg[2]_0 [1]),
        .O(sda_o_i_8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    sda_o_i_9
       (.I0(sda_o_i_13_n_0),
        .I1(tmp[1]),
        .I2(tmp[3]),
        .I3(tmp[7]),
        .O(sda_o_i_9_n_0));
  FDSE sda_o_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_o_reg_0),
        .Q(sda_o),
        .S(reset));
  FDRE sda_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(sda_reg_1),
        .Q(sda_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sda_sr[1]_i_1 
       (.I0(reset),
        .O(p_1_in_0));
  FDRE \sda_sr_reg[0] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(sda_i),
        .Q(\sda_sr_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \sda_sr_reg[1] 
       (.C(clk_peripheral),
        .CE(p_1_in_0),
        .D(\sda_sr_reg[1]_0 [0]),
        .Q(\sda_sr_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp[7]_i_1 
       (.I0(\tmp[7]_i_2_n_0 ),
        .I1(reset),
        .O(tmp_1));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \tmp[7]_i_2 
       (.I0(cnt),
        .I1(\cnt_reg[2]_0 [2]),
        .I2(\cnt_reg[2]_0 [1]),
        .I3(\cnt_reg[2]_0 [0]),
        .I4(scl_reg_0),
        .I5(old_scl),
        .O(\tmp[7]_i_2_n_0 ));
  FDRE \tmp_reg[0] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(sda_reg_0),
        .Q(\tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \tmp_reg[1] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(\tmp_reg[0]_0 ),
        .Q(tmp[1]),
        .R(1'b0));
  FDRE \tmp_reg[2] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[1]),
        .Q(tmp[2]),
        .R(1'b0));
  FDRE \tmp_reg[3] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[2]),
        .Q(tmp[3]),
        .R(1'b0));
  FDRE \tmp_reg[4] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[3]),
        .Q(tmp[4]),
        .R(1'b0));
  FDRE \tmp_reg[5] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[4]),
        .Q(tmp[5]),
        .R(1'b0));
  FDRE \tmp_reg[6] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[5]),
        .Q(tmp[6]),
        .R(1'b0));
  FDRE \tmp_reg[7] 
       (.C(clk_peripheral),
        .CE(tmp_1),
        .D(tmp[6]),
        .Q(tmp[7]),
        .R(1'b0));
  FDRE update_t_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(update_t_reg_4),
        .Q(update_t_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[0]_i_1__0 
       (.I0(rtc_0_data_o[0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hEBEBEB282828EB28)) 
    \wr_data[11]_i_1 
       (.I0(rtc_0_wr_reg_o[3]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(D[3]),
        .I4(\wr_data_reg[8] [2]),
        .I5(\wr_data_reg[11]_0 ),
        .O(\wr_reg_o_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[1]_i_1__0 
       (.I0(rtc_0_data_o[1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[2]_i_1__0 
       (.I0(rtc_0_data_o[2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[3]_i_1__0 
       (.I0(\data_o_reg[7]_1 [0]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[4]_i_1__0 
       (.I0(\data_o_reg[7]_1 [1]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[5]_i_1__0 
       (.I0(\data_o_reg[7]_1 [2]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[6]_i_1__0 
       (.I0(\data_o_reg[7]_1 [3]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \wr_data[7]_i_1__0 
       (.I0(\data_o_reg[7]_1 [4]),
        .I1(\wr_data_reg[11] ),
        .I2(update_t_reg_0),
        .O(\wr_reg_o_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'h28EB28EBEBEB2828)) 
    \wr_data[8]_i_1 
       (.I0(rtc_0_wr_reg_o[0]),
        .I1(update_t_reg_0),
        .I2(\wr_data_reg[11] ),
        .I3(\wr_data_reg[8] [0]),
        .I4(D[0]),
        .I5(\wr_data_reg[8] [2]),
        .O(\wr_reg_o_reg[3]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBB8BBB888B8)) 
    \wr_data[9]_i_1 
       (.I0(rtc_0_wr_reg_o[1]),
        .I1(update_t_reg_1),
        .I2(D[1]),
        .I3(\wr_data_reg[8] [2]),
        .I4(\wr_data_reg[8] [0]),
        .I5(\wr_data_reg[8] [1]),
        .O(\wr_reg_o_reg[3]_0 [9]));
  LUT4 #(
    .INIT(16'h0040)) 
    \wr_reg_o[5]_i_1 
       (.I0(reset),
        .I1(ack_reg_0),
        .I2(\bcnt_reg[0]_1 ),
        .I3(i2c_rw_reg_0),
        .O(update_t2_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \wr_reg_o[5]_i_2 
       (.I0(bcnt[0]),
        .I1(bcnt[1]),
        .I2(bcnt[2]),
        .I3(sda_o_i_10_n_0),
        .O(\bcnt_reg[0]_1 ));
  FDRE \wr_reg_o_reg[0] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[0]),
        .Q(rtc_0_wr_reg_o[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[1] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[1]),
        .Q(rtc_0_wr_reg_o[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[2] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[2]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[3] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[3]),
        .Q(rtc_0_wr_reg_o[3]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[4] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[4]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \wr_reg_o_reg[5] 
       (.C(clk_peripheral),
        .CE(update_t2_out),
        .D(D[5]),
        .Q(Q[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rtc_reset" *) 
module zxnexys_zxrtc_0_0_rtc_reset
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0  reset_n  RST" *) 
  (* X_INTERFACE_PARAMETER = "POLARITY ACTIVE_LOW" *) 
  FDCE reset_n_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc" *) 
module zxnexys_zxrtc_0_0_rtcc
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    dout,
    underflow,
    update_i,
    rtc_0_update_t,
    \data_reg[1][6] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][7] ,
    \data_reg[2][7] ,
    data3,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \wr_reg_o_reg[5] ,
    sda_reg,
    scl_reg,
    i2c_rw_reg,
    sda_o,
    Q,
    update_i_reg,
    update_i_reg_0,
    \tmp_reg[0] ,
    ack_reg,
    \bcnt_reg[0] ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    \data_o_reg[7] ,
    update_t_reg,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[2] ,
    \guf.guf1.underflow_i_reg ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \wr_reg_o_reg[5]_0 ,
    \data_reg[0][0] ,
    \goreg_bm.dout_i_reg[11]_1 ,
    update_t_reg_0,
    \wr_reg_o_reg[4] ,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \wr_reg_o_reg[2] ,
    \data_reg[1][5] ,
    \data_o_reg[4] ,
    update_t_reg_1,
    update_t_reg_2,
    \goreg_bm.dout_i_reg[0] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \data_reg[2][4]_0 ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \timeout_reg[13] ,
    clk_peripheral,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    reset,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6] ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][2]_0 ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    sda_reg_0,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    sda_o_reg,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output [3:0]dout;
  output underflow;
  output update_i;
  output rtc_0_update_t;
  output \data_reg[1][6] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][7] ;
  output [0:0]data3;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output [2:0]\data_reg[3][2] ;
  output \wr_reg_o_reg[5] ;
  output sda_reg;
  output scl_reg;
  output i2c_rw_reg;
  output sda_o;
  output [5:0]Q;
  output update_i_reg;
  output update_i_reg_0;
  output [0:0]\tmp_reg[0] ;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  output [3:0]\data_o_reg[7] ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[2] ;
  output \guf.guf1.underflow_i_reg ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[9] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output \wr_reg_o_reg[5]_0 ;
  output \data_reg[0][0] ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output update_t_reg_0;
  output \wr_reg_o_reg[4] ;
  output \goreg_bm.dout_i_reg[12] ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \wr_reg_o_reg[2] ;
  output \data_reg[1][5] ;
  output \data_o_reg[4] ;
  output update_t_reg_1;
  output update_t_reg_2;
  output \goreg_bm.dout_i_reg[0] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input reset;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6] ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1] ;
  input \data_reg[3][0] ;
  input sda_reg_0;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input sda_o_reg;
  input sda_i;
  input scl_i;

  wire [5:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire axi_controller_0_fifo_read_EMPTY;
  wire [14:0]axi_controller_0_fifo_read_RD_DATA;
  wire axi_controller_0_fifo_read_RD_EN;
  wire [13:0]axi_controller_0_fifo_write_WR_DATA;
  wire axi_controller_0_fifo_write_WR_EN;
  wire [8:2]axi_controller_0_interface_aximm_ARADDR;
  wire axi_controller_0_interface_aximm_ARREADY;
  wire axi_controller_0_interface_aximm_ARVALID;
  wire [8:2]axi_controller_0_interface_aximm_AWADDR;
  wire axi_controller_0_interface_aximm_AWVALID;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_BVALID;
  wire [7:0]axi_controller_0_interface_aximm_RDATA;
  wire axi_controller_0_interface_aximm_RREADY;
  wire axi_controller_0_interface_aximm_RVALID;
  wire [9:0]axi_controller_0_interface_aximm_WDATA;
  wire axi_controller_0_interface_aximm_WREADY;
  wire axi_controller_0_interface_aximm_WVALID;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [0:0]data3;
  wire \data_o_reg[4] ;
  wire [3:0]\data_o_reg[7] ;
  wire \data_reg[0][0] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[0]_1 ;
  wire \data_reg[10]0 ;
  wire \data_reg[11]0 ;
  wire \data_reg[12]0 ;
  wire \data_reg[13]0 ;
  wire \data_reg[14]0 ;
  wire \data_reg[15]0 ;
  wire \data_reg[16]0 ;
  wire \data_reg[17]0 ;
  wire \data_reg[18]0 ;
  wire \data_reg[19]0 ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[1]_0 ;
  wire \data_reg[20]0 ;
  wire \data_reg[21]0 ;
  wire \data_reg[22]0 ;
  wire \data_reg[23]0 ;
  wire \data_reg[24]0 ;
  wire \data_reg[25]0 ;
  wire \data_reg[27]0 ;
  wire \data_reg[29]0 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire \data_reg[30]0 ;
  wire \data_reg[31]0 ;
  wire \data_reg[32]0 ;
  wire \data_reg[33]0 ;
  wire \data_reg[34]0 ;
  wire \data_reg[35]0 ;
  wire \data_reg[36]0 ;
  wire \data_reg[37]0 ;
  wire \data_reg[38]0 ;
  wire \data_reg[39]0 ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][1] ;
  wire [2:0]\data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[40]0 ;
  wire \data_reg[41]0 ;
  wire \data_reg[42]0 ;
  wire \data_reg[43]0 ;
  wire \data_reg[44]0 ;
  wire \data_reg[45]0 ;
  wire \data_reg[46]0 ;
  wire \data_reg[47]0 ;
  wire \data_reg[48]0 ;
  wire \data_reg[49]0 ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire \data_reg[50]0 ;
  wire \data_reg[51]0 ;
  wire \data_reg[52]0 ;
  wire \data_reg[53]0 ;
  wire \data_reg[54]0 ;
  wire \data_reg[55]0 ;
  wire \data_reg[56]0 ;
  wire \data_reg[57]0 ;
  wire \data_reg[58]0 ;
  wire \data_reg[59]0 ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire \data_reg[60]0 ;
  wire \data_reg[61]0 ;
  wire \data_reg[62]0 ;
  wire \data_reg[63]0 ;
  wire [4:0]\data_reg[6]_2 ;
  wire \data_reg[7]0 ;
  wire \data_reg[8]0 ;
  wire \data_reg[9]0 ;
  wire [3:0]dout;
  wire fifo_generator_1_wr_ack;
  wire \goreg_bm.dout_i_reg[0] ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [2:0]\inst/cnt ;
  wire [6:0]\inst/refresh_reg ;
  wire old_scl_reg;
  wire [3:3]p_0_in;
  wire [13:0]registers_0_fifo_read_RD_DATA;
  wire [14:0]registers_0_fifo_write_WR_DATA;
  wire registers_0_fifo_write_WR_EN;
  wire registers_0_n_100;
  wire registers_0_n_101;
  wire registers_0_n_102;
  wire registers_0_n_103;
  wire registers_0_n_104;
  wire registers_0_n_105;
  wire registers_0_n_106;
  wire registers_0_n_107;
  wire registers_0_n_108;
  wire registers_0_n_109;
  wire registers_0_n_110;
  wire registers_0_n_12;
  wire registers_0_n_2;
  wire registers_0_n_23;
  wire registers_0_n_35;
  wire registers_0_n_36;
  wire registers_0_n_39;
  wire registers_0_n_40;
  wire registers_0_n_41;
  wire registers_0_n_42;
  wire registers_0_n_43;
  wire registers_0_n_44;
  wire registers_0_n_46;
  wire registers_0_n_54;
  wire registers_0_n_55;
  wire registers_0_n_56;
  wire registers_0_n_57;
  wire registers_0_n_58;
  wire registers_0_n_59;
  wire registers_0_n_61;
  wire registers_0_n_62;
  wire registers_0_n_63;
  wire registers_0_n_65;
  wire registers_0_n_71;
  wire registers_0_n_74;
  wire registers_0_n_75;
  wire registers_0_n_78;
  wire registers_0_n_79;
  wire registers_0_n_80;
  wire registers_0_n_81;
  wire registers_0_n_82;
  wire registers_0_n_83;
  wire registers_0_n_84;
  wire registers_0_n_85;
  wire registers_0_n_86;
  wire registers_0_n_87;
  wire registers_0_n_88;
  wire registers_0_n_89;
  wire registers_0_n_90;
  wire registers_0_n_91;
  wire registers_0_n_92;
  wire registers_0_n_93;
  wire registers_0_n_94;
  wire registers_0_n_95;
  wire registers_0_n_96;
  wire registers_0_n_97;
  wire registers_0_n_98;
  wire registers_0_n_99;
  wire reset;
  wire [3:3]rtc_0_data_o;
  wire rtc_0_n_100;
  wire rtc_0_n_103;
  wire rtc_0_n_110;
  wire rtc_0_n_111;
  wire rtc_0_n_114;
  wire rtc_0_n_115;
  wire rtc_0_n_116;
  wire rtc_0_n_117;
  wire rtc_0_n_118;
  wire rtc_0_n_119;
  wire rtc_0_n_133;
  wire rtc_0_n_17;
  wire rtc_0_n_18;
  wire rtc_0_n_19;
  wire rtc_0_n_20;
  wire rtc_0_n_21;
  wire rtc_0_n_22;
  wire rtc_0_n_23;
  wire rtc_0_n_24;
  wire rtc_0_n_25;
  wire rtc_0_n_26;
  wire rtc_0_n_27;
  wire rtc_0_n_29;
  wire rtc_0_n_64;
  wire rtc_0_n_81;
  wire rtc_0_n_84;
  wire rtc_0_n_85;
  wire rtc_0_n_86;
  wire rtc_0_n_87;
  wire rtc_0_n_88;
  wire rtc_0_n_89;
  wire rtc_0_n_90;
  wire rtc_0_n_91;
  wire rtc_0_n_99;
  wire [5:0]rtc_0_rd_reg_o;
  wire rtc_0_update_t;
  wire [5:2]rtc_0_wr_reg_o;
  wire rtc_reset_0_reset_n;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_reg;
  wire sda_reg_0;
  wire [1:0]\sda_sr_reg[1] ;
  wire \timeout_reg[13] ;
  wire [0:0]\tmp_reg[0] ;
  wire underflow;
  wire update_i;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[4] ;
  wire \wr_reg_o_reg[5] ;
  wire \wr_reg_o_reg[5]_0 ;
  wire NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED;
  wire NLW_axi_iic_0_s_axi_awready_UNCONNECTED;
  wire NLW_axi_iic_0_scl_o_UNCONNECTED;
  wire NLW_axi_iic_0_sda_o_UNCONNECTED;
  wire [0:0]NLW_axi_iic_0_gpo_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_iic_0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_iic_0_s_axi_rresp_UNCONNECTED;
  wire NLW_fifo_generator_0_full_UNCONNECTED;
  wire NLW_fifo_generator_1_empty_UNCONNECTED;
  wire NLW_fifo_generator_1_full_UNCONNECTED;

  (* X_CORE_INFO = "axi_controller,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 axi_controller_0
       (.\ARADDR_reg[8] ({axi_controller_0_interface_aximm_ARADDR[8],axi_controller_0_interface_aximm_ARADDR[6:5],axi_controller_0_interface_aximm_ARADDR[3:2]}),
        .\AWADDR_reg[8] ({axi_controller_0_interface_aximm_AWADDR[8],axi_controller_0_interface_aximm_AWADDR[6:5],axi_controller_0_interface_aximm_AWADDR[3:2]}),
        .D(axi_controller_0_interface_aximm_RDATA),
        .Q(Q),
        .\WDATA_reg[9] (axi_controller_0_interface_aximm_WDATA),
        .axi_controller_0_interface_aximm_BREADY(axi_controller_0_interface_aximm_BREADY),
        .axi_controller_0_interface_aximm_RREADY(axi_controller_0_interface_aximm_RREADY),
        .clk_peripheral(clk_peripheral),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .reset(reset),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .\timeout_reg[13] (\timeout_reg[13] ),
        .wr_ack(fifo_generator_1_wr_ack),
        .\wr_data_reg[13] (axi_controller_0_fifo_write_WR_DATA),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 axi_iic_0
       (.gpo(NLW_axi_iic_0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(clk_peripheral),
        .s_axi_araddr({axi_controller_0_interface_aximm_ARADDR[8],1'b0,axi_controller_0_interface_aximm_ARADDR[6:5],1'b0,axi_controller_0_interface_aximm_ARADDR[3:2],1'b0,1'b0}),
        .s_axi_aresetn(rtc_reset_0_reset_n),
        .s_axi_arready(axi_controller_0_interface_aximm_ARREADY),
        .s_axi_arvalid(axi_controller_0_interface_aximm_ARVALID),
        .s_axi_awaddr({axi_controller_0_interface_aximm_AWADDR[8],1'b0,axi_controller_0_interface_aximm_AWADDR[6:5],1'b0,axi_controller_0_interface_aximm_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_axi_iic_0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(axi_controller_0_interface_aximm_AWVALID),
        .s_axi_bready(axi_controller_0_interface_aximm_BREADY),
        .s_axi_bresp(NLW_axi_iic_0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(axi_controller_0_interface_aximm_BVALID),
        .s_axi_rdata({NLW_axi_iic_0_s_axi_rdata_UNCONNECTED[31:8],axi_controller_0_interface_aximm_RDATA}),
        .s_axi_rready(axi_controller_0_interface_aximm_RREADY),
        .s_axi_rresp(NLW_axi_iic_0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(axi_controller_0_interface_aximm_RVALID),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,axi_controller_0_interface_aximm_WDATA}),
        .s_axi_wready(axi_controller_0_interface_aximm_WREADY),
        .s_axi_wstrb({1'b1,1'b1,1'b1,1'b1}),
        .s_axi_wvalid(axi_controller_0_interface_aximm_WVALID),
        .scl_i(iic_rtcc_scl_i),
        .scl_o(NLW_axi_iic_0_scl_o_UNCONNECTED),
        .scl_t(iic_rtcc_scl_t),
        .sda_i(iic_rtcc_sda_i),
        .sda_o(NLW_axi_iic_0_sda_o_UNCONNECTED),
        .sda_t(iic_rtcc_sda_t));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 fifo_generator_0
       (.clk(clk_peripheral),
        .din(registers_0_fifo_write_WR_DATA),
        .dout(axi_controller_0_fifo_read_RD_DATA),
        .empty(axi_controller_0_fifo_read_EMPTY),
        .full(NLW_fifo_generator_0_full_UNCONNECTED),
        .rd_en(axi_controller_0_fifo_read_RD_EN),
        .srst(reset),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 fifo_generator_1
       (.clk(clk_peripheral),
        .din(axi_controller_0_fifo_write_WR_DATA),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .empty(NLW_fifo_generator_1_empty_UNCONNECTED),
        .full(NLW_fifo_generator_1_full_UNCONNECTED),
        .rd_en(1'b1),
        .srst(reset),
        .underflow(underflow),
        .wr_ack(fifo_generator_1_wr_ack),
        .wr_en(axi_controller_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "registers,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_registers_0_0 registers_0
       (.D({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (registers_0_n_110),
        .\data_reg[0][0] (\data_reg[0]_1 ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (rtc_0_n_103),
        .\data_reg[0][0]_2 (rtc_0_n_116),
        .\data_reg[0][3] (rtc_0_n_117),
        .\data_reg[0][4] (\data_reg[0][4] ),
        .\data_reg[0][4]_0 (\goreg_bm.dout_i_reg[11]_1 ),
        .\data_reg[0][5] (\data_reg[0][5] ),
        .\data_reg[0][6] (\data_reg[0][6] ),
        .\data_reg[0][7] (\data_reg[0][7] ),
        .\data_reg[0][7]_0 (\data_reg[0][7]_0 ),
        .\data_reg[10][0] (\data_reg[10]0 ),
        .\data_reg[11][0] (\data_reg[11]0 ),
        .\data_reg[12][0] (\data_reg[12]0 ),
        .\data_reg[13][0] (\data_reg[13]0 ),
        .\data_reg[14][0] (\data_reg[14]0 ),
        .\data_reg[15][0] (\data_reg[15]0 ),
        .\data_reg[16][0] (\data_reg[16]0 ),
        .\data_reg[17][0] (\data_reg[17]0 ),
        .\data_reg[18][0] (\data_reg[18]0 ),
        .\data_reg[19][0] (\data_reg[19]0 ),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[1][0]_0 (rtc_0_n_115),
        .\data_reg[1][0]_1 (\goreg_bm.dout_i_reg[12]_0 ),
        .\data_reg[1][3] (rtc_0_n_111),
        .\data_reg[1][4] (\data_reg[1][4] ),
        .\data_reg[1][5] (\data_reg[1][5] ),
        .\data_reg[1][5]_0 (\data_reg[1][5]_0 ),
        .\data_reg[1][6] (\data_reg[1][6] ),
        .\data_reg[1][6]_0 (\data_reg[1][6]_0 ),
        .\data_reg[1][7] (\data_reg[1][7] ),
        .\data_reg[1][7]_0 (\data_reg[1][7]_0 ),
        .\data_reg[20][0] (\data_reg[20]0 ),
        .\data_reg[21][0] (\data_reg[21]0 ),
        .\data_reg[22][0] (\data_reg[22]0 ),
        .\data_reg[23][0] (\data_reg[23]0 ),
        .\data_reg[24][0] (\data_reg[24]0 ),
        .\data_reg[25][0] (\data_reg[25]0 ),
        .\data_reg[26][0] (rtc_0_n_64),
        .\data_reg[27][0] (\data_reg[27]0 ),
        .\data_reg[28][0] (rtc_0_n_81),
        .\data_reg[29][0] (\data_reg[29]0 ),
        .\data_reg[2][0] (registers_0_n_12),
        .\data_reg[2][0]_0 (rtc_0_n_119),
        .\data_reg[2][0]_1 (\wr_reg_o_reg[4] ),
        .\data_reg[2][1] (\data_reg[2][1] ),
        .\data_reg[2][2] (registers_0_n_71),
        .\data_reg[2][4] (\data_reg[2][4] ),
        .\data_reg[2][4]_0 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_2 (rtc_0_n_110),
        .\data_reg[2][5] (\data_reg[2][5] ),
        .\data_reg[2][5]_0 (\data_reg[2][5]_0 ),
        .\data_reg[2][6] (data3),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][7] (\data_reg[2][7] ),
        .\data_reg[2][7]_0 (\data_reg[2][7]_0 ),
        .\data_reg[30][0] (\data_reg[30]0 ),
        .\data_reg[31][0] (\data_reg[31]0 ),
        .\data_reg[32][0] (\data_reg[32]0 ),
        .\data_reg[33][0] (\data_reg[33]0 ),
        .\data_reg[34][0] (\data_reg[34]0 ),
        .\data_reg[35][0] (\data_reg[35]0 ),
        .\data_reg[36][0] (\data_reg[36]0 ),
        .\data_reg[37][0] (\data_reg[37]0 ),
        .\data_reg[38][0] (\data_reg[38]0 ),
        .\data_reg[39][0] (\data_reg[39]0 ),
        .\data_reg[3][0] (\data_reg[3][2] [0]),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][1] (\data_reg[3][2] [1]),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][2] (\data_reg[3][2] [2]),
        .\data_reg[3][2]_0 (\data_reg[3][2]_0 ),
        .\data_reg[3][5] (\wr_reg_o_reg[5] ),
        .\data_reg[40][0] (\data_reg[40]0 ),
        .\data_reg[41][0] (\data_reg[41]0 ),
        .\data_reg[42][0] (\data_reg[42]0 ),
        .\data_reg[43][0] (\data_reg[43]0 ),
        .\data_reg[44][0] (\data_reg[44]0 ),
        .\data_reg[45][0] (\data_reg[45]0 ),
        .\data_reg[46][0] (\data_reg[46]0 ),
        .\data_reg[47][0] (\data_reg[47]0 ),
        .\data_reg[48][0] (\data_reg[48]0 ),
        .\data_reg[49][0] (\data_reg[49]0 ),
        .\data_reg[4][0] (registers_0_n_2),
        .\data_reg[4][0]_0 (rtc_0_n_29),
        .\data_reg[4][1] (\goreg_bm.dout_i_reg[1] ),
        .\data_reg[4][2] (\goreg_bm.dout_i_reg[2] ),
        .\data_reg[4][3] (\wr_reg_o_reg[2] ),
        .\data_reg[4][4] (\data_reg[4][4] ),
        .\data_reg[4][4]_0 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_1 (rtc_0_n_118),
        .\data_reg[4][5] (\data_reg[4][5] ),
        .\data_reg[4][5]_0 (\data_reg[4][5]_0 ),
        .\data_reg[4][6] (\data_reg[4][6] ),
        .\data_reg[4][6]_0 (\data_reg[4][6]_0 ),
        .\data_reg[4][7] (\data_reg[4][7] ),
        .\data_reg[4][7]_0 (\data_reg[4][7]_0 ),
        .\data_reg[50][0] (\data_reg[50]0 ),
        .\data_reg[51][0] (\data_reg[51]0 ),
        .\data_reg[52][0] (\data_reg[52]0 ),
        .\data_reg[53][0] (\data_reg[53]0 ),
        .\data_reg[54][0] (\data_reg[54]0 ),
        .\data_reg[55][0] (\data_reg[55]0 ),
        .\data_reg[56][0] (\data_reg[56]0 ),
        .\data_reg[57][0] (\data_reg[57]0 ),
        .\data_reg[58][0] (\data_reg[58]0 ),
        .\data_reg[59][0] (\data_reg[59]0 ),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][0]_0 (registers_0_n_75),
        .\data_reg[5][0]_1 (rtc_0_n_114),
        .\data_reg[5][2] (registers_0_n_46),
        .\data_reg[5][3] (\goreg_bm.dout_i_reg[11]_0 ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[5][4]_0 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_1 ),
        .\data_reg[5][5] (\data_reg[5][5] ),
        .\data_reg[5][5]_0 (\data_reg[5][5]_0 ),
        .\data_reg[5][6] (\data_reg[5][6] ),
        .\data_reg[5][6]_0 (\data_reg[5][6]_0 ),
        .\data_reg[5][7] (\data_reg[5][7] ),
        .\data_reg[5][7]_0 (\data_reg[5][7]_0 ),
        .\data_reg[60][0] (\data_reg[60]0 ),
        .\data_reg[61][0] (\data_reg[61]0 ),
        .\data_reg[62][0] (\data_reg[62]0 ),
        .\data_reg[6][0] (update_t_reg),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[6][4]_0 ({rtc_0_n_99,rtc_0_n_100}),
        .\data_reg[6][6] (rtc_0_n_133),
        .\data_reg[6][6]_0 (\goreg_bm.dout_i_reg[6] ),
        .\data_reg[6][7] ({\data_o_reg[7] [3],\data_o_reg[7] [1],rtc_0_data_o}),
        .\data_reg[7][0] (\data_reg[7]0 ),
        .\data_reg[8][0] (\data_reg[8]0 ),
        .\data_reg[9][0] (\data_reg[9]0 ),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout[3],dout[1:0],registers_0_fifo_read_RD_DATA[3]}),
        .\goreg_bm.dout_i_reg[10] (registers_0_n_54),
        .\goreg_bm.dout_i_reg[10]_0 (registers_0_n_86),
        .\goreg_bm.dout_i_reg[10]_1 (registers_0_n_88),
        .\goreg_bm.dout_i_reg[10]_2 (registers_0_n_90),
        .\goreg_bm.dout_i_reg[10]_3 (registers_0_n_94),
        .\goreg_bm.dout_i_reg[10]_4 (registers_0_n_103),
        .\goreg_bm.dout_i_reg[10]_5 (registers_0_n_105),
        .\goreg_bm.dout_i_reg[10]_6 (registers_0_n_107),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (registers_0_n_55),
        .\goreg_bm.dout_i_reg[11]_1 (registers_0_n_83),
        .\goreg_bm.dout_i_reg[11]_2 (registers_0_n_89),
        .\goreg_bm.dout_i_reg[11]_3 (registers_0_n_91),
        .\goreg_bm.dout_i_reg[11]_4 (registers_0_n_104),
        .\goreg_bm.dout_i_reg[11]_5 (registers_0_n_108),
        .\goreg_bm.dout_i_reg[12] (registers_0_n_43),
        .\goreg_bm.dout_i_reg[12]_0 (registers_0_n_59),
        .\goreg_bm.dout_i_reg[12]_1 (registers_0_n_63),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_3 (registers_0_n_84),
        .\goreg_bm.dout_i_reg[12]_4 (registers_0_n_97),
        .\goreg_bm.dout_i_reg[13] (registers_0_n_62),
        .\goreg_bm.dout_i_reg[13]_0 (registers_0_n_78),
        .\goreg_bm.dout_i_reg[13]_1 (registers_0_n_92),
        .\goreg_bm.dout_i_reg[13]_2 (registers_0_n_93),
        .\goreg_bm.dout_i_reg[3] (registers_0_n_74),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (registers_0_n_41),
        .\goreg_bm.dout_i_reg[8]_0 (registers_0_n_42),
        .\goreg_bm.dout_i_reg[8]_1 (registers_0_n_56),
        .\goreg_bm.dout_i_reg[8]_2 (registers_0_n_58),
        .\goreg_bm.dout_i_reg[8]_3 (registers_0_n_79),
        .\goreg_bm.dout_i_reg[8]_4 (registers_0_n_85),
        .\goreg_bm.dout_i_reg[8]_5 (registers_0_n_87),
        .\goreg_bm.dout_i_reg[8]_6 (registers_0_n_96),
        .\goreg_bm.dout_i_reg[8]_7 (registers_0_n_101),
        .\goreg_bm.dout_i_reg[8]_8 (registers_0_n_102),
        .\goreg_bm.dout_i_reg[8]_9 (registers_0_n_106),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (registers_0_n_65),
        .\goreg_bm.dout_i_reg[9]_1 (registers_0_n_80),
        .\goreg_bm.dout_i_reg[9]_2 (registers_0_n_81),
        .\goreg_bm.dout_i_reg[9]_3 (registers_0_n_82),
        .\goreg_bm.dout_i_reg[9]_4 (registers_0_n_95),
        .\goreg_bm.dout_i_reg[9]_5 (registers_0_n_98),
        .\goreg_bm.dout_i_reg[9]_6 (registers_0_n_100),
        .\guf.guf1.underflow_i_reg (registers_0_n_39),
        .\guf.guf1.underflow_i_reg_0 (registers_0_n_40),
        .\guf.guf1.underflow_i_reg_1 (registers_0_n_44),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_3 (registers_0_n_99),
        .\guf.guf1.underflow_i_reg_4 (registers_0_n_109),
        .\refresh_reg[1] (registers_0_n_61),
        .\refresh_reg[3] (p_0_in),
        .\refresh_reg[6]_inv ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(\inst/cnt ),
        .underflow(underflow),
        .update_i_reg(update_i),
        .update_i_reg_0(registers_0_n_35),
        .update_i_reg_1(registers_0_n_36),
        .update_i_reg_2(update_i_reg),
        .update_i_reg_3(update_i_reg_0),
        .update_i_reg_4(registers_0_n_57),
        .update_i_reg_5(rtc_0_update_t),
        .update_t_reg(update_t_reg_0),
        .update_t_reg_0(update_t_reg_1),
        .update_t_reg_1(update_t_reg_2),
        .\wr_data_reg[11] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_data_reg[14] (registers_0_fifo_write_WR_DATA),
        .wr_en(registers_0_fifo_write_WR_EN));
  (* X_CORE_INFO = "rtc,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_0_0 rtc_0
       (.D({\tmp_reg[0] ,sda_reg}),
        .E(\data_reg[63]0 ),
        .Q({rtc_0_wr_reg_o[5:4],rtc_0_wr_reg_o[2]}),
        .ack14_out(ack14_out),
        .ack_reg(ack_reg),
        .\bcnt_reg[0] (\bcnt_reg[0] ),
        .\bcnt_reg[0]_0 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1] (\bcnt_reg[1] ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (\cnt_reg[0] ),
        .\cnt_reg[1] (\cnt_reg[1] ),
        .\cnt_reg[2] (\inst/cnt ),
        .\data_o_reg[0] (rtc_0_n_29),
        .\data_o_reg[0]_0 (rtc_0_n_114),
        .\data_o_reg[0]_1 (rtc_0_n_115),
        .\data_o_reg[0]_2 (rtc_0_n_116),
        .\data_o_reg[0]_3 (rtc_0_n_119),
        .\data_o_reg[3] (rtc_0_n_111),
        .\data_o_reg[3]_0 (rtc_0_n_117),
        .\data_o_reg[4] ({rtc_0_n_99,rtc_0_n_100}),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[7] ({\data_o_reg[7] ,rtc_0_data_o}),
        .\data_o_reg[7]_0 ({rtc_0_n_84,rtc_0_n_85,rtc_0_n_86,rtc_0_n_87,rtc_0_n_88,rtc_0_n_89,rtc_0_n_90,rtc_0_n_91}),
        .\data_reg[0][0] (registers_0_n_61),
        .\data_reg[0][0]_0 (\data_reg[0]_1 ),
        .\data_reg[0][3] (registers_0_n_74),
        .\data_reg[11][0] (registers_0_n_108),
        .\data_reg[12][0] (registers_0_n_109),
        .\data_reg[13][0] (registers_0_n_42),
        .\data_reg[14][0] (registers_0_n_95),
        .\data_reg[14][0]_0 (registers_0_n_40),
        .\data_reg[15][0] (registers_0_n_93),
        .\data_reg[16][0] (registers_0_n_78),
        .\data_reg[17][0] (registers_0_n_85),
        .\data_reg[18][0] (registers_0_n_65),
        .\data_reg[19][0] (registers_0_n_54),
        .\data_reg[19][0]_0 (registers_0_n_96),
        .\data_reg[1][0] (\data_reg[1]_0 ),
        .\data_reg[20][0] (registers_0_n_89),
        .\data_reg[21][0] (registers_0_n_92),
        .\data_reg[22][0] (registers_0_n_79),
        .\data_reg[27][0] (registers_0_n_56),
        .\data_reg[2][0] (registers_0_n_71),
        .\data_reg[2][0]_0 (registers_0_n_12),
        .\data_reg[30][0] (registers_0_n_55),
        .\data_reg[32][0] (registers_0_n_62),
        .\data_reg[33][0] (registers_0_n_84),
        .\data_reg[33][0]_0 (registers_0_n_88),
        .\data_reg[34][0] (registers_0_n_102),
        .\data_reg[35][0] (registers_0_n_39),
        .\data_reg[35][0]_0 (registers_0_n_87),
        .\data_reg[36][0] (registers_0_n_58),
        .\data_reg[36][0]_0 (registers_0_n_83),
        .\data_reg[37][0] (registers_0_n_90),
        .\data_reg[38][0] (registers_0_n_43),
        .\data_reg[39][0] (registers_0_n_91),
        .\data_reg[3][5] (registers_0_n_44),
        .\data_reg[3][5]_0 (registers_0_n_59),
        .\data_reg[40][0] (registers_0_n_106),
        .\data_reg[42][0] (registers_0_n_41),
        .\data_reg[43][0] (registers_0_n_100),
        .\data_reg[45][0] (registers_0_n_101),
        .\data_reg[45][0]_0 (registers_0_n_81),
        .\data_reg[46][0] (registers_0_n_80),
        .\data_reg[47][0] (registers_0_n_63),
        .\data_reg[47][0]_0 (registers_0_n_94),
        .\data_reg[49][0] (registers_0_n_98),
        .\data_reg[4][0] (registers_0_n_46),
        .\data_reg[4][0]_0 (registers_0_n_2),
        .\data_reg[50][0] (registers_0_n_103),
        .\data_reg[52][0] (registers_0_n_105),
        .\data_reg[53][0] (registers_0_n_97),
        .\data_reg[58][0] (registers_0_n_107),
        .\data_reg[59][0] (registers_0_n_57),
        .\data_reg[5][0] (registers_0_n_23),
        .\data_reg[5][4] (registers_0_n_75),
        .\data_reg[61][0] (registers_0_n_35),
        .\data_reg[62][0] (registers_0_n_36),
        .\data_reg[62][0]_0 (registers_0_n_104),
        .\data_reg[63][0] (registers_0_n_99),
        .\data_reg[6][4] ({\data_reg[6]_2 [4],\data_reg[6]_2 [0]}),
        .\data_reg[8][0] (registers_0_n_82),
        .\data_reg[9][0] (registers_0_n_86),
        .dout({registers_0_fifo_read_RD_DATA[13:8],dout,registers_0_fifo_read_RD_DATA[3:0]}),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\data_reg[19]0 ),
        .\goreg_bm.dout_i_reg[11] (\data_reg[8]0 ),
        .\goreg_bm.dout_i_reg[11]_0 (\data_reg[48]0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\data_reg[12]0 ),
        .\goreg_bm.dout_i_reg[11]_2 (\data_reg[53]0 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_4 (rtc_0_n_103),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[12] (\data_reg[17]0 ),
        .\goreg_bm.dout_i_reg[12]_0 (\data_reg[51]0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\data_reg[57]0 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[13] (\data_reg[61]0 ),
        .\goreg_bm.dout_i_reg[13]_0 (\data_reg[30]0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\data_reg[58]0 ),
        .\goreg_bm.dout_i_reg[13]_2 (\data_reg[31]0 ),
        .\goreg_bm.dout_i_reg[13]_3 (\data_reg[14]0 ),
        .\goreg_bm.dout_i_reg[13]_4 (\data_reg[49]0 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\data_reg[38]0 ),
        .\goreg_bm.dout_i_reg[9] (\data_reg[52]0 ),
        .\guf.guf1.underflow_i_reg (\data_reg[37]0 ),
        .i2c_rw_reg(i2c_rw_reg),
        .i2c_rw_reg_0(i2c_rw_reg_0),
        .old_scl_reg(old_scl_reg),
        .reset(reset),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .scl_i(scl_i),
        .scl_reg(scl_reg),
        .scl_reg_0(scl_reg_0),
        .\scl_sr_reg[1] (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_reg),
        .sda_o_reg_0(registers_0_n_110),
        .sda_reg(sda_reg_0),
        .\sda_sr_reg[1] (\sda_sr_reg[1] ),
        .underflow(underflow),
        .update_i_reg(\data_reg[23]0 ),
        .update_t_reg(rtc_0_update_t),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(\data_reg[34]0 ),
        .update_t_reg_2(\data_reg[46]0 ),
        .update_t_reg_3(update_t_reg_3),
        .\wr_data_reg[11] (update_i),
        .\wr_data_reg[11]_0 (p_0_in),
        .\wr_data_reg[8] ({\inst/refresh_reg [6],\inst/refresh_reg [1:0]}),
        .\wr_reg_o_reg[0] (\data_reg[7]0 ),
        .\wr_reg_o_reg[0]_0 (\data_reg[33]0 ),
        .\wr_reg_o_reg[1] (\data_reg[27]0 ),
        .\wr_reg_o_reg[1]_0 (rtc_0_n_81),
        .\wr_reg_o_reg[2] (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_0 (rtc_0_n_118),
        .\wr_reg_o_reg[2]_1 (rtc_0_n_133),
        .\wr_reg_o_reg[3] ({rtc_0_n_17,rtc_0_n_18,rtc_0_n_19,rtc_0_n_20,rtc_0_n_21,rtc_0_n_22,rtc_0_n_23,rtc_0_n_24,rtc_0_n_25,rtc_0_n_26,rtc_0_n_27}),
        .\wr_reg_o_reg[3]_0 (\data_reg[20]0 ),
        .\wr_reg_o_reg[3]_1 (\data_reg[39]0 ),
        .\wr_reg_o_reg[3]_2 (\data_reg[11]0 ),
        .\wr_reg_o_reg[3]_3 (\data_reg[10]0 ),
        .\wr_reg_o_reg[3]_4 (\data_reg[13]0 ),
        .\wr_reg_o_reg[3]_5 (\data_reg[42]0 ),
        .\wr_reg_o_reg[3]_6 (\data_reg[50]0 ),
        .\wr_reg_o_reg[3]_7 (\data_reg[9]0 ),
        .\wr_reg_o_reg[3]_8 (\data_reg[43]0 ),
        .\wr_reg_o_reg[4] (\data_reg[54]0 ),
        .\wr_reg_o_reg[4]_0 (\data_reg[62]0 ),
        .\wr_reg_o_reg[4]_1 (\data_reg[56]0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_11 (rtc_0_n_110),
        .\wr_reg_o_reg[4]_2 (\data_reg[18]0 ),
        .\wr_reg_o_reg[4]_3 (\data_reg[55]0 ),
        .\wr_reg_o_reg[4]_4 (\data_reg[40]0 ),
        .\wr_reg_o_reg[4]_5 (\data_reg[45]0 ),
        .\wr_reg_o_reg[4]_6 (\data_reg[59]0 ),
        .\wr_reg_o_reg[4]_7 (\data_reg[60]0 ),
        .\wr_reg_o_reg[4]_8 (\data_reg[15]0 ),
        .\wr_reg_o_reg[4]_9 (\data_reg[47]0 ),
        .\wr_reg_o_reg[5] (\data_reg[16]0 ),
        .\wr_reg_o_reg[5]_0 (\data_reg[25]0 ),
        .\wr_reg_o_reg[5]_1 (\data_reg[24]0 ),
        .\wr_reg_o_reg[5]_10 (\data_reg[41]0 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_2 (\data_reg[29]0 ),
        .\wr_reg_o_reg[5]_3 (\data_reg[35]0 ),
        .\wr_reg_o_reg[5]_4 (\data_reg[22]0 ),
        .\wr_reg_o_reg[5]_5 (\data_reg[21]0 ),
        .\wr_reg_o_reg[5]_6 (rtc_0_n_64),
        .\wr_reg_o_reg[5]_7 (\data_reg[32]0 ),
        .\wr_reg_o_reg[5]_8 (\data_reg[44]0 ),
        .\wr_reg_o_reg[5]_9 (\data_reg[36]0 ));
  (* X_CORE_INFO = "rtc_reset,Vivado 2021.2" *) 
  zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 rtc_reset_0
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(rtc_reset_0_reset_n));
endmodule

(* ORIG_REF_NAME = "rtcc_axi_controller_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
   (axi_controller_0_interface_aximm_BREADY,
    s_axi_awvalid,
    s_axi_wvalid,
    axi_controller_0_interface_aximm_RREADY,
    s_axi_arvalid,
    wr_en,
    rd_en,
    Q,
    \AWADDR_reg[8] ,
    \WDATA_reg[9] ,
    \ARADDR_reg[8] ,
    \wr_data_reg[13] ,
    \timeout_reg[13] ,
    clk_peripheral,
    dout,
    wr_ack,
    reset,
    D,
    s_axi_bvalid,
    s_axi_wready,
    s_axi_rvalid,
    s_axi_arready,
    empty);
  output axi_controller_0_interface_aximm_BREADY;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output axi_controller_0_interface_aximm_RREADY;
  output s_axi_arvalid;
  output wr_en;
  output rd_en;
  output [5:0]Q;
  output [4:0]\AWADDR_reg[8] ;
  output [9:0]\WDATA_reg[9] ;
  output [4:0]\ARADDR_reg[8] ;
  output [13:0]\wr_data_reg[13] ;
  input \timeout_reg[13] ;
  input clk_peripheral;
  input [14:0]dout;
  input wr_ack;
  input reset;
  input [7:0]D;
  input s_axi_bvalid;
  input s_axi_wready;
  input s_axi_rvalid;
  input s_axi_arready;
  input empty;

  wire [4:0]\ARADDR_reg[8] ;
  wire [4:0]\AWADDR_reg[8] ;
  wire [7:0]D;
  wire [5:0]Q;
  wire [9:0]\WDATA_reg[9] ;
  wire axi_controller_0_interface_aximm_BREADY;
  wire axi_controller_0_interface_aximm_RREADY;
  wire clk_peripheral;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire reset;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_rvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \timeout_reg[13] ;
  wire wr_ack;
  wire [13:0]\wr_data_reg[13] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_axi_controller inst
       (.\ARADDR_reg[8] (\ARADDR_reg[8] ),
        .\AWADDR_reg[8] (\AWADDR_reg[8] ),
        .BREADY_reg(axi_controller_0_interface_aximm_BREADY),
        .D(D),
        .Q(Q),
        .RREADY_reg(axi_controller_0_interface_aximm_RREADY),
        .\WDATA_reg[9] (\WDATA_reg[9] ),
        .clk_peripheral(clk_peripheral),
        .dout(dout),
        .empty(empty),
        .rd_en(rd_en),
        .reset(reset),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\timeout_reg[13]_0 (\timeout_reg[13] ),
        .wr_ack(wr_ack),
        .\wr_data_reg[13]_0 (\wr_data_reg[13] ),
        .wr_en(wr_en));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_axi_iic_0_0,axi_iic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_axi_iic_0_0" *) 
(* X_CORE_INFO = "axi_iic,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    iic2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sda_i,
    sda_o,
    sda_t,
    scl_i,
    scl_o,
    scl_t,
    gpo);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output iic2intc_irpt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [8:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [8:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_I" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE" *) input sda_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_O" *) output sda_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SDA_T" *) output sda_t;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_I" *) input scl_i;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_O" *) output scl_o;
  (* X_INTERFACE_INFO = "xilinx.com:interface:iic:1.0 IIC SCL_T" *) output scl_t;
  output [0:0]gpo;

  wire \<const0> ;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [7:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire scl_i;
  wire scl_t;
  wire sda_i;
  wire sda_t;
  wire NLW_U0_iic2intc_irpt_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_scl_o_UNCONNECTED;
  wire NLW_U0_sda_o_UNCONNECTED;
  wire [0:0]NLW_U0_gpo_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  assign gpo[0] = \<const0> ;
  assign iic2intc_irpt = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7:0] = \^s_axi_rdata [7:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign scl_o = \<const0> ;
  assign sda_o = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DEFAULT_VALUE = "8'b00000000" *) 
  (* C_DISABLE_SETUP_VIOLATION_CHECK = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_GPO_WIDTH = "1" *) 
  (* C_IIC_FREQ = "100000" *) 
  (* C_SCL_INERTIAL_DELAY = "0" *) 
  (* C_SDA_INERTIAL_DELAY = "0" *) 
  (* C_SDA_LEVEL = "1" *) 
  (* C_SMBUS_PMBUS_HOST = "0" *) 
  (* C_STATIC_TIMING_REG_WIDTH = "0" *) 
  (* C_S_AXI_ACLK_FREQ_HZ = "28000000" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TEN_BIT_ADR = "0" *) 
  (* C_TIMING_REG_WIDTH = "32" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  zxnexys_zxrtc_0_0_axi_iic U0
       (.gpo(NLW_U0_gpo_UNCONNECTED[0]),
        .iic2intc_irpt(NLW_U0_iic2intc_irpt_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[8],1'b0,s_axi_araddr[6:5],1'b0,s_axi_araddr[3:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[8],1'b0,s_axi_awaddr[6:5],1'b0,s_axi_awaddr[3:2],1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_U0_s_axi_rdata_UNCONNECTED[31:8],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[9:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .scl_i(scl_i),
        .scl_o(NLW_U0_scl_o_UNCONNECTED),
        .scl_t(scl_t),
        .sda_i(sda_i),
        .sda_o(NLW_U0_sda_o_UNCONNECTED),
        .sda_t(sda_t));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_0_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [14:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [14:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire \<const0> ;
  wire clk;
  wire [14:0]din;
  wire [14:0]dout;
  wire empty;
  wire rd_en;
  wire srst;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "15" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "15" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rtcc_fifo_generator_1_0" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_6,Vivado 2021.2" *) 
module zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    wr_ack,
    empty,
    underflow);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [13:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [13:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output wr_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;

  wire \<const0> ;
  wire clk;
  wire [13:0]din;
  wire [13:0]dout;
  wire srst;
  wire underflow;
  wire wr_ack;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [6:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [6:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign empty = \<const0> ;
  assign full = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "7" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "14" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "14" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "1" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "63" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "62" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "7" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(NLW_U0_data_count_UNCONNECTED[6:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(1'b1),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(wr_ack),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[6:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "rtcc_registers_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_registers_0_0
   (update_i_reg,
    \data_reg[1][6] ,
    \data_reg[4][0] ,
    \data_reg[4][7] ,
    \data_reg[4][6] ,
    \data_reg[4][5] ,
    \data_reg[4][4] ,
    \data_reg[1][0] ,
    \data_reg[1][7] ,
    \data_reg[2][0] ,
    \data_reg[2][7] ,
    \data_reg[2][6] ,
    \data_reg[2][5] ,
    \data_reg[2][4] ,
    \data_reg[0][0] ,
    \data_reg[0][7] ,
    \goreg_bm.dout_i_reg[11] ,
    \data_reg[5][0] ,
    \data_reg[5][7] ,
    \data_reg[5][6] ,
    \data_reg[5][5] ,
    \data_reg[5][4] ,
    \data_reg[3][2] ,
    \data_reg[3][1] ,
    \data_reg[3][0] ,
    wr_en,
    \refresh_reg[6]_inv ,
    update_i_reg_0,
    update_i_reg_1,
    update_i_reg_2,
    update_i_reg_3,
    \guf.guf1.underflow_i_reg ,
    \guf.guf1.underflow_i_reg_0 ,
    \goreg_bm.dout_i_reg[8] ,
    \goreg_bm.dout_i_reg[8]_0 ,
    \goreg_bm.dout_i_reg[12] ,
    \guf.guf1.underflow_i_reg_1 ,
    \refresh_reg[3] ,
    \data_reg[5][2] ,
    \guf.guf1.underflow_i_reg_2 ,
    \goreg_bm.dout_i_reg[4] ,
    \goreg_bm.dout_i_reg[5] ,
    \goreg_bm.dout_i_reg[9] ,
    \data_reg[6][4] ,
    \data_reg[5][4]_0 ,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[8]_1 ,
    update_i_reg_4,
    \goreg_bm.dout_i_reg[8]_2 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \data_reg[0][0]_0 ,
    \refresh_reg[1] ,
    \goreg_bm.dout_i_reg[13] ,
    \goreg_bm.dout_i_reg[12]_1 ,
    update_t_reg,
    \goreg_bm.dout_i_reg[9]_0 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \data_reg[1][5] ,
    update_t_reg_0,
    update_t_reg_1,
    \data_reg[2][4]_0 ,
    \data_reg[2][2] ,
    \data_reg[2][1] ,
    \goreg_bm.dout_i_reg[4]_0 ,
    \goreg_bm.dout_i_reg[3] ,
    \data_reg[5][0]_0 ,
    \goreg_bm.dout_i_reg[5]_0 ,
    \goreg_bm.dout_i_reg[5]_1 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[8]_3 ,
    \goreg_bm.dout_i_reg[9]_1 ,
    \goreg_bm.dout_i_reg[9]_2 ,
    \goreg_bm.dout_i_reg[9]_3 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \goreg_bm.dout_i_reg[12]_3 ,
    \goreg_bm.dout_i_reg[8]_4 ,
    \goreg_bm.dout_i_reg[10]_0 ,
    \goreg_bm.dout_i_reg[8]_5 ,
    \goreg_bm.dout_i_reg[10]_1 ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \goreg_bm.dout_i_reg[10]_2 ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \goreg_bm.dout_i_reg[10]_3 ,
    \goreg_bm.dout_i_reg[9]_4 ,
    \goreg_bm.dout_i_reg[8]_6 ,
    \goreg_bm.dout_i_reg[12]_4 ,
    \goreg_bm.dout_i_reg[9]_5 ,
    \guf.guf1.underflow_i_reg_3 ,
    \goreg_bm.dout_i_reg[9]_6 ,
    \goreg_bm.dout_i_reg[8]_7 ,
    \goreg_bm.dout_i_reg[8]_8 ,
    \goreg_bm.dout_i_reg[10]_4 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[10]_5 ,
    \goreg_bm.dout_i_reg[8]_9 ,
    \goreg_bm.dout_i_reg[10]_6 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \guf.guf1.underflow_i_reg_4 ,
    \cnt_reg[2] ,
    \wr_data_reg[14] ,
    update_i_reg_5,
    clk_peripheral,
    \data_reg[4][0]_0 ,
    \data_reg[4][7]_0 ,
    \data_reg[4][6]_0 ,
    \data_reg[4][5]_0 ,
    \data_reg[4][4]_0 ,
    \data_reg[1][0]_0 ,
    \data_reg[1][7]_0 ,
    \data_reg[1][6]_0 ,
    \data_reg[1][5]_0 ,
    \data_reg[1][4] ,
    \data_reg[2][0]_0 ,
    \data_reg[2][7]_0 ,
    \data_reg[2][6]_0 ,
    \data_reg[2][5]_0 ,
    \data_reg[2][4]_1 ,
    \data_reg[0][0]_1 ,
    \data_reg[0][3] ,
    \data_reg[0][0]_2 ,
    \data_reg[0][7]_0 ,
    \data_reg[0][6] ,
    \data_reg[0][5] ,
    \data_reg[0][4] ,
    \data_reg[5][0]_1 ,
    \data_reg[5][7]_0 ,
    \data_reg[5][6]_0 ,
    \data_reg[5][5]_0 ,
    \data_reg[5][4]_1 ,
    \data_reg[3][5] ,
    D,
    \data_reg[3][2]_0 ,
    \data_reg[3][1]_0 ,
    \data_reg[3][0]_0 ,
    underflow,
    dout,
    rtc_0_rd_reg_o,
    Q,
    \data_reg[6][6] ,
    \data_reg[6][0] ,
    \data_reg[5][3] ,
    \data_reg[4][2] ,
    \data_reg[1][3] ,
    \data_reg[4][1] ,
    \data_reg[4][4]_1 ,
    \data_reg[28][0] ,
    \data_reg[6][7] ,
    \data_reg[26][0] ,
    \data_reg[6][6]_0 ,
    \data_reg[0][4]_0 ,
    \data_reg[2][4]_2 ,
    \data_reg[2][0]_1 ,
    \data_reg[1][0]_1 ,
    \data_reg[4][3] ,
    sda_o_i_2,
    \data_reg[6][4]_0 ,
    E,
    \data_reg[62][0] ,
    \data_reg[61][0] ,
    \data_reg[60][0] ,
    \data_reg[59][0] ,
    \data_reg[58][0] ,
    \data_reg[57][0] ,
    \data_reg[56][0] ,
    \data_reg[55][0] ,
    \data_reg[54][0] ,
    \data_reg[53][0] ,
    \data_reg[52][0] ,
    \data_reg[51][0] ,
    \data_reg[50][0] ,
    \data_reg[49][0] ,
    \data_reg[48][0] ,
    \data_reg[47][0] ,
    \data_reg[46][0] ,
    \data_reg[45][0] ,
    \data_reg[44][0] ,
    \data_reg[43][0] ,
    \data_reg[42][0] ,
    \data_reg[41][0] ,
    \data_reg[40][0] ,
    \data_reg[39][0] ,
    \data_reg[38][0] ,
    \data_reg[37][0] ,
    \data_reg[36][0] ,
    \data_reg[35][0] ,
    \data_reg[34][0] ,
    \data_reg[33][0] ,
    \data_reg[32][0] ,
    \data_reg[31][0] ,
    \data_reg[30][0] ,
    \data_reg[29][0] ,
    \data_reg[27][0] ,
    \data_reg[25][0] ,
    \data_reg[24][0] ,
    \data_reg[23][0] ,
    \data_reg[22][0] ,
    \data_reg[21][0] ,
    \data_reg[20][0] ,
    \data_reg[19][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[16][0] ,
    \data_reg[15][0] ,
    \data_reg[14][0] ,
    \data_reg[13][0] ,
    \data_reg[12][0] ,
    \data_reg[11][0] ,
    \data_reg[10][0] ,
    \data_reg[9][0] ,
    \data_reg[8][0] ,
    \data_reg[7][0] ,
    \wr_data_reg[11] );
  output update_i_reg;
  output \data_reg[1][6] ;
  output \data_reg[4][0] ;
  output \data_reg[4][7] ;
  output \data_reg[4][6] ;
  output \data_reg[4][5] ;
  output \data_reg[4][4] ;
  output [0:0]\data_reg[1][0] ;
  output [3:0]\data_reg[1][7] ;
  output \data_reg[2][0] ;
  output \data_reg[2][7] ;
  output \data_reg[2][6] ;
  output \data_reg[2][5] ;
  output \data_reg[2][4] ;
  output [0:0]\data_reg[0][0] ;
  output [3:0]\data_reg[0][7] ;
  output \goreg_bm.dout_i_reg[11] ;
  output \data_reg[5][0] ;
  output \data_reg[5][7] ;
  output \data_reg[5][6] ;
  output \data_reg[5][5] ;
  output \data_reg[5][4] ;
  output \data_reg[3][2] ;
  output \data_reg[3][1] ;
  output \data_reg[3][0] ;
  output wr_en;
  output [2:0]\refresh_reg[6]_inv ;
  output update_i_reg_0;
  output update_i_reg_1;
  output update_i_reg_2;
  output update_i_reg_3;
  output \guf.guf1.underflow_i_reg ;
  output \guf.guf1.underflow_i_reg_0 ;
  output \goreg_bm.dout_i_reg[8] ;
  output \goreg_bm.dout_i_reg[8]_0 ;
  output \goreg_bm.dout_i_reg[12] ;
  output \guf.guf1.underflow_i_reg_1 ;
  output [0:0]\refresh_reg[3] ;
  output \data_reg[5][2] ;
  output \guf.guf1.underflow_i_reg_2 ;
  output \goreg_bm.dout_i_reg[4] ;
  output \goreg_bm.dout_i_reg[5] ;
  output \goreg_bm.dout_i_reg[9] ;
  output [1:0]\data_reg[6][4] ;
  output \data_reg[5][4]_0 ;
  output \goreg_bm.dout_i_reg[10] ;
  output \goreg_bm.dout_i_reg[11]_0 ;
  output \goreg_bm.dout_i_reg[8]_1 ;
  output update_i_reg_4;
  output \goreg_bm.dout_i_reg[8]_2 ;
  output \goreg_bm.dout_i_reg[12]_0 ;
  output \data_reg[0][0]_0 ;
  output \refresh_reg[1] ;
  output \goreg_bm.dout_i_reg[13] ;
  output \goreg_bm.dout_i_reg[12]_1 ;
  output update_t_reg;
  output \goreg_bm.dout_i_reg[9]_0 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \data_reg[1][5] ;
  output update_t_reg_0;
  output update_t_reg_1;
  output \data_reg[2][4]_0 ;
  output \data_reg[2][2] ;
  output \data_reg[2][1] ;
  output \goreg_bm.dout_i_reg[4]_0 ;
  output \goreg_bm.dout_i_reg[3] ;
  output \data_reg[5][0]_0 ;
  output \goreg_bm.dout_i_reg[5]_0 ;
  output \goreg_bm.dout_i_reg[5]_1 ;
  output \goreg_bm.dout_i_reg[13]_0 ;
  output \goreg_bm.dout_i_reg[8]_3 ;
  output \goreg_bm.dout_i_reg[9]_1 ;
  output \goreg_bm.dout_i_reg[9]_2 ;
  output \goreg_bm.dout_i_reg[9]_3 ;
  output \goreg_bm.dout_i_reg[11]_1 ;
  output \goreg_bm.dout_i_reg[12]_3 ;
  output \goreg_bm.dout_i_reg[8]_4 ;
  output \goreg_bm.dout_i_reg[10]_0 ;
  output \goreg_bm.dout_i_reg[8]_5 ;
  output \goreg_bm.dout_i_reg[10]_1 ;
  output \goreg_bm.dout_i_reg[11]_2 ;
  output \goreg_bm.dout_i_reg[10]_2 ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \goreg_bm.dout_i_reg[13]_1 ;
  output \goreg_bm.dout_i_reg[13]_2 ;
  output \goreg_bm.dout_i_reg[10]_3 ;
  output \goreg_bm.dout_i_reg[9]_4 ;
  output \goreg_bm.dout_i_reg[8]_6 ;
  output \goreg_bm.dout_i_reg[12]_4 ;
  output \goreg_bm.dout_i_reg[9]_5 ;
  output \guf.guf1.underflow_i_reg_3 ;
  output \goreg_bm.dout_i_reg[9]_6 ;
  output \goreg_bm.dout_i_reg[8]_7 ;
  output \goreg_bm.dout_i_reg[8]_8 ;
  output \goreg_bm.dout_i_reg[10]_4 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[10]_5 ;
  output \goreg_bm.dout_i_reg[8]_9 ;
  output \goreg_bm.dout_i_reg[10]_6 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output \guf.guf1.underflow_i_reg_4 ;
  output \cnt_reg[2] ;
  output [14:0]\wr_data_reg[14] ;
  input update_i_reg_5;
  input clk_peripheral;
  input \data_reg[4][0]_0 ;
  input \data_reg[4][7]_0 ;
  input \data_reg[4][6]_0 ;
  input \data_reg[4][5]_0 ;
  input \data_reg[4][4]_0 ;
  input \data_reg[1][0]_0 ;
  input \data_reg[1][7]_0 ;
  input \data_reg[1][6]_0 ;
  input \data_reg[1][5]_0 ;
  input \data_reg[1][4] ;
  input \data_reg[2][0]_0 ;
  input \data_reg[2][7]_0 ;
  input \data_reg[2][6]_0 ;
  input \data_reg[2][5]_0 ;
  input \data_reg[2][4]_1 ;
  input \data_reg[0][0]_1 ;
  input \data_reg[0][3] ;
  input \data_reg[0][0]_2 ;
  input \data_reg[0][7]_0 ;
  input \data_reg[0][6] ;
  input \data_reg[0][5] ;
  input \data_reg[0][4] ;
  input \data_reg[5][0]_1 ;
  input \data_reg[5][7]_0 ;
  input \data_reg[5][6]_0 ;
  input \data_reg[5][5]_0 ;
  input \data_reg[5][4]_1 ;
  input \data_reg[3][5] ;
  input [7:0]D;
  input \data_reg[3][2]_0 ;
  input \data_reg[3][1]_0 ;
  input \data_reg[3][0]_0 ;
  input underflow;
  input [9:0]dout;
  input [5:0]rtc_0_rd_reg_o;
  input [2:0]Q;
  input \data_reg[6][6] ;
  input \data_reg[6][0] ;
  input \data_reg[5][3] ;
  input \data_reg[4][2] ;
  input \data_reg[1][3] ;
  input \data_reg[4][1] ;
  input \data_reg[4][4]_1 ;
  input \data_reg[28][0] ;
  input [2:0]\data_reg[6][7] ;
  input \data_reg[26][0] ;
  input \data_reg[6][6]_0 ;
  input \data_reg[0][4]_0 ;
  input \data_reg[2][4]_2 ;
  input \data_reg[2][0]_1 ;
  input \data_reg[1][0]_1 ;
  input \data_reg[4][3] ;
  input [2:0]sda_o_i_2;
  input [1:0]\data_reg[6][4]_0 ;
  input [0:0]E;
  input [0:0]\data_reg[62][0] ;
  input [0:0]\data_reg[61][0] ;
  input [0:0]\data_reg[60][0] ;
  input [0:0]\data_reg[59][0] ;
  input [0:0]\data_reg[58][0] ;
  input [0:0]\data_reg[57][0] ;
  input [0:0]\data_reg[56][0] ;
  input [0:0]\data_reg[55][0] ;
  input [0:0]\data_reg[54][0] ;
  input [0:0]\data_reg[53][0] ;
  input [0:0]\data_reg[52][0] ;
  input [0:0]\data_reg[51][0] ;
  input [0:0]\data_reg[50][0] ;
  input [0:0]\data_reg[49][0] ;
  input [0:0]\data_reg[48][0] ;
  input [0:0]\data_reg[47][0] ;
  input [0:0]\data_reg[46][0] ;
  input [0:0]\data_reg[45][0] ;
  input [0:0]\data_reg[44][0] ;
  input [0:0]\data_reg[43][0] ;
  input [0:0]\data_reg[42][0] ;
  input [0:0]\data_reg[41][0] ;
  input [0:0]\data_reg[40][0] ;
  input [0:0]\data_reg[39][0] ;
  input [0:0]\data_reg[38][0] ;
  input [0:0]\data_reg[37][0] ;
  input [0:0]\data_reg[36][0] ;
  input [0:0]\data_reg[35][0] ;
  input [0:0]\data_reg[34][0] ;
  input [0:0]\data_reg[33][0] ;
  input [0:0]\data_reg[32][0] ;
  input [0:0]\data_reg[31][0] ;
  input [0:0]\data_reg[30][0] ;
  input [0:0]\data_reg[29][0] ;
  input [0:0]\data_reg[27][0] ;
  input [0:0]\data_reg[25][0] ;
  input [0:0]\data_reg[24][0] ;
  input [0:0]\data_reg[23][0] ;
  input [0:0]\data_reg[22][0] ;
  input [0:0]\data_reg[21][0] ;
  input [0:0]\data_reg[20][0] ;
  input [0:0]\data_reg[19][0] ;
  input [0:0]\data_reg[18][0] ;
  input [0:0]\data_reg[17][0] ;
  input [0:0]\data_reg[16][0] ;
  input [0:0]\data_reg[15][0] ;
  input [0:0]\data_reg[14][0] ;
  input [0:0]\data_reg[13][0] ;
  input [0:0]\data_reg[12][0] ;
  input [0:0]\data_reg[11][0] ;
  input [0:0]\data_reg[10][0] ;
  input [0:0]\data_reg[9][0] ;
  input [0:0]\data_reg[8][0] ;
  input [0:0]\data_reg[7][0] ;
  input [10:0]\wr_data_reg[11] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clk_peripheral;
  wire \cnt_reg[2] ;
  wire [0:0]\data_reg[0][0] ;
  wire \data_reg[0][0]_0 ;
  wire \data_reg[0][0]_1 ;
  wire \data_reg[0][0]_2 ;
  wire \data_reg[0][3] ;
  wire \data_reg[0][4] ;
  wire \data_reg[0][4]_0 ;
  wire \data_reg[0][5] ;
  wire \data_reg[0][6] ;
  wire [3:0]\data_reg[0][7] ;
  wire \data_reg[0][7]_0 ;
  wire [0:0]\data_reg[10][0] ;
  wire [0:0]\data_reg[11][0] ;
  wire [0:0]\data_reg[12][0] ;
  wire [0:0]\data_reg[13][0] ;
  wire [0:0]\data_reg[14][0] ;
  wire [0:0]\data_reg[15][0] ;
  wire [0:0]\data_reg[16][0] ;
  wire [0:0]\data_reg[17][0] ;
  wire [0:0]\data_reg[18][0] ;
  wire [0:0]\data_reg[19][0] ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[1][0]_0 ;
  wire \data_reg[1][0]_1 ;
  wire \data_reg[1][3] ;
  wire \data_reg[1][4] ;
  wire \data_reg[1][5] ;
  wire \data_reg[1][5]_0 ;
  wire \data_reg[1][6] ;
  wire \data_reg[1][6]_0 ;
  wire [3:0]\data_reg[1][7] ;
  wire \data_reg[1][7]_0 ;
  wire [0:0]\data_reg[20][0] ;
  wire [0:0]\data_reg[21][0] ;
  wire [0:0]\data_reg[22][0] ;
  wire [0:0]\data_reg[23][0] ;
  wire [0:0]\data_reg[24][0] ;
  wire [0:0]\data_reg[25][0] ;
  wire \data_reg[26][0] ;
  wire [0:0]\data_reg[27][0] ;
  wire \data_reg[28][0] ;
  wire [0:0]\data_reg[29][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[2][0]_1 ;
  wire \data_reg[2][1] ;
  wire \data_reg[2][2] ;
  wire \data_reg[2][4] ;
  wire \data_reg[2][4]_0 ;
  wire \data_reg[2][4]_1 ;
  wire \data_reg[2][4]_2 ;
  wire \data_reg[2][5] ;
  wire \data_reg[2][5]_0 ;
  wire \data_reg[2][6] ;
  wire \data_reg[2][6]_0 ;
  wire \data_reg[2][7] ;
  wire \data_reg[2][7]_0 ;
  wire [0:0]\data_reg[30][0] ;
  wire [0:0]\data_reg[31][0] ;
  wire [0:0]\data_reg[32][0] ;
  wire [0:0]\data_reg[33][0] ;
  wire [0:0]\data_reg[34][0] ;
  wire [0:0]\data_reg[35][0] ;
  wire [0:0]\data_reg[36][0] ;
  wire [0:0]\data_reg[37][0] ;
  wire [0:0]\data_reg[38][0] ;
  wire [0:0]\data_reg[39][0] ;
  wire \data_reg[3][0] ;
  wire \data_reg[3][0]_0 ;
  wire \data_reg[3][1] ;
  wire \data_reg[3][1]_0 ;
  wire \data_reg[3][2] ;
  wire \data_reg[3][2]_0 ;
  wire \data_reg[3][5] ;
  wire [0:0]\data_reg[40][0] ;
  wire [0:0]\data_reg[41][0] ;
  wire [0:0]\data_reg[42][0] ;
  wire [0:0]\data_reg[43][0] ;
  wire [0:0]\data_reg[44][0] ;
  wire [0:0]\data_reg[45][0] ;
  wire [0:0]\data_reg[46][0] ;
  wire [0:0]\data_reg[47][0] ;
  wire [0:0]\data_reg[48][0] ;
  wire [0:0]\data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[4][1] ;
  wire \data_reg[4][2] ;
  wire \data_reg[4][3] ;
  wire \data_reg[4][4] ;
  wire \data_reg[4][4]_0 ;
  wire \data_reg[4][4]_1 ;
  wire \data_reg[4][5] ;
  wire \data_reg[4][5]_0 ;
  wire \data_reg[4][6] ;
  wire \data_reg[4][6]_0 ;
  wire \data_reg[4][7] ;
  wire \data_reg[4][7]_0 ;
  wire [0:0]\data_reg[50][0] ;
  wire [0:0]\data_reg[51][0] ;
  wire [0:0]\data_reg[52][0] ;
  wire [0:0]\data_reg[53][0] ;
  wire [0:0]\data_reg[54][0] ;
  wire [0:0]\data_reg[55][0] ;
  wire [0:0]\data_reg[56][0] ;
  wire [0:0]\data_reg[57][0] ;
  wire [0:0]\data_reg[58][0] ;
  wire [0:0]\data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][0]_0 ;
  wire \data_reg[5][0]_1 ;
  wire \data_reg[5][2] ;
  wire \data_reg[5][3] ;
  wire \data_reg[5][4] ;
  wire \data_reg[5][4]_0 ;
  wire \data_reg[5][4]_1 ;
  wire \data_reg[5][5] ;
  wire \data_reg[5][5]_0 ;
  wire \data_reg[5][6] ;
  wire \data_reg[5][6]_0 ;
  wire \data_reg[5][7] ;
  wire \data_reg[5][7]_0 ;
  wire [0:0]\data_reg[60][0] ;
  wire [0:0]\data_reg[61][0] ;
  wire [0:0]\data_reg[62][0] ;
  wire \data_reg[6][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire [1:0]\data_reg[6][4]_0 ;
  wire \data_reg[6][6] ;
  wire \data_reg[6][6]_0 ;
  wire [2:0]\data_reg[6][7] ;
  wire [0:0]\data_reg[7][0] ;
  wire [0:0]\data_reg[8][0] ;
  wire [0:0]\data_reg[9][0] ;
  wire [9:0]dout;
  wire \goreg_bm.dout_i_reg[10] ;
  wire \goreg_bm.dout_i_reg[10]_0 ;
  wire \goreg_bm.dout_i_reg[10]_1 ;
  wire \goreg_bm.dout_i_reg[10]_2 ;
  wire \goreg_bm.dout_i_reg[10]_3 ;
  wire \goreg_bm.dout_i_reg[10]_4 ;
  wire \goreg_bm.dout_i_reg[10]_5 ;
  wire \goreg_bm.dout_i_reg[10]_6 ;
  wire \goreg_bm.dout_i_reg[11] ;
  wire \goreg_bm.dout_i_reg[11]_0 ;
  wire \goreg_bm.dout_i_reg[11]_1 ;
  wire \goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire \goreg_bm.dout_i_reg[12] ;
  wire \goreg_bm.dout_i_reg[12]_0 ;
  wire \goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire \goreg_bm.dout_i_reg[12]_3 ;
  wire \goreg_bm.dout_i_reg[12]_4 ;
  wire \goreg_bm.dout_i_reg[13] ;
  wire \goreg_bm.dout_i_reg[13]_0 ;
  wire \goreg_bm.dout_i_reg[13]_1 ;
  wire \goreg_bm.dout_i_reg[13]_2 ;
  wire \goreg_bm.dout_i_reg[3] ;
  wire \goreg_bm.dout_i_reg[4] ;
  wire \goreg_bm.dout_i_reg[4]_0 ;
  wire \goreg_bm.dout_i_reg[5] ;
  wire \goreg_bm.dout_i_reg[5]_0 ;
  wire \goreg_bm.dout_i_reg[5]_1 ;
  wire \goreg_bm.dout_i_reg[8] ;
  wire \goreg_bm.dout_i_reg[8]_0 ;
  wire \goreg_bm.dout_i_reg[8]_1 ;
  wire \goreg_bm.dout_i_reg[8]_2 ;
  wire \goreg_bm.dout_i_reg[8]_3 ;
  wire \goreg_bm.dout_i_reg[8]_4 ;
  wire \goreg_bm.dout_i_reg[8]_5 ;
  wire \goreg_bm.dout_i_reg[8]_6 ;
  wire \goreg_bm.dout_i_reg[8]_7 ;
  wire \goreg_bm.dout_i_reg[8]_8 ;
  wire \goreg_bm.dout_i_reg[8]_9 ;
  wire \goreg_bm.dout_i_reg[9] ;
  wire \goreg_bm.dout_i_reg[9]_0 ;
  wire \goreg_bm.dout_i_reg[9]_1 ;
  wire \goreg_bm.dout_i_reg[9]_2 ;
  wire \goreg_bm.dout_i_reg[9]_3 ;
  wire \goreg_bm.dout_i_reg[9]_4 ;
  wire \goreg_bm.dout_i_reg[9]_5 ;
  wire \goreg_bm.dout_i_reg[9]_6 ;
  wire \guf.guf1.underflow_i_reg ;
  wire \guf.guf1.underflow_i_reg_0 ;
  wire \guf.guf1.underflow_i_reg_1 ;
  wire \guf.guf1.underflow_i_reg_2 ;
  wire \guf.guf1.underflow_i_reg_3 ;
  wire \guf.guf1.underflow_i_reg_4 ;
  wire \refresh_reg[1] ;
  wire [0:0]\refresh_reg[3] ;
  wire [2:0]\refresh_reg[6]_inv ;
  wire [5:0]rtc_0_rd_reg_o;
  wire [2:0]sda_o_i_2;
  wire underflow;
  wire update_i_reg;
  wire update_i_reg_0;
  wire update_i_reg_1;
  wire update_i_reg_2;
  wire update_i_reg_3;
  wire update_i_reg_4;
  wire update_i_reg_5;
  wire update_t_reg;
  wire update_t_reg_0;
  wire update_t_reg_1;
  wire [10:0]\wr_data_reg[11] ;
  wire [14:0]\wr_data_reg[14] ;
  wire wr_en;

  zxnexys_zxrtc_0_0_registers inst
       (.D(D),
        .E(E),
        .Q(\refresh_reg[6]_inv [1:0]),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[2] (\cnt_reg[2] ),
        .\data_reg[0][0]_0 (\data_reg[0][0] ),
        .\data_reg[0][0]_1 (\data_reg[0][0]_0 ),
        .\data_reg[0][0]_2 (\data_reg[0][0]_1 ),
        .\data_reg[0][0]_3 (\data_reg[0][0]_2 ),
        .\data_reg[0][3]_0 (\data_reg[0][3] ),
        .\data_reg[0][4]_0 (\data_reg[0][4] ),
        .\data_reg[0][4]_1 (\data_reg[0][4]_0 ),
        .\data_reg[0][5]_0 (\data_reg[0][5] ),
        .\data_reg[0][6]_0 (\data_reg[0][6] ),
        .\data_reg[0][7]_0 (\data_reg[0][7] ),
        .\data_reg[0][7]_1 (\data_reg[0][7]_0 ),
        .\data_reg[10][0]_0 (\data_reg[10][0] ),
        .\data_reg[11][0]_0 (\data_reg[11][0] ),
        .\data_reg[12][0]_0 (\data_reg[12][0] ),
        .\data_reg[13][0]_0 (\data_reg[13][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0] ),
        .\data_reg[15][0]_0 (\data_reg[15][0] ),
        .\data_reg[16][0]_0 (\data_reg[16][0] ),
        .\data_reg[17][0]_0 (\data_reg[17][0] ),
        .\data_reg[18][0]_0 (\data_reg[18][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0] ),
        .\data_reg[1][0]_0 (\data_reg[1][0] ),
        .\data_reg[1][0]_1 (\data_reg[1][0]_0 ),
        .\data_reg[1][0]_2 (\data_reg[1][0]_1 ),
        .\data_reg[1][3]_0 (\data_reg[1][3] ),
        .\data_reg[1][4]_0 (\data_reg[1][4] ),
        .\data_reg[1][5]_0 (\data_reg[1][5] ),
        .\data_reg[1][5]_1 (\data_reg[1][5]_0 ),
        .\data_reg[1][6]_0 (\data_reg[1][6] ),
        .\data_reg[1][6]_1 (\data_reg[1][6]_0 ),
        .\data_reg[1][7]_0 (\data_reg[1][7] ),
        .\data_reg[1][7]_1 (\data_reg[1][7]_0 ),
        .\data_reg[20][0]_0 (\data_reg[20][0] ),
        .\data_reg[21][0]_0 (\data_reg[21][0] ),
        .\data_reg[22][0]_0 (\data_reg[22][0] ),
        .\data_reg[23][0]_0 (\data_reg[23][0] ),
        .\data_reg[24][0]_0 (\data_reg[24][0] ),
        .\data_reg[25][0]_0 (\data_reg[25][0] ),
        .\data_reg[26][0]_0 (\data_reg[26][0] ),
        .\data_reg[27][0]_0 (\data_reg[27][0] ),
        .\data_reg[28][0]_0 (\data_reg[28][0] ),
        .\data_reg[29][0]_0 (\data_reg[29][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0] ),
        .\data_reg[2][0]_1 (\data_reg[2][0]_0 ),
        .\data_reg[2][0]_2 (\data_reg[2][0]_1 ),
        .\data_reg[2][1]_0 (\data_reg[2][1] ),
        .\data_reg[2][2]_0 (\data_reg[2][2] ),
        .\data_reg[2][4]_0 (\data_reg[2][4] ),
        .\data_reg[2][4]_1 (\data_reg[2][4]_0 ),
        .\data_reg[2][4]_2 (\data_reg[2][4]_1 ),
        .\data_reg[2][4]_3 (\data_reg[2][4]_2 ),
        .\data_reg[2][5]_0 (\data_reg[2][5] ),
        .\data_reg[2][5]_1 (\data_reg[2][5]_0 ),
        .\data_reg[2][6]_0 (\data_reg[2][6] ),
        .\data_reg[2][6]_1 (\data_reg[2][6]_0 ),
        .\data_reg[2][7]_0 (\data_reg[2][7] ),
        .\data_reg[2][7]_1 (\data_reg[2][7]_0 ),
        .\data_reg[30][0]_0 (\data_reg[30][0] ),
        .\data_reg[31][0]_0 (\data_reg[31][0] ),
        .\data_reg[32][0]_0 (\data_reg[32][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0] ),
        .\data_reg[34][0]_0 (\data_reg[34][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0] ),
        .\data_reg[37][0]_0 (\data_reg[37][0] ),
        .\data_reg[38][0]_0 (\data_reg[38][0] ),
        .\data_reg[39][0]_0 (\data_reg[39][0] ),
        .\data_reg[3][0]_0 (\data_reg[3][0] ),
        .\data_reg[3][0]_1 (\data_reg[3][0]_0 ),
        .\data_reg[3][1]_0 (\data_reg[3][1] ),
        .\data_reg[3][1]_1 (\data_reg[3][1]_0 ),
        .\data_reg[3][2]_0 (\data_reg[3][2] ),
        .\data_reg[3][2]_1 (\data_reg[3][2]_0 ),
        .\data_reg[3][5]_0 (\data_reg[3][5] ),
        .\data_reg[40][0]_0 (\data_reg[40][0] ),
        .\data_reg[41][0]_0 (\data_reg[41][0] ),
        .\data_reg[42][0]_0 (\data_reg[42][0] ),
        .\data_reg[43][0]_0 (\data_reg[43][0] ),
        .\data_reg[44][0]_0 (\data_reg[44][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0] ),
        .\data_reg[46][0]_0 (\data_reg[46][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0] ),
        .\data_reg[48][0]_0 (\data_reg[48][0] ),
        .\data_reg[49][0]_0 (\data_reg[49][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0] ),
        .\data_reg[4][0]_1 (\data_reg[4][0]_0 ),
        .\data_reg[4][1]_0 (\data_reg[4][1] ),
        .\data_reg[4][2]_0 (\data_reg[4][2] ),
        .\data_reg[4][3]_0 (\data_reg[4][3] ),
        .\data_reg[4][4]_0 (\data_reg[4][4] ),
        .\data_reg[4][4]_1 (\data_reg[4][4]_0 ),
        .\data_reg[4][4]_2 (\data_reg[4][4]_1 ),
        .\data_reg[4][5]_0 (\data_reg[4][5] ),
        .\data_reg[4][5]_1 (\data_reg[4][5]_0 ),
        .\data_reg[4][6]_0 (\data_reg[4][6] ),
        .\data_reg[4][6]_1 (\data_reg[4][6]_0 ),
        .\data_reg[4][7]_0 (\data_reg[4][7] ),
        .\data_reg[4][7]_1 (\data_reg[4][7]_0 ),
        .\data_reg[50][0]_0 (\data_reg[50][0] ),
        .\data_reg[51][0]_0 (\data_reg[51][0] ),
        .\data_reg[52][0]_0 (\data_reg[52][0] ),
        .\data_reg[53][0]_0 (\data_reg[53][0] ),
        .\data_reg[54][0]_0 (\data_reg[54][0] ),
        .\data_reg[55][0]_0 (\data_reg[55][0] ),
        .\data_reg[56][0]_0 (\data_reg[56][0] ),
        .\data_reg[57][0]_0 (\data_reg[57][0] ),
        .\data_reg[58][0]_0 (\data_reg[58][0] ),
        .\data_reg[59][0]_0 (\data_reg[59][0] ),
        .\data_reg[5][0]_0 (\data_reg[5][0] ),
        .\data_reg[5][0]_1 (\data_reg[5][0]_0 ),
        .\data_reg[5][0]_2 (\data_reg[5][0]_1 ),
        .\data_reg[5][2]_0 (\data_reg[5][2] ),
        .\data_reg[5][3]_0 (\data_reg[5][3] ),
        .\data_reg[5][4]_0 (\data_reg[5][4] ),
        .\data_reg[5][4]_1 (\data_reg[5][4]_0 ),
        .\data_reg[5][4]_2 (\data_reg[5][4]_1 ),
        .\data_reg[5][5]_0 (\data_reg[5][5] ),
        .\data_reg[5][5]_1 (\data_reg[5][5]_0 ),
        .\data_reg[5][6]_0 (\data_reg[5][6] ),
        .\data_reg[5][6]_1 (\data_reg[5][6]_0 ),
        .\data_reg[5][7]_0 (\data_reg[5][7] ),
        .\data_reg[5][7]_1 (\data_reg[5][7]_0 ),
        .\data_reg[60][0]_0 (\data_reg[60][0] ),
        .\data_reg[61][0]_0 (\data_reg[61][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0] ),
        .\data_reg[6][0]_0 (\data_reg[6][0] ),
        .\data_reg[6][4]_0 (\data_reg[6][4] ),
        .\data_reg[6][4]_1 (\data_reg[6][4]_0 ),
        .\data_reg[6][6]_0 (\data_reg[6][6] ),
        .\data_reg[6][6]_1 (\data_reg[6][6]_0 ),
        .\data_reg[6][7]_0 (\data_reg[6][7] ),
        .\data_reg[7][0]_0 (\data_reg[7][0] ),
        .\data_reg[8][0]_0 (\data_reg[8][0] ),
        .\data_reg[9][0]_0 (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[10]_0 (\goreg_bm.dout_i_reg[10]_0 ),
        .\goreg_bm.dout_i_reg[10]_1 (\goreg_bm.dout_i_reg[10]_1 ),
        .\goreg_bm.dout_i_reg[10]_2 (\goreg_bm.dout_i_reg[10]_2 ),
        .\goreg_bm.dout_i_reg[10]_3 (\goreg_bm.dout_i_reg[10]_3 ),
        .\goreg_bm.dout_i_reg[10]_4 (\goreg_bm.dout_i_reg[10]_4 ),
        .\goreg_bm.dout_i_reg[10]_5 (\goreg_bm.dout_i_reg[10]_5 ),
        .\goreg_bm.dout_i_reg[10]_6 (\goreg_bm.dout_i_reg[10]_6 ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[12]_3 (\goreg_bm.dout_i_reg[12]_3 ),
        .\goreg_bm.dout_i_reg[12]_4 (\goreg_bm.dout_i_reg[12]_4 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[3] (\goreg_bm.dout_i_reg[3] ),
        .\goreg_bm.dout_i_reg[4] (\goreg_bm.dout_i_reg[4] ),
        .\goreg_bm.dout_i_reg[4]_0 (\goreg_bm.dout_i_reg[4]_0 ),
        .\goreg_bm.dout_i_reg[5] (\goreg_bm.dout_i_reg[5] ),
        .\goreg_bm.dout_i_reg[5]_0 (\goreg_bm.dout_i_reg[5]_0 ),
        .\goreg_bm.dout_i_reg[5]_1 (\goreg_bm.dout_i_reg[5]_1 ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[8]_0 (\goreg_bm.dout_i_reg[8]_0 ),
        .\goreg_bm.dout_i_reg[8]_1 (\goreg_bm.dout_i_reg[8]_1 ),
        .\goreg_bm.dout_i_reg[8]_2 (\goreg_bm.dout_i_reg[8]_2 ),
        .\goreg_bm.dout_i_reg[8]_3 (\goreg_bm.dout_i_reg[8]_3 ),
        .\goreg_bm.dout_i_reg[8]_4 (\goreg_bm.dout_i_reg[8]_4 ),
        .\goreg_bm.dout_i_reg[8]_5 (\goreg_bm.dout_i_reg[8]_5 ),
        .\goreg_bm.dout_i_reg[8]_6 (\goreg_bm.dout_i_reg[8]_6 ),
        .\goreg_bm.dout_i_reg[8]_7 (\goreg_bm.dout_i_reg[8]_7 ),
        .\goreg_bm.dout_i_reg[8]_8 (\goreg_bm.dout_i_reg[8]_8 ),
        .\goreg_bm.dout_i_reg[8]_9 (\goreg_bm.dout_i_reg[8]_9 ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\goreg_bm.dout_i_reg[9]_0 (\goreg_bm.dout_i_reg[9]_0 ),
        .\goreg_bm.dout_i_reg[9]_1 (\goreg_bm.dout_i_reg[9]_1 ),
        .\goreg_bm.dout_i_reg[9]_2 (\goreg_bm.dout_i_reg[9]_2 ),
        .\goreg_bm.dout_i_reg[9]_3 (\goreg_bm.dout_i_reg[9]_3 ),
        .\goreg_bm.dout_i_reg[9]_4 (\goreg_bm.dout_i_reg[9]_4 ),
        .\goreg_bm.dout_i_reg[9]_5 (\goreg_bm.dout_i_reg[9]_5 ),
        .\goreg_bm.dout_i_reg[9]_6 (\goreg_bm.dout_i_reg[9]_6 ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .\guf.guf1.underflow_i_reg_0 (\guf.guf1.underflow_i_reg_0 ),
        .\guf.guf1.underflow_i_reg_1 (\guf.guf1.underflow_i_reg_1 ),
        .\guf.guf1.underflow_i_reg_2 (\guf.guf1.underflow_i_reg_2 ),
        .\guf.guf1.underflow_i_reg_3 (\guf.guf1.underflow_i_reg_3 ),
        .\guf.guf1.underflow_i_reg_4 (\guf.guf1.underflow_i_reg_4 ),
        .\refresh_reg[1]_0 (\refresh_reg[1] ),
        .\refresh_reg[3]_0 (\refresh_reg[3] ),
        .\refresh_reg[6]_inv_0 (\refresh_reg[6]_inv [2]),
        .rtc_0_rd_reg_o(rtc_0_rd_reg_o),
        .sda_o_i_2(sda_o_i_2),
        .underflow(underflow),
        .update_i_reg_0(update_i_reg),
        .update_i_reg_1(update_i_reg_0),
        .update_i_reg_2(update_i_reg_1),
        .update_i_reg_3(update_i_reg_2),
        .update_i_reg_4(update_i_reg_3),
        .update_i_reg_5(update_i_reg_4),
        .update_i_reg_6(update_i_reg_5),
        .update_t_reg(update_t_reg),
        .update_t_reg_0(update_t_reg_0),
        .update_t_reg_1(update_t_reg_1),
        .\wr_data_reg[11]_0 (\wr_data_reg[11] ),
        .\wr_data_reg[13]_0 (Q),
        .\wr_data_reg[14]_0 (\wr_data_reg[14] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_0_0
   (D,
    scl_reg,
    i2c_rw_reg,
    update_t_reg,
    sda_o,
    rtc_0_rd_reg_o,
    Q,
    ack_reg,
    \bcnt_reg[0] ,
    \wr_reg_o_reg[3] ,
    update_t_reg_0,
    \data_o_reg[0] ,
    \data_o_reg[7] ,
    \wr_reg_o_reg[4] ,
    \wr_reg_o_reg[4]_0 ,
    \wr_reg_o_reg[5] ,
    \wr_reg_o_reg[5]_0 ,
    \wr_reg_o_reg[4]_1 ,
    \goreg_bm.dout_i_reg[13] ,
    \wr_reg_o_reg[5]_1 ,
    \wr_reg_o_reg[1] ,
    \wr_reg_o_reg[5]_2 ,
    \goreg_bm.dout_i_reg[13]_0 ,
    \goreg_bm.dout_i_reg[13]_1 ,
    \wr_reg_o_reg[3]_0 ,
    \wr_reg_o_reg[4]_2 ,
    \goreg_bm.dout_i_reg[12] ,
    update_t_reg_1,
    update_t_reg_2,
    \wr_reg_o_reg[4]_3 ,
    \wr_reg_o_reg[3]_1 ,
    \guf.guf1.underflow_i_reg ,
    \wr_reg_o_reg[5]_3 ,
    \goreg_bm.dout_i_reg[11] ,
    \goreg_bm.dout_i_reg[10] ,
    \wr_reg_o_reg[5]_4 ,
    \wr_reg_o_reg[0] ,
    \wr_reg_o_reg[3]_2 ,
    update_i_reg,
    \wr_reg_o_reg[3]_3 ,
    \goreg_bm.dout_i_reg[13]_2 ,
    \wr_reg_o_reg[5]_5 ,
    \wr_reg_o_reg[5]_6 ,
    \wr_reg_o_reg[5]_7 ,
    \goreg_bm.dout_i_reg[8] ,
    \wr_reg_o_reg[4]_4 ,
    \wr_reg_o_reg[3]_4 ,
    \wr_reg_o_reg[3]_5 ,
    \goreg_bm.dout_i_reg[13]_3 ,
    \wr_reg_o_reg[5]_8 ,
    \wr_reg_o_reg[4]_5 ,
    \goreg_bm.dout_i_reg[13]_4 ,
    \wr_reg_o_reg[3]_6 ,
    \goreg_bm.dout_i_reg[12]_0 ,
    \goreg_bm.dout_i_reg[12]_1 ,
    \goreg_bm.dout_i_reg[9] ,
    \wr_reg_o_reg[4]_6 ,
    \wr_reg_o_reg[5]_9 ,
    \wr_reg_o_reg[4]_7 ,
    \wr_reg_o_reg[1]_0 ,
    \goreg_bm.dout_i_reg[11]_0 ,
    \goreg_bm.dout_i_reg[11]_1 ,
    \data_o_reg[7]_0 ,
    \goreg_bm.dout_i_reg[6] ,
    \goreg_bm.dout_i_reg[11]_2 ,
    \wr_reg_o_reg[5]_10 ,
    \wr_reg_o_reg[0]_0 ,
    E,
    \wr_reg_o_reg[3]_7 ,
    \wr_reg_o_reg[5]_11 ,
    \data_o_reg[4] ,
    \goreg_bm.dout_i_reg[11]_3 ,
    \wr_reg_o_reg[5]_12 ,
    \goreg_bm.dout_i_reg[11]_4 ,
    \goreg_bm.dout_i_reg[11]_5 ,
    \wr_reg_o_reg[3]_8 ,
    \wr_reg_o_reg[4]_8 ,
    \wr_reg_o_reg[4]_9 ,
    \wr_reg_o_reg[4]_10 ,
    \goreg_bm.dout_i_reg[12]_2 ,
    \wr_reg_o_reg[4]_11 ,
    \data_o_reg[3] ,
    \wr_reg_o_reg[2] ,
    \data_o_reg[4]_0 ,
    \data_o_reg[0]_0 ,
    \data_o_reg[0]_1 ,
    \data_o_reg[0]_2 ,
    \data_o_reg[3]_0 ,
    \wr_reg_o_reg[2]_0 ,
    \data_o_reg[0]_3 ,
    \goreg_bm.dout_i_reg[0] ,
    \goreg_bm.dout_i_reg[1] ,
    \goreg_bm.dout_i_reg[2] ,
    \cnt_reg[2] ,
    \bcnt_reg[1] ,
    old_scl_reg,
    \cnt_reg[1] ,
    \bcnt_reg[1]_0 ,
    ack14_out,
    \bcnt_reg[0]_0 ,
    \cnt_reg[0] ,
    \wr_reg_o_reg[2]_1 ,
    \sda_sr_reg[1] ,
    \scl_sr_reg[1] ,
    clk_peripheral,
    sda_reg,
    scl_reg_0,
    i2c_rw_reg_0,
    update_t_reg_3,
    reset,
    sda_o_reg,
    \wr_data_reg[11] ,
    dout,
    \wr_data_reg[8] ,
    \wr_data_reg[11]_0 ,
    \data_reg[4][0] ,
    \data_reg[4][0]_0 ,
    underflow,
    \data_reg[20][0] ,
    \data_reg[62][0] ,
    \data_reg[62][0]_0 ,
    \data_reg[61][0] ,
    \data_reg[16][0] ,
    \data_reg[40][0] ,
    \data_reg[49][0] ,
    \data_reg[45][0] ,
    \data_reg[58][0] ,
    \data_reg[27][0] ,
    \data_reg[53][0] ,
    \data_reg[30][0] ,
    \data_reg[35][0] ,
    \data_reg[18][0] ,
    \data_reg[17][0] ,
    \data_reg[34][0] ,
    \data_reg[46][0] ,
    \data_reg[39][0] ,
    \data_reg[59][0] ,
    \data_reg[47][0] ,
    \data_reg[37][0] ,
    \data_reg[35][0]_0 ,
    \data_reg[8][0] ,
    \data_reg[19][0] ,
    \data_reg[19][0]_0 ,
    \data_reg[14][0] ,
    \data_reg[22][0] ,
    \data_reg[11][0] ,
    \data_reg[14][0]_0 ,
    \data_reg[47][0]_0 ,
    \data_reg[21][0] ,
    \data_reg[32][0] ,
    \data_reg[38][0] ,
    \data_reg[33][0] ,
    \data_reg[13][0] ,
    \data_reg[42][0] ,
    \data_reg[45][0]_0 ,
    \data_reg[33][0]_0 ,
    \data_reg[50][0] ,
    \data_reg[3][5] ,
    \data_reg[9][0] ,
    \data_reg[52][0] ,
    \data_reg[43][0] ,
    \data_reg[36][0] ,
    \data_reg[36][0]_0 ,
    \data_reg[12][0] ,
    \data_reg[3][5]_0 ,
    \data_reg[63][0] ,
    \data_reg[6][4] ,
    \data_reg[0][0] ,
    \data_reg[15][0] ,
    \data_reg[5][4] ,
    \data_reg[5][0] ,
    \data_reg[1][0] ,
    \data_reg[0][0]_0 ,
    \data_reg[0][3] ,
    \data_reg[2][0] ,
    \data_reg[2][0]_0 ,
    sda_o_reg_0,
    sda_i,
    scl_i);
  output [1:0]D;
  output scl_reg;
  output i2c_rw_reg;
  output update_t_reg;
  output sda_o;
  output [5:0]rtc_0_rd_reg_o;
  output [2:0]Q;
  output ack_reg;
  output \bcnt_reg[0] ;
  output [10:0]\wr_reg_o_reg[3] ;
  output update_t_reg_0;
  output \data_o_reg[0] ;
  output [4:0]\data_o_reg[7] ;
  output [0:0]\wr_reg_o_reg[4] ;
  output [0:0]\wr_reg_o_reg[4]_0 ;
  output [0:0]\wr_reg_o_reg[5] ;
  output [0:0]\wr_reg_o_reg[5]_0 ;
  output [0:0]\wr_reg_o_reg[4]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[13] ;
  output [0:0]\wr_reg_o_reg[5]_1 ;
  output [0:0]\wr_reg_o_reg[1] ;
  output [0:0]\wr_reg_o_reg[5]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  output [0:0]\wr_reg_o_reg[3]_0 ;
  output [0:0]\wr_reg_o_reg[4]_2 ;
  output [0:0]\goreg_bm.dout_i_reg[12] ;
  output [0:0]update_t_reg_1;
  output [0:0]update_t_reg_2;
  output [0:0]\wr_reg_o_reg[4]_3 ;
  output [0:0]\wr_reg_o_reg[3]_1 ;
  output [0:0]\guf.guf1.underflow_i_reg ;
  output [0:0]\wr_reg_o_reg[5]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[11] ;
  output [0:0]\goreg_bm.dout_i_reg[10] ;
  output [0:0]\wr_reg_o_reg[5]_4 ;
  output [0:0]\wr_reg_o_reg[0] ;
  output [0:0]\wr_reg_o_reg[3]_2 ;
  output [0:0]update_i_reg;
  output [0:0]\wr_reg_o_reg[3]_3 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  output [0:0]\wr_reg_o_reg[5]_5 ;
  output \wr_reg_o_reg[5]_6 ;
  output [0:0]\wr_reg_o_reg[5]_7 ;
  output [0:0]\goreg_bm.dout_i_reg[8] ;
  output [0:0]\wr_reg_o_reg[4]_4 ;
  output [0:0]\wr_reg_o_reg[3]_4 ;
  output [0:0]\wr_reg_o_reg[3]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  output [0:0]\wr_reg_o_reg[5]_8 ;
  output [0:0]\wr_reg_o_reg[4]_5 ;
  output [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  output [0:0]\wr_reg_o_reg[3]_6 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  output [0:0]\goreg_bm.dout_i_reg[9] ;
  output [0:0]\wr_reg_o_reg[4]_6 ;
  output [0:0]\wr_reg_o_reg[5]_9 ;
  output [0:0]\wr_reg_o_reg[4]_7 ;
  output \wr_reg_o_reg[1]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  output [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  output [7:0]\data_o_reg[7]_0 ;
  output \goreg_bm.dout_i_reg[6] ;
  output [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  output [0:0]\wr_reg_o_reg[5]_10 ;
  output [0:0]\wr_reg_o_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\wr_reg_o_reg[3]_7 ;
  output \wr_reg_o_reg[5]_11 ;
  output [1:0]\data_o_reg[4] ;
  output \goreg_bm.dout_i_reg[11]_3 ;
  output \wr_reg_o_reg[5]_12 ;
  output \goreg_bm.dout_i_reg[11]_4 ;
  output \goreg_bm.dout_i_reg[11]_5 ;
  output [0:0]\wr_reg_o_reg[3]_8 ;
  output [0:0]\wr_reg_o_reg[4]_8 ;
  output [0:0]\wr_reg_o_reg[4]_9 ;
  output \wr_reg_o_reg[4]_10 ;
  output \goreg_bm.dout_i_reg[12]_2 ;
  output \wr_reg_o_reg[4]_11 ;
  output \data_o_reg[3] ;
  output \wr_reg_o_reg[2] ;
  output \data_o_reg[4]_0 ;
  output \data_o_reg[0]_0 ;
  output \data_o_reg[0]_1 ;
  output \data_o_reg[0]_2 ;
  output \data_o_reg[3]_0 ;
  output \wr_reg_o_reg[2]_0 ;
  output \data_o_reg[0]_3 ;
  output \goreg_bm.dout_i_reg[0] ;
  output \goreg_bm.dout_i_reg[1] ;
  output \goreg_bm.dout_i_reg[2] ;
  output [2:0]\cnt_reg[2] ;
  output \bcnt_reg[1] ;
  output old_scl_reg;
  output \cnt_reg[1] ;
  output \bcnt_reg[1]_0 ;
  output ack14_out;
  output \bcnt_reg[0]_0 ;
  output \cnt_reg[0] ;
  output \wr_reg_o_reg[2]_1 ;
  output [1:0]\sda_sr_reg[1] ;
  output [1:0]\scl_sr_reg[1] ;
  input clk_peripheral;
  input sda_reg;
  input scl_reg_0;
  input i2c_rw_reg_0;
  input update_t_reg_3;
  input reset;
  input sda_o_reg;
  input \wr_data_reg[11] ;
  input [13:0]dout;
  input [2:0]\wr_data_reg[8] ;
  input [0:0]\wr_data_reg[11]_0 ;
  input \data_reg[4][0] ;
  input \data_reg[4][0]_0 ;
  input underflow;
  input \data_reg[20][0] ;
  input \data_reg[62][0] ;
  input \data_reg[62][0]_0 ;
  input \data_reg[61][0] ;
  input \data_reg[16][0] ;
  input \data_reg[40][0] ;
  input \data_reg[49][0] ;
  input \data_reg[45][0] ;
  input \data_reg[58][0] ;
  input \data_reg[27][0] ;
  input \data_reg[53][0] ;
  input \data_reg[30][0] ;
  input \data_reg[35][0] ;
  input \data_reg[18][0] ;
  input \data_reg[17][0] ;
  input \data_reg[34][0] ;
  input \data_reg[46][0] ;
  input \data_reg[39][0] ;
  input \data_reg[59][0] ;
  input \data_reg[47][0] ;
  input \data_reg[37][0] ;
  input \data_reg[35][0]_0 ;
  input \data_reg[8][0] ;
  input \data_reg[19][0] ;
  input \data_reg[19][0]_0 ;
  input \data_reg[14][0] ;
  input \data_reg[22][0] ;
  input \data_reg[11][0] ;
  input \data_reg[14][0]_0 ;
  input \data_reg[47][0]_0 ;
  input \data_reg[21][0] ;
  input \data_reg[32][0] ;
  input \data_reg[38][0] ;
  input \data_reg[33][0] ;
  input \data_reg[13][0] ;
  input \data_reg[42][0] ;
  input \data_reg[45][0]_0 ;
  input \data_reg[33][0]_0 ;
  input \data_reg[50][0] ;
  input \data_reg[3][5] ;
  input \data_reg[9][0] ;
  input \data_reg[52][0] ;
  input \data_reg[43][0] ;
  input \data_reg[36][0] ;
  input \data_reg[36][0]_0 ;
  input \data_reg[12][0] ;
  input \data_reg[3][5]_0 ;
  input \data_reg[63][0] ;
  input [1:0]\data_reg[6][4] ;
  input \data_reg[0][0] ;
  input \data_reg[15][0] ;
  input \data_reg[5][4] ;
  input \data_reg[5][0] ;
  input [0:0]\data_reg[1][0] ;
  input [0:0]\data_reg[0][0]_0 ;
  input \data_reg[0][3] ;
  input \data_reg[2][0] ;
  input \data_reg[2][0]_0 ;
  input sda_o_reg_0;
  input sda_i;
  input scl_i;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ack14_out;
  wire ack_reg;
  wire \bcnt_reg[0] ;
  wire \bcnt_reg[0]_0 ;
  wire \bcnt_reg[1] ;
  wire \bcnt_reg[1]_0 ;
  wire clk_peripheral;
  wire \cnt_reg[0] ;
  wire \cnt_reg[1] ;
  wire [2:0]\cnt_reg[2] ;
  wire \data_o_reg[0] ;
  wire \data_o_reg[0]_0 ;
  wire \data_o_reg[0]_1 ;
  wire \data_o_reg[0]_2 ;
  wire \data_o_reg[0]_3 ;
  wire \data_o_reg[3] ;
  wire \data_o_reg[3]_0 ;
  wire [1:0]\data_o_reg[4] ;
  wire \data_o_reg[4]_0 ;
  wire [4:0]\data_o_reg[7] ;
  wire [7:0]\data_o_reg[7]_0 ;
  wire \data_reg[0][0] ;
  wire [0:0]\data_reg[0][0]_0 ;
  wire \data_reg[0][3] ;
  wire \data_reg[11][0] ;
  wire \data_reg[12][0] ;
  wire \data_reg[13][0] ;
  wire \data_reg[14][0] ;
  wire \data_reg[14][0]_0 ;
  wire \data_reg[15][0] ;
  wire \data_reg[16][0] ;
  wire \data_reg[17][0] ;
  wire \data_reg[18][0] ;
  wire \data_reg[19][0] ;
  wire \data_reg[19][0]_0 ;
  wire [0:0]\data_reg[1][0] ;
  wire \data_reg[20][0] ;
  wire \data_reg[21][0] ;
  wire \data_reg[22][0] ;
  wire \data_reg[27][0] ;
  wire \data_reg[2][0] ;
  wire \data_reg[2][0]_0 ;
  wire \data_reg[30][0] ;
  wire \data_reg[32][0] ;
  wire \data_reg[33][0] ;
  wire \data_reg[33][0]_0 ;
  wire \data_reg[34][0] ;
  wire \data_reg[35][0] ;
  wire \data_reg[35][0]_0 ;
  wire \data_reg[36][0] ;
  wire \data_reg[36][0]_0 ;
  wire \data_reg[37][0] ;
  wire \data_reg[38][0] ;
  wire \data_reg[39][0] ;
  wire \data_reg[3][5] ;
  wire \data_reg[3][5]_0 ;
  wire \data_reg[40][0] ;
  wire \data_reg[42][0] ;
  wire \data_reg[43][0] ;
  wire \data_reg[45][0] ;
  wire \data_reg[45][0]_0 ;
  wire \data_reg[46][0] ;
  wire \data_reg[47][0] ;
  wire \data_reg[47][0]_0 ;
  wire \data_reg[49][0] ;
  wire \data_reg[4][0] ;
  wire \data_reg[4][0]_0 ;
  wire \data_reg[50][0] ;
  wire \data_reg[52][0] ;
  wire \data_reg[53][0] ;
  wire \data_reg[58][0] ;
  wire \data_reg[59][0] ;
  wire \data_reg[5][0] ;
  wire \data_reg[5][4] ;
  wire \data_reg[61][0] ;
  wire \data_reg[62][0] ;
  wire \data_reg[62][0]_0 ;
  wire \data_reg[63][0] ;
  wire [1:0]\data_reg[6][4] ;
  wire \data_reg[8][0] ;
  wire \data_reg[9][0] ;
  wire [13:0]dout;
  wire \goreg_bm.dout_i_reg[0] ;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [0:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[11]_2 ;
  wire \goreg_bm.dout_i_reg[11]_3 ;
  wire \goreg_bm.dout_i_reg[11]_4 ;
  wire \goreg_bm.dout_i_reg[11]_5 ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[12]_1 ;
  wire \goreg_bm.dout_i_reg[12]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13] ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_1 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_2 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_3 ;
  wire [0:0]\goreg_bm.dout_i_reg[13]_4 ;
  wire \goreg_bm.dout_i_reg[1] ;
  wire \goreg_bm.dout_i_reg[2] ;
  wire \goreg_bm.dout_i_reg[6] ;
  wire [0:0]\goreg_bm.dout_i_reg[8] ;
  wire [0:0]\goreg_bm.dout_i_reg[9] ;
  wire [0:0]\guf.guf1.underflow_i_reg ;
  wire i2c_rw_reg;
  wire i2c_rw_reg_0;
  wire old_scl_reg;
  wire reset;
  wire [5:0]rtc_0_rd_reg_o;
  wire scl_i;
  wire scl_reg;
  wire scl_reg_0;
  wire [1:0]\scl_sr_reg[1] ;
  wire sda_i;
  wire sda_o;
  wire sda_o_reg;
  wire sda_o_reg_0;
  wire sda_reg;
  wire [1:0]\sda_sr_reg[1] ;
  wire underflow;
  wire [0:0]update_i_reg;
  wire update_t_reg;
  wire update_t_reg_0;
  wire [0:0]update_t_reg_1;
  wire [0:0]update_t_reg_2;
  wire update_t_reg_3;
  wire \wr_data_reg[11] ;
  wire [0:0]\wr_data_reg[11]_0 ;
  wire [2:0]\wr_data_reg[8] ;
  wire [0:0]\wr_reg_o_reg[0] ;
  wire [0:0]\wr_reg_o_reg[0]_0 ;
  wire [0:0]\wr_reg_o_reg[1] ;
  wire \wr_reg_o_reg[1]_0 ;
  wire \wr_reg_o_reg[2] ;
  wire \wr_reg_o_reg[2]_0 ;
  wire \wr_reg_o_reg[2]_1 ;
  wire [10:0]\wr_reg_o_reg[3] ;
  wire [0:0]\wr_reg_o_reg[3]_0 ;
  wire [0:0]\wr_reg_o_reg[3]_1 ;
  wire [0:0]\wr_reg_o_reg[3]_2 ;
  wire [0:0]\wr_reg_o_reg[3]_3 ;
  wire [0:0]\wr_reg_o_reg[3]_4 ;
  wire [0:0]\wr_reg_o_reg[3]_5 ;
  wire [0:0]\wr_reg_o_reg[3]_6 ;
  wire [0:0]\wr_reg_o_reg[3]_7 ;
  wire [0:0]\wr_reg_o_reg[3]_8 ;
  wire [0:0]\wr_reg_o_reg[4] ;
  wire [0:0]\wr_reg_o_reg[4]_0 ;
  wire [0:0]\wr_reg_o_reg[4]_1 ;
  wire \wr_reg_o_reg[4]_10 ;
  wire \wr_reg_o_reg[4]_11 ;
  wire [0:0]\wr_reg_o_reg[4]_2 ;
  wire [0:0]\wr_reg_o_reg[4]_3 ;
  wire [0:0]\wr_reg_o_reg[4]_4 ;
  wire [0:0]\wr_reg_o_reg[4]_5 ;
  wire [0:0]\wr_reg_o_reg[4]_6 ;
  wire [0:0]\wr_reg_o_reg[4]_7 ;
  wire [0:0]\wr_reg_o_reg[4]_8 ;
  wire [0:0]\wr_reg_o_reg[4]_9 ;
  wire [0:0]\wr_reg_o_reg[5] ;
  wire [0:0]\wr_reg_o_reg[5]_0 ;
  wire [0:0]\wr_reg_o_reg[5]_1 ;
  wire [0:0]\wr_reg_o_reg[5]_10 ;
  wire \wr_reg_o_reg[5]_11 ;
  wire \wr_reg_o_reg[5]_12 ;
  wire [0:0]\wr_reg_o_reg[5]_2 ;
  wire [0:0]\wr_reg_o_reg[5]_3 ;
  wire [0:0]\wr_reg_o_reg[5]_4 ;
  wire [0:0]\wr_reg_o_reg[5]_5 ;
  wire \wr_reg_o_reg[5]_6 ;
  wire [0:0]\wr_reg_o_reg[5]_7 ;
  wire [0:0]\wr_reg_o_reg[5]_8 ;
  wire [0:0]\wr_reg_o_reg[5]_9 ;

  zxnexys_zxrtc_0_0_rtc inst
       (.D(rtc_0_rd_reg_o),
        .E(E),
        .Q(Q),
        .ack14_out(ack14_out),
        .ack_reg_0(ack_reg),
        .\bcnt_reg[0]_0 (\bcnt_reg[0] ),
        .\bcnt_reg[0]_1 (\bcnt_reg[0]_0 ),
        .\bcnt_reg[1]_0 (\bcnt_reg[1] ),
        .\bcnt_reg[1]_1 (\bcnt_reg[1]_0 ),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0]_0 (\cnt_reg[0] ),
        .\cnt_reg[1]_0 (\cnt_reg[1] ),
        .\cnt_reg[2]_0 (\cnt_reg[2] ),
        .\data_o_reg[0]_0 (\data_o_reg[0] ),
        .\data_o_reg[0]_1 (\data_o_reg[0]_0 ),
        .\data_o_reg[0]_2 (\data_o_reg[0]_1 ),
        .\data_o_reg[0]_3 (\data_o_reg[0]_2 ),
        .\data_o_reg[0]_4 (\data_o_reg[0]_3 ),
        .\data_o_reg[3]_0 (\data_o_reg[3] ),
        .\data_o_reg[3]_1 (\data_o_reg[3]_0 ),
        .\data_o_reg[4]_0 (\data_o_reg[4] ),
        .\data_o_reg[4]_1 (\data_o_reg[4]_0 ),
        .\data_o_reg[7]_0 (\data_o_reg[7]_0 ),
        .\data_o_reg[7]_1 (\data_o_reg[7] ),
        .\data_reg[0][0] (\data_reg[0][0] ),
        .\data_reg[0][0]_0 (\data_reg[0][0]_0 ),
        .\data_reg[0][3] (\data_reg[0][3] ),
        .\data_reg[11][0] (\data_reg[11][0] ),
        .\data_reg[12][0] (\data_reg[12][0] ),
        .\data_reg[13][0] (\data_reg[13][0] ),
        .\data_reg[14][0] (\data_reg[14][0] ),
        .\data_reg[14][0]_0 (\data_reg[14][0]_0 ),
        .\data_reg[15][0] (\data_reg[15][0] ),
        .\data_reg[16][0] (\data_reg[16][0] ),
        .\data_reg[17][0] (\data_reg[17][0] ),
        .\data_reg[18][0] (\data_reg[18][0] ),
        .\data_reg[19][0] (\data_reg[19][0] ),
        .\data_reg[19][0]_0 (\data_reg[19][0]_0 ),
        .\data_reg[1][0] (\data_reg[1][0] ),
        .\data_reg[20][0] (\data_reg[20][0] ),
        .\data_reg[21][0] (\data_reg[21][0] ),
        .\data_reg[22][0] (\data_reg[22][0] ),
        .\data_reg[27][0] (\data_reg[27][0] ),
        .\data_reg[2][0] (\data_reg[2][0] ),
        .\data_reg[2][0]_0 (\data_reg[2][0]_0 ),
        .\data_reg[30][0] (\data_reg[30][0] ),
        .\data_reg[32][0] (\data_reg[32][0] ),
        .\data_reg[33][0] (\data_reg[33][0] ),
        .\data_reg[33][0]_0 (\data_reg[33][0]_0 ),
        .\data_reg[34][0] (\data_reg[34][0] ),
        .\data_reg[35][0] (\data_reg[35][0] ),
        .\data_reg[35][0]_0 (\data_reg[35][0]_0 ),
        .\data_reg[36][0] (\data_reg[36][0] ),
        .\data_reg[36][0]_0 (\data_reg[36][0]_0 ),
        .\data_reg[37][0] (\data_reg[37][0] ),
        .\data_reg[38][0] (\data_reg[38][0] ),
        .\data_reg[39][0] (\data_reg[39][0] ),
        .\data_reg[3][5] (\data_reg[3][5] ),
        .\data_reg[3][5]_0 (\data_reg[3][5]_0 ),
        .\data_reg[40][0] (\data_reg[40][0] ),
        .\data_reg[42][0] (\data_reg[42][0] ),
        .\data_reg[43][0] (\data_reg[43][0] ),
        .\data_reg[45][0] (\data_reg[45][0] ),
        .\data_reg[45][0]_0 (\data_reg[45][0]_0 ),
        .\data_reg[46][0] (\data_reg[46][0] ),
        .\data_reg[47][0] (\data_reg[47][0] ),
        .\data_reg[47][0]_0 (\data_reg[47][0]_0 ),
        .\data_reg[49][0] (\data_reg[49][0] ),
        .\data_reg[4][0] (\data_reg[4][0] ),
        .\data_reg[4][0]_0 (\data_reg[4][0]_0 ),
        .\data_reg[50][0] (\data_reg[50][0] ),
        .\data_reg[52][0] (\data_reg[52][0] ),
        .\data_reg[53][0] (\data_reg[53][0] ),
        .\data_reg[58][0] (\data_reg[58][0] ),
        .\data_reg[59][0] (\data_reg[59][0] ),
        .\data_reg[5][0] (\data_reg[5][0] ),
        .\data_reg[5][4] (\data_reg[5][4] ),
        .\data_reg[61][0] (\data_reg[61][0] ),
        .\data_reg[62][0] (\data_reg[62][0] ),
        .\data_reg[62][0]_0 (\data_reg[62][0]_0 ),
        .\data_reg[63][0] (\data_reg[63][0] ),
        .\data_reg[6][4] (\data_reg[6][4] ),
        .\data_reg[8][0] (\data_reg[8][0] ),
        .\data_reg[9][0] (\data_reg[9][0] ),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0] (\goreg_bm.dout_i_reg[0] ),
        .\goreg_bm.dout_i_reg[10] (\goreg_bm.dout_i_reg[10] ),
        .\goreg_bm.dout_i_reg[11] (\goreg_bm.dout_i_reg[11] ),
        .\goreg_bm.dout_i_reg[11]_0 (\goreg_bm.dout_i_reg[11]_0 ),
        .\goreg_bm.dout_i_reg[11]_1 (\goreg_bm.dout_i_reg[11]_1 ),
        .\goreg_bm.dout_i_reg[11]_2 (\goreg_bm.dout_i_reg[11]_2 ),
        .\goreg_bm.dout_i_reg[11]_3 (\goreg_bm.dout_i_reg[11]_3 ),
        .\goreg_bm.dout_i_reg[11]_4 (\goreg_bm.dout_i_reg[11]_4 ),
        .\goreg_bm.dout_i_reg[11]_5 (\goreg_bm.dout_i_reg[11]_5 ),
        .\goreg_bm.dout_i_reg[12] (\goreg_bm.dout_i_reg[12] ),
        .\goreg_bm.dout_i_reg[12]_0 (\goreg_bm.dout_i_reg[12]_0 ),
        .\goreg_bm.dout_i_reg[12]_1 (\goreg_bm.dout_i_reg[12]_1 ),
        .\goreg_bm.dout_i_reg[12]_2 (\goreg_bm.dout_i_reg[12]_2 ),
        .\goreg_bm.dout_i_reg[13] (\goreg_bm.dout_i_reg[13] ),
        .\goreg_bm.dout_i_reg[13]_0 (\goreg_bm.dout_i_reg[13]_0 ),
        .\goreg_bm.dout_i_reg[13]_1 (\goreg_bm.dout_i_reg[13]_1 ),
        .\goreg_bm.dout_i_reg[13]_2 (\goreg_bm.dout_i_reg[13]_2 ),
        .\goreg_bm.dout_i_reg[13]_3 (\goreg_bm.dout_i_reg[13]_3 ),
        .\goreg_bm.dout_i_reg[13]_4 (\goreg_bm.dout_i_reg[13]_4 ),
        .\goreg_bm.dout_i_reg[1] (\goreg_bm.dout_i_reg[1] ),
        .\goreg_bm.dout_i_reg[2] (\goreg_bm.dout_i_reg[2] ),
        .\goreg_bm.dout_i_reg[6] (\goreg_bm.dout_i_reg[6] ),
        .\goreg_bm.dout_i_reg[8] (\goreg_bm.dout_i_reg[8] ),
        .\goreg_bm.dout_i_reg[9] (\goreg_bm.dout_i_reg[9] ),
        .\guf.guf1.underflow_i_reg (\guf.guf1.underflow_i_reg ),
        .i2c_rw_reg_0(i2c_rw_reg),
        .i2c_rw_reg_1(i2c_rw_reg_0),
        .old_scl_reg_0(old_scl_reg),
        .reset(reset),
        .scl_i(scl_i),
        .scl_reg_0(scl_reg),
        .scl_reg_1(scl_reg_0),
        .\scl_sr_reg[1]_0 (\scl_sr_reg[1] ),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg_0(sda_o_reg),
        .sda_o_reg_1(sda_o_reg_0),
        .sda_reg_0(D[0]),
        .sda_reg_1(sda_reg),
        .\sda_sr_reg[1]_0 (\sda_sr_reg[1] ),
        .\tmp_reg[0]_0 (D[1]),
        .underflow(underflow),
        .update_i_reg(update_i_reg),
        .update_t_reg_0(update_t_reg),
        .update_t_reg_1(update_t_reg_0),
        .update_t_reg_2(update_t_reg_1),
        .update_t_reg_3(update_t_reg_2),
        .update_t_reg_4(update_t_reg_3),
        .\wr_data_reg[11] (\wr_data_reg[11] ),
        .\wr_data_reg[11]_0 (\wr_data_reg[11]_0 ),
        .\wr_data_reg[8] (\wr_data_reg[8] ),
        .\wr_reg_o_reg[0]_0 (\wr_reg_o_reg[0] ),
        .\wr_reg_o_reg[0]_1 (\wr_reg_o_reg[0]_0 ),
        .\wr_reg_o_reg[1]_0 (\wr_reg_o_reg[1] ),
        .\wr_reg_o_reg[1]_1 (\wr_reg_o_reg[1]_0 ),
        .\wr_reg_o_reg[2]_0 (\wr_reg_o_reg[2] ),
        .\wr_reg_o_reg[2]_1 (\wr_reg_o_reg[2]_0 ),
        .\wr_reg_o_reg[2]_2 (\wr_reg_o_reg[2]_1 ),
        .\wr_reg_o_reg[3]_0 (\wr_reg_o_reg[3] ),
        .\wr_reg_o_reg[3]_1 (\wr_reg_o_reg[3]_0 ),
        .\wr_reg_o_reg[3]_2 (\wr_reg_o_reg[3]_1 ),
        .\wr_reg_o_reg[3]_3 (\wr_reg_o_reg[3]_2 ),
        .\wr_reg_o_reg[3]_4 (\wr_reg_o_reg[3]_3 ),
        .\wr_reg_o_reg[3]_5 (\wr_reg_o_reg[3]_4 ),
        .\wr_reg_o_reg[3]_6 (\wr_reg_o_reg[3]_5 ),
        .\wr_reg_o_reg[3]_7 (\wr_reg_o_reg[3]_6 ),
        .\wr_reg_o_reg[3]_8 (\wr_reg_o_reg[3]_7 ),
        .\wr_reg_o_reg[3]_9 (\wr_reg_o_reg[3]_8 ),
        .\wr_reg_o_reg[4]_0 (\wr_reg_o_reg[4] ),
        .\wr_reg_o_reg[4]_1 (\wr_reg_o_reg[4]_0 ),
        .\wr_reg_o_reg[4]_10 (\wr_reg_o_reg[4]_9 ),
        .\wr_reg_o_reg[4]_11 (\wr_reg_o_reg[4]_10 ),
        .\wr_reg_o_reg[4]_12 (\wr_reg_o_reg[4]_11 ),
        .\wr_reg_o_reg[4]_2 (\wr_reg_o_reg[4]_1 ),
        .\wr_reg_o_reg[4]_3 (\wr_reg_o_reg[4]_2 ),
        .\wr_reg_o_reg[4]_4 (\wr_reg_o_reg[4]_3 ),
        .\wr_reg_o_reg[4]_5 (\wr_reg_o_reg[4]_4 ),
        .\wr_reg_o_reg[4]_6 (\wr_reg_o_reg[4]_5 ),
        .\wr_reg_o_reg[4]_7 (\wr_reg_o_reg[4]_6 ),
        .\wr_reg_o_reg[4]_8 (\wr_reg_o_reg[4]_7 ),
        .\wr_reg_o_reg[4]_9 (\wr_reg_o_reg[4]_8 ),
        .\wr_reg_o_reg[5]_0 (\wr_reg_o_reg[5] ),
        .\wr_reg_o_reg[5]_1 (\wr_reg_o_reg[5]_0 ),
        .\wr_reg_o_reg[5]_10 (\wr_reg_o_reg[5]_9 ),
        .\wr_reg_o_reg[5]_11 (\wr_reg_o_reg[5]_10 ),
        .\wr_reg_o_reg[5]_12 (\wr_reg_o_reg[5]_11 ),
        .\wr_reg_o_reg[5]_13 (\wr_reg_o_reg[5]_12 ),
        .\wr_reg_o_reg[5]_2 (\wr_reg_o_reg[5]_1 ),
        .\wr_reg_o_reg[5]_3 (\wr_reg_o_reg[5]_2 ),
        .\wr_reg_o_reg[5]_4 (\wr_reg_o_reg[5]_3 ),
        .\wr_reg_o_reg[5]_5 (\wr_reg_o_reg[5]_4 ),
        .\wr_reg_o_reg[5]_6 (\wr_reg_o_reg[5]_5 ),
        .\wr_reg_o_reg[5]_7 (\wr_reg_o_reg[5]_6 ),
        .\wr_reg_o_reg[5]_8 (\wr_reg_o_reg[5]_7 ),
        .\wr_reg_o_reg[5]_9 (\wr_reg_o_reg[5]_8 ));
endmodule

(* ORIG_REF_NAME = "rtcc_rtc_reset_0_0" *) 
module zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
   (s_axi_aresetn,
    clk_peripheral,
    reset);
  output s_axi_aresetn;
  input clk_peripheral;
  input reset;

  wire clk_peripheral;
  wire reset;
  wire s_axi_aresetn;

  zxnexys_zxrtc_0_0_rtc_reset inst
       (.clk_peripheral(clk_peripheral),
        .reset(reset),
        .s_axi_aresetn(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "rtcc_wrapper" *) 
module zxnexys_zxrtc_0_0_rtcc_wrapper
   (iic_rtcc_sda_t,
    iic_rtcc_scl_t,
    sda_o,
    clk_peripheral,
    reset,
    iic_rtcc_sda_i,
    iic_rtcc_scl_i,
    sda_i,
    scl_i);
  output iic_rtcc_sda_t;
  output iic_rtcc_scl_t;
  output sda_o;
  input clk_peripheral;
  input reset;
  input iic_rtcc_sda_i;
  input iic_rtcc_scl_i;
  input sda_i;
  input scl_i;

  wire [5:0]\axi_controller_0/inst/cState ;
  wire clk_peripheral;
  wire \data[0][4]_i_1_n_0 ;
  wire \data[0][5]_i_1_n_0 ;
  wire \data[0][6]_i_1_n_0 ;
  wire \data[0][7]_i_1_n_0 ;
  wire \data[1][4]_i_1_n_0 ;
  wire \data[1][5]_i_1_n_0 ;
  wire \data[1][6]_i_1_n_0 ;
  wire \data[1][7]_i_1_n_0 ;
  wire \data[2][4]_i_1_n_0 ;
  wire \data[2][5]_i_1_n_0 ;
  wire \data[2][6]_i_1_n_0 ;
  wire \data[2][7]_i_1_n_0 ;
  wire \data[3][0]_i_1_n_0 ;
  wire \data[3][1]_i_1_n_0 ;
  wire \data[3][2]_i_1_n_0 ;
  wire \data[4][4]_i_1_n_0 ;
  wire \data[4][5]_i_1_n_0 ;
  wire \data[4][6]_i_1_n_0 ;
  wire \data[4][7]_i_1_n_0 ;
  wire \data[5][4]_i_1_n_0 ;
  wire \data[5][5]_i_1_n_0 ;
  wire \data[5][6]_i_1_n_0 ;
  wire \data[5][7]_i_1_n_0 ;
  wire fifo_generator_1_underflow;
  wire i2c_rw_i_1_n_0;
  wire iic_rtcc_scl_i;
  wire iic_rtcc_scl_t;
  wire iic_rtcc_sda_i;
  wire iic_rtcc_sda_t;
  wire [0:0]\registers_0/data3 ;
  wire [7:4]\registers_0/data_reg[0]_1 ;
  wire [7:4]\registers_0/data_reg[1]_0 ;
  wire [2:0]\registers_0/data_reg[3]_3 ;
  wire \registers_0/inst/update_i ;
  wire [7:4]registers_0_fifo_read_RD_DATA;
  wire reset;
  wire \rtc_0/inst/ack14_out ;
  wire \rtc_0/p_0_in0_in ;
  wire [0:0]\rtc_0/tmp ;
  wire [7:4]rtc_0_data_o;
  wire rtc_0_update_t;
  wire rtcc_i_n_10;
  wire rtcc_i_n_11;
  wire rtcc_i_n_12;
  wire rtcc_i_n_13;
  wire rtcc_i_n_18;
  wire rtcc_i_n_20;
  wire rtcc_i_n_21;
  wire rtcc_i_n_26;
  wire rtcc_i_n_27;
  wire rtcc_i_n_28;
  wire rtcc_i_n_29;
  wire rtcc_i_n_30;
  wire rtcc_i_n_34;
  wire rtcc_i_n_35;
  wire rtcc_i_n_36;
  wire rtcc_i_n_37;
  wire rtcc_i_n_43;
  wire rtcc_i_n_45;
  wire rtcc_i_n_46;
  wire rtcc_i_n_48;
  wire rtcc_i_n_49;
  wire rtcc_i_n_51;
  wire rtcc_i_n_52;
  wire rtcc_i_n_53;
  wire rtcc_i_n_58;
  wire rtcc_i_n_59;
  wire rtcc_i_n_60;
  wire rtcc_i_n_61;
  wire rtcc_i_n_62;
  wire rtcc_i_n_63;
  wire rtcc_i_n_64;
  wire rtcc_i_n_65;
  wire rtcc_i_n_66;
  wire rtcc_i_n_67;
  wire rtcc_i_n_68;
  wire rtcc_i_n_69;
  wire rtcc_i_n_70;
  wire rtcc_i_n_71;
  wire rtcc_i_n_72;
  wire rtcc_i_n_73;
  wire rtcc_i_n_74;
  wire rtcc_i_n_75;
  wire rtcc_i_n_76;
  wire rtcc_i_n_77;
  wire rtcc_i_n_78;
  wire rtcc_i_n_79;
  wire rtcc_i_n_80;
  wire rtcc_i_n_81;
  wire rtcc_i_n_82;
  wire rtcc_i_n_83;
  wire rtcc_i_n_84;
  wire rtcc_i_n_86;
  wire rtcc_i_n_87;
  wire rtcc_i_n_88;
  wire rtcc_i_n_89;
  wire rtcc_i_n_9;
  wire rtcc_i_n_90;
  wire rtcc_i_n_91;
  wire rtcc_i_n_92;
  wire scl_i;
  wire scl_i_1_n_0;
  wire sda_i;
  wire sda_i_1_n_0;
  wire sda_o;
  wire sda_o_i_1_n_0;
  wire \timeout[13]_i_1_n_0 ;
  wire update_t_i_1_n_0;

  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[0][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [4]),
        .O(\data[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_91),
        .I4(rtcc_i_n_69),
        .I5(\registers_0/data_reg[0]_1 [5]),
        .O(\data[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[0][6]_i_1 
       (.I0(rtcc_i_n_46),
        .I1(rtcc_i_n_67),
        .I2(rtcc_i_n_69),
        .I3(\registers_0/data_reg[0]_1 [6]),
        .O(\data[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[0][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_70),
        .I5(\registers_0/data_reg[0]_1 [7]),
        .O(\data[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFFBBB80000)) 
    \data[1][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(registers_0_fifo_read_RD_DATA[4]),
        .I3(fifo_generator_1_underflow),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [4]),
        .O(\data[1][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_92),
        .I4(rtcc_i_n_73),
        .I5(\registers_0/data_reg[1]_0 [5]),
        .O(\data[1][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \data[1][6]_i_1 
       (.I0(rtcc_i_n_67),
        .I1(rtcc_i_n_45),
        .I2(rtcc_i_n_73),
        .I3(\registers_0/data_reg[1]_0 [6]),
        .O(\data[1][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[1][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_74),
        .I5(\registers_0/data_reg[1]_0 [7]),
        .O(\data[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    \data[2][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_90),
        .I3(rtcc_i_n_89),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_21),
        .O(\data[2][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(rtcc_i_n_88),
        .I4(rtcc_i_n_71),
        .I5(rtcc_i_n_20),
        .O(\data[2][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_72),
        .I5(\registers_0/data3 ),
        .O(\data[2][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[2][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_72),
        .I5(rtcc_i_n_18),
        .O(\data[2][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][0]_i_1 
       (.I0(rtcc_i_n_80),
        .I1(rtcc_i_n_78),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [0]),
        .O(\data[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAFFEAEAEA00)) 
    \data[3][1]_i_1 
       (.I0(rtcc_i_n_64),
        .I1(\registers_0/data_reg[3]_3 [0]),
        .I2(rtcc_i_n_61),
        .I3(rtcc_i_n_76),
        .I4(rtcc_i_n_34),
        .I5(\registers_0/data_reg[3]_3 [1]),
        .O(\data[3][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEE0)) 
    \data[3][2]_i_1 
       (.I0(rtcc_i_n_60),
        .I1(rtcc_i_n_79),
        .I2(rtcc_i_n_76),
        .I3(rtcc_i_n_34),
        .I4(\registers_0/data_reg[3]_3 [2]),
        .O(\data[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][4]_i_1 
       (.I0(rtc_0_data_o[4]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_62),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_13),
        .O(\data[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \data[4][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtcc_i_n_58),
        .I2(rtcc_i_n_63),
        .I3(rtcc_i_n_9),
        .I4(rtcc_i_n_65),
        .I5(rtcc_i_n_12),
        .O(\data[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_11),
        .O(\data[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[4][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_75),
        .I5(rtcc_i_n_10),
        .O(\data[4][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \data[5][4]_i_1 
       (.I0(rtcc_i_n_77),
        .I1(rtcc_i_n_26),
        .I2(rtcc_i_n_68),
        .I3(rtcc_i_n_66),
        .I4(rtcc_i_n_30),
        .O(\data[5][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][5]_i_1 
       (.I0(rtc_0_data_o[5]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[5]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_29),
        .O(\data[5][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][6]_i_1 
       (.I0(rtc_0_data_o[6]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[6]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_28),
        .O(\data[5][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEB28FFFFEB280000)) 
    \data[5][7]_i_1 
       (.I0(rtc_0_data_o[7]),
        .I1(rtc_0_update_t),
        .I2(\registers_0/inst/update_i ),
        .I3(registers_0_fifo_read_RD_DATA[7]),
        .I4(rtcc_i_n_59),
        .I5(rtcc_i_n_27),
        .O(\data[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBA338A00)) 
    i2c_rw_i_1
       (.I0(\rtc_0/tmp ),
        .I1(\rtc_0/inst/ack14_out ),
        .I2(reset),
        .I3(rtcc_i_n_81),
        .I4(rtcc_i_n_37),
        .O(i2c_rw_i_1_n_0));
  zxnexys_zxrtc_0_0_rtcc rtcc_i
       (.Q({\axi_controller_0/inst/cState [5:2],rtcc_i_n_43,\axi_controller_0/inst/cState [0]}),
        .ack14_out(\rtc_0/inst/ack14_out ),
        .ack_reg(rtcc_i_n_48),
        .\bcnt_reg[0] (rtcc_i_n_49),
        .\bcnt_reg[0]_0 (rtcc_i_n_86),
        .\bcnt_reg[1] (rtcc_i_n_81),
        .\bcnt_reg[1]_0 (rtcc_i_n_84),
        .clk_peripheral(clk_peripheral),
        .\cnt_reg[0] (rtcc_i_n_87),
        .\cnt_reg[1] (rtcc_i_n_83),
        .data3(\registers_0/data3 ),
        .\data_o_reg[4] (rtcc_i_n_77),
        .\data_o_reg[7] (rtc_0_data_o),
        .\data_reg[0][0] (rtcc_i_n_69),
        .\data_reg[0][4] (\data[0][4]_i_1_n_0 ),
        .\data_reg[0][5] (\data[0][5]_i_1_n_0 ),
        .\data_reg[0][6] (\data[0][6]_i_1_n_0 ),
        .\data_reg[0][7] (\registers_0/data_reg[0]_1 ),
        .\data_reg[0][7]_0 (\data[0][7]_i_1_n_0 ),
        .\data_reg[1][4] (\data[1][4]_i_1_n_0 ),
        .\data_reg[1][5] (rtcc_i_n_76),
        .\data_reg[1][5]_0 (\data[1][5]_i_1_n_0 ),
        .\data_reg[1][6] (rtcc_i_n_9),
        .\data_reg[1][6]_0 (\data[1][6]_i_1_n_0 ),
        .\data_reg[1][7] (\registers_0/data_reg[1]_0 ),
        .\data_reg[1][7]_0 (\data[1][7]_i_1_n_0 ),
        .\data_reg[2][1] (rtcc_i_n_89),
        .\data_reg[2][4] (rtcc_i_n_21),
        .\data_reg[2][4]_0 (rtcc_i_n_88),
        .\data_reg[2][4]_1 (\data[2][4]_i_1_n_0 ),
        .\data_reg[2][5] (rtcc_i_n_20),
        .\data_reg[2][5]_0 (\data[2][5]_i_1_n_0 ),
        .\data_reg[2][6] (\data[2][6]_i_1_n_0 ),
        .\data_reg[2][7] (rtcc_i_n_18),
        .\data_reg[2][7]_0 (\data[2][7]_i_1_n_0 ),
        .\data_reg[3][0] (\data[3][0]_i_1_n_0 ),
        .\data_reg[3][1] (\data[3][1]_i_1_n_0 ),
        .\data_reg[3][2] (\registers_0/data_reg[3]_3 ),
        .\data_reg[3][2]_0 (\data[3][2]_i_1_n_0 ),
        .\data_reg[4][4] (rtcc_i_n_13),
        .\data_reg[4][4]_0 (\data[4][4]_i_1_n_0 ),
        .\data_reg[4][5] (rtcc_i_n_12),
        .\data_reg[4][5]_0 (\data[4][5]_i_1_n_0 ),
        .\data_reg[4][6] (rtcc_i_n_11),
        .\data_reg[4][6]_0 (\data[4][6]_i_1_n_0 ),
        .\data_reg[4][7] (rtcc_i_n_10),
        .\data_reg[4][7]_0 (\data[4][7]_i_1_n_0 ),
        .\data_reg[5][4] (rtcc_i_n_30),
        .\data_reg[5][4]_0 (rtcc_i_n_66),
        .\data_reg[5][4]_1 (\data[5][4]_i_1_n_0 ),
        .\data_reg[5][5] (rtcc_i_n_29),
        .\data_reg[5][5]_0 (\data[5][5]_i_1_n_0 ),
        .\data_reg[5][6] (rtcc_i_n_28),
        .\data_reg[5][6]_0 (\data[5][6]_i_1_n_0 ),
        .\data_reg[5][7] (rtcc_i_n_27),
        .\data_reg[5][7]_0 (\data[5][7]_i_1_n_0 ),
        .dout(registers_0_fifo_read_RD_DATA),
        .\goreg_bm.dout_i_reg[0] (rtcc_i_n_80),
        .\goreg_bm.dout_i_reg[11] (rtcc_i_n_26),
        .\goreg_bm.dout_i_reg[11]_0 (rtcc_i_n_59),
        .\goreg_bm.dout_i_reg[11]_1 (rtcc_i_n_70),
        .\goreg_bm.dout_i_reg[12] (rtcc_i_n_73),
        .\goreg_bm.dout_i_reg[12]_0 (rtcc_i_n_74),
        .\goreg_bm.dout_i_reg[1] (rtcc_i_n_64),
        .\goreg_bm.dout_i_reg[2] (rtcc_i_n_60),
        .\goreg_bm.dout_i_reg[4] (rtcc_i_n_62),
        .\goreg_bm.dout_i_reg[4]_0 (rtcc_i_n_90),
        .\goreg_bm.dout_i_reg[5] (rtcc_i_n_63),
        .\goreg_bm.dout_i_reg[5]_0 (rtcc_i_n_91),
        .\goreg_bm.dout_i_reg[5]_1 (rtcc_i_n_92),
        .\goreg_bm.dout_i_reg[6] (rtcc_i_n_67),
        .\goreg_bm.dout_i_reg[9] (rtcc_i_n_65),
        .\guf.guf1.underflow_i_reg (rtcc_i_n_61),
        .i2c_rw_reg(rtcc_i_n_37),
        .i2c_rw_reg_0(i2c_rw_i_1_n_0),
        .iic_rtcc_scl_i(iic_rtcc_scl_i),
        .iic_rtcc_scl_t(iic_rtcc_scl_t),
        .iic_rtcc_sda_i(iic_rtcc_sda_i),
        .iic_rtcc_sda_t(iic_rtcc_sda_t),
        .old_scl_reg(rtcc_i_n_82),
        .reset(reset),
        .rtc_0_update_t(rtc_0_update_t),
        .scl_i(scl_i),
        .scl_reg(rtcc_i_n_36),
        .scl_reg_0(scl_i_1_n_0),
        .\scl_sr_reg[1] ({rtcc_i_n_52,rtcc_i_n_53}),
        .sda_i(sda_i),
        .sda_o(sda_o),
        .sda_o_reg(sda_o_i_1_n_0),
        .sda_reg(rtcc_i_n_35),
        .sda_reg_0(sda_i_1_n_0),
        .\sda_sr_reg[1] ({\rtc_0/p_0_in0_in ,rtcc_i_n_51}),
        .\timeout_reg[13] (\timeout[13]_i_1_n_0 ),
        .\tmp_reg[0] (\rtc_0/tmp ),
        .underflow(fifo_generator_1_underflow),
        .update_i(\registers_0/inst/update_i ),
        .update_i_reg(rtcc_i_n_45),
        .update_i_reg_0(rtcc_i_n_46),
        .update_t_reg(rtcc_i_n_58),
        .update_t_reg_0(rtcc_i_n_71),
        .update_t_reg_1(rtcc_i_n_78),
        .update_t_reg_2(rtcc_i_n_79),
        .update_t_reg_3(update_t_i_1_n_0),
        .\wr_reg_o_reg[2] (rtcc_i_n_75),
        .\wr_reg_o_reg[4] (rtcc_i_n_72),
        .\wr_reg_o_reg[5] (rtcc_i_n_34),
        .\wr_reg_o_reg[5]_0 (rtcc_i_n_68));
  LUT4 #(
    .INIT(16'hFE40)) 
    scl_i_1
       (.I0(reset),
        .I1(rtcc_i_n_52),
        .I2(rtcc_i_n_53),
        .I3(rtcc_i_n_36),
        .O(scl_i_1_n_0));
  LUT4 #(
    .INIT(16'hFE40)) 
    sda_i_1
       (.I0(reset),
        .I1(\rtc_0/p_0_in0_in ),
        .I2(rtcc_i_n_51),
        .I3(rtcc_i_n_35),
        .O(sda_i_1_n_0));
  LUT6 #(
    .INIT(64'hBABAFFFFBABAFF00)) 
    sda_o_i_1
       (.I0(rtcc_i_n_83),
        .I1(rtcc_i_n_84),
        .I2(rtcc_i_n_49),
        .I3(rtcc_i_n_87),
        .I4(rtcc_i_n_82),
        .I5(sda_o),
        .O(sda_o_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000101084)) 
    \timeout[13]_i_1 
       (.I0(rtcc_i_n_43),
        .I1(\axi_controller_0/inst/cState [5]),
        .I2(\axi_controller_0/inst/cState [3]),
        .I3(\axi_controller_0/inst/cState [2]),
        .I4(\axi_controller_0/inst/cState [4]),
        .I5(\axi_controller_0/inst/cState [0]),
        .O(\timeout[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0040)) 
    update_t_i_1
       (.I0(rtcc_i_n_37),
        .I1(rtcc_i_n_86),
        .I2(rtcc_i_n_48),
        .I3(reset),
        .I4(rtc_0_update_t),
        .O(update_t_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8
   (\data_int_reg[7]_0 ,
    Q,
    \data_int_reg[7]_1 ,
    shift_reg_en,
    \data_int_reg[1]_0 ,
    \LEVEL_1_GEN.master_sda_reg ,
    slave_sda_reg,
    state__0,
    \LEVEL_1_GEN.master_sda_reg_0 ,
    Tx_fifo_data_0,
    \data_int_reg[7]_2 ,
    s_axi_aclk,
    \data_int_reg[0]_0 );
  output \data_int_reg[7]_0 ;
  output [7:0]Q;
  output \data_int_reg[7]_1 ;
  input shift_reg_en;
  input \data_int_reg[1]_0 ;
  input \LEVEL_1_GEN.master_sda_reg ;
  input slave_sda_reg;
  input [2:0]state__0;
  input \LEVEL_1_GEN.master_sda_reg_0 ;
  input [6:0]Tx_fifo_data_0;
  input \data_int_reg[7]_2 ;
  input s_axi_aclk;
  input [0:0]\data_int_reg[0]_0 ;

  wire \LEVEL_1_GEN.master_sda_reg ;
  wire \LEVEL_1_GEN.master_sda_reg_0 ;
  wire [7:0]Q;
  wire [6:0]Tx_fifo_data_0;
  wire \data_int[7]_i_1_n_0 ;
  wire [0:0]\data_int_reg[0]_0 ;
  wire \data_int_reg[1]_0 ;
  wire \data_int_reg[7]_0 ;
  wire \data_int_reg[7]_1 ;
  wire \data_int_reg[7]_2 ;
  wire [7:1]p_2_in__0;
  wire s_axi_aclk;
  wire shift_reg_en;
  wire slave_sda_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'hFACFFFFFFACFFCFF)) 
    \LEVEL_1_GEN.master_sda_i_1 
       (.I0(\LEVEL_1_GEN.master_sda_reg ),
        .I1(Q[7]),
        .I2(state__0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(\LEVEL_1_GEN.master_sda_reg_0 ),
        .O(\data_int_reg[7]_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[1]_i_1 
       (.I0(Tx_fifo_data_0[0]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[0]),
        .O(p_2_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[2]_i_1 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[1]),
        .O(p_2_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[3]_i_1 
       (.I0(Tx_fifo_data_0[2]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[2]),
        .O(p_2_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[4]_i_1 
       (.I0(Tx_fifo_data_0[3]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[3]),
        .O(p_2_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[5]_i_1 
       (.I0(Tx_fifo_data_0[4]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[4]),
        .O(p_2_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[6]_i_1 
       (.I0(Tx_fifo_data_0[5]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[5]),
        .O(p_2_in__0[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \data_int[7]_i_1 
       (.I0(shift_reg_en),
        .I1(\data_int_reg[1]_0 ),
        .O(\data_int[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_int[7]_i_2 
       (.I0(Tx_fifo_data_0[6]),
        .I1(\data_int_reg[1]_0 ),
        .I2(Q[6]),
        .O(p_2_in__0[7]));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(\data_int_reg[0]_0 ),
        .Q(Q[0]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(Q[1]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[2]),
        .Q(Q[2]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[3]),
        .Q(Q[3]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[4]),
        .Q(Q[4]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[5]),
        .Q(Q[5]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[6]),
        .Q(Q[6]),
        .R(\data_int_reg[7]_2 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\data_int[7]_i_1_n_0 ),
        .D(p_2_in__0[7]),
        .Q(Q[7]),
        .R(\data_int_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFCFCCAAFFFFFFFF)) 
    slave_sda_i_1
       (.I0(Q[7]),
        .I1(\LEVEL_1_GEN.master_sda_reg ),
        .I2(slave_sda_reg),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(state__0[1]),
        .O(\data_int_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "shift8" *) 
module zxnexys_zxrtc_0_0_shift8_7
   (shift_reg_ld0,
    master_slave_reg,
    abgc_i_reg,
    detect_start_reg,
    \FSM_sequential_state_reg[1] ,
    detect_start_reg_0,
    aas_i_reg,
    \data_int_reg[0]_0 ,
    detect_start,
    state__0,
    shift_reg_ld_reg,
    Q,
    master_slave,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    Ro_prev,
    arb_lost,
    sda_sample,
    \FSM_sequential_state[2]_i_4_0 ,
    abgc_i_reg_0,
    abgc_i_reg_1,
    aas_i,
    aas_i_reg_0,
    srw_i_reg,
    \data_int_reg[0]_1 ,
    E,
    s_axi_aclk,
    \data_int_reg[0]_2 );
  output shift_reg_ld0;
  output master_slave_reg;
  output abgc_i_reg;
  output detect_start_reg;
  output \FSM_sequential_state_reg[1] ;
  output detect_start_reg_0;
  output aas_i_reg;
  output \data_int_reg[0]_0 ;
  input detect_start;
  input [2:0]state__0;
  input shift_reg_ld_reg;
  input [2:0]Q;
  input master_slave;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input Ro_prev;
  input arb_lost;
  input sda_sample;
  input \FSM_sequential_state[2]_i_4_0 ;
  input abgc_i_reg_0;
  input abgc_i_reg_1;
  input aas_i;
  input aas_i_reg_0;
  input [0:0]srw_i_reg;
  input \data_int_reg[0]_1 ;
  input [0:0]E;
  input s_axi_aclk;
  input \data_int_reg[0]_2 ;

  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_4_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire [2:0]Q;
  wire Ro_prev;
  wire aas_i;
  wire aas_i_reg;
  wire aas_i_reg_0;
  wire abgc_i_i_2_n_0;
  wire abgc_i_i_3_n_0;
  wire abgc_i_reg;
  wire abgc_i_reg_0;
  wire abgc_i_reg_1;
  wire arb_lost;
  wire \data_int_reg[0]_0 ;
  wire \data_int_reg[0]_1 ;
  wire \data_int_reg[0]_2 ;
  wire detect_start;
  wire detect_start_reg;
  wire detect_start_reg_0;
  wire [7:0]i2c_header;
  wire master_slave;
  wire master_slave_reg;
  wire s_axi_aclk;
  wire sda_sample;
  wire shift_reg_ld0;
  wire shift_reg_ld_i_2_n_0;
  wire shift_reg_ld_reg;
  wire slave_sda_i_3_n_0;
  wire [0:0]srw_i_reg;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h000E000EFF0F0F0F)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_8_n_0 ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(Ro_prev),
        .I5(state__0[2]),
        .O(detect_start_reg));
  LUT6 #(
    .INIT(64'hDDDDDCDCFFFFFCDC)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\FSM_sequential_state_reg[1]_1 ),
        .I2(master_slave),
        .I3(Q[1]),
        .I4(abgc_i_reg),
        .I5(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(master_slave_reg));
  LUT6 #(
    .INIT(64'hEFEFFFFFEFFFEFFF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(sda_sample),
        .I1(arb_lost),
        .I2(aas_i),
        .I3(i2c_header[0]),
        .I4(Q[1]),
        .I5(master_slave),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000007171FF71)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(state__0[1]),
        .I1(state__0[2]),
        .I2(detect_start),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[2]_i_9_n_0 ),
        .I5(state__0[0]),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(master_slave),
        .I1(i2c_header[6]),
        .I2(i2c_header[4]),
        .I3(i2c_header[5]),
        .I4(slave_sda_i_3_n_0),
        .I5(abgc_i_reg_0),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFD8FFFFFFFF)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(master_slave),
        .I1(Q[1]),
        .I2(i2c_header[0]),
        .I3(arb_lost),
        .I4(sda_sample),
        .I5(\FSM_sequential_state[2]_i_4_0 ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    aas_i_i_1
       (.I0(abgc_i_reg),
        .I1(aas_i),
        .I2(aas_i_reg_0),
        .I3(abgc_i_reg_1),
        .I4(Q[0]),
        .O(aas_i_reg));
  LUT6 #(
    .INIT(64'h0000000044440400)) 
    abgc_i_i_1
       (.I0(detect_start),
        .I1(Q[0]),
        .I2(abgc_i_i_2_n_0),
        .I3(abgc_i_i_3_n_0),
        .I4(abgc_i_reg_0),
        .I5(abgc_i_reg_1),
        .O(detect_start_reg_0));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    abgc_i_i_2
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(i2c_header[0]),
        .I4(Q[2]),
        .O(abgc_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    abgc_i_i_3
       (.I0(i2c_header[6]),
        .I1(i2c_header[4]),
        .I2(i2c_header[5]),
        .I3(slave_sda_i_3_n_0),
        .O(abgc_i_i_3_n_0));
  FDRE \data_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\data_int_reg[0]_2 ),
        .Q(i2c_header[0]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[0]),
        .Q(i2c_header[1]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[1]),
        .Q(i2c_header[2]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[2]),
        .Q(i2c_header[3]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[3]),
        .Q(i2c_header[4]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[4]),
        .Q(i2c_header[5]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[5]),
        .Q(i2c_header[6]),
        .R(\data_int_reg[0]_1 ));
  FDRE \data_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(i2c_header[6]),
        .Q(i2c_header[7]),
        .R(\data_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0320)) 
    shift_reg_ld_i_1
       (.I0(detect_start),
        .I1(state__0[1]),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(shift_reg_ld_reg),
        .I5(shift_reg_ld_i_2_n_0),
        .O(shift_reg_ld0));
  LUT6 #(
    .INIT(64'h00C0000F00A00000)) 
    shift_reg_ld_i_2
       (.I0(i2c_header[0]),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(state__0[2]),
        .I5(master_slave),
        .O(shift_reg_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    slave_sda_i_2
       (.I0(abgc_i_reg_0),
        .I1(slave_sda_i_3_n_0),
        .I2(i2c_header[5]),
        .I3(i2c_header[4]),
        .I4(i2c_header[6]),
        .O(abgc_i_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    slave_sda_i_3
       (.I0(i2c_header[3]),
        .I1(i2c_header[1]),
        .I2(i2c_header[7]),
        .I3(i2c_header[2]),
        .O(slave_sda_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    srw_i_i_1
       (.I0(i2c_header[0]),
        .I1(state__0[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(srw_i_reg),
        .O(\data_int_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module zxnexys_zxrtc_0_0_slave_attachment
   (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ,
    Bus_RNW_reg_reg,
    s_axi_rvalid_i_reg_0,
    s_axi_bvalid_i_reg_0,
    Q,
    is_write_reg_0,
    is_read_reg_0,
    irpt_wrack,
    E,
    \WDATA_reg[5] ,
    Bus2IIC_WrCE,
    reset_trig0,
    sw_rst_cond,
    Bus2IIC_RdCE,
    \WDATA_reg[0] ,
    s_axi_rdata,
    AXI_IP2Bus_WrAck20,
    AXI_IP2Bus_RdAck20,
    AXI_Bus2IP_Reset,
    s_axi_aclk,
    s_axi_arvalid,
    Dtre,
    \s_axi_rdata_i[7]_i_7_0 ,
    \s_axi_rdata_i[7]_i_6_0 ,
    \s_axi_rdata_i[7]_i_6_1 ,
    \s_axi_rdata_i[6]_i_4_0 ,
    s_axi_aresetn,
    AXI_IP2Bus_RdAck1,
    AXI_IP2Bus_RdAck2,
    s_axi_wvalid,
    s_axi_awvalid,
    AXI_IP2Bus_WrAck1,
    AXI_IP2Bus_WrAck2,
    s_axi_wdata,
    \cr_i_reg[2] ,
    firstDynStartSeen,
    \cr_i_reg[2]_0 ,
    cr_txModeSelect_set,
    cr_txModeSelect_clr,
    sw_rst_cond_d1,
    \s_axi_rdata_i_reg[1]_0 ,
    p_1_in13_in,
    \s_axi_rdata_i_reg[7]_0 ,
    Tx_fifo_data_0,
    \s_axi_rdata_i_reg[7]_i_2_0 ,
    \s_axi_rdata_i_reg[2]_i_2_0 ,
    p_1_in10_in,
    \s_axi_rdata_i_reg[3]_0 ,
    Rc_fifo_data,
    \s_axi_rdata_i_reg[7]_i_2_1 ,
    s_axi_rready,
    s_axi_bready,
    \s_axi_rdata_i_reg[0]_0 ,
    p_1_in16_in,
    p_1_in7_in,
    p_1_in4_in,
    p_1_in1_in,
    p_1_in,
    \s_axi_rdata_i_reg[0]_i_2_0 ,
    \s_axi_rdata_i_reg[0]_i_2_1 ,
    s_axi_araddr,
    s_axi_awaddr,
    \GPO_GEN.gpo_i_reg[31] );
  output \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  output Bus_RNW_reg_reg;
  output s_axi_rvalid_i_reg_0;
  output s_axi_bvalid_i_reg_0;
  output [1:0]Q;
  output is_write_reg_0;
  output is_read_reg_0;
  output irpt_wrack;
  output [0:0]E;
  output [1:0]\WDATA_reg[5] ;
  output [6:0]Bus2IIC_WrCE;
  output reset_trig0;
  output sw_rst_cond;
  output [0:0]Bus2IIC_RdCE;
  output \WDATA_reg[0] ;
  output [7:0]s_axi_rdata;
  output AXI_IP2Bus_WrAck20;
  output AXI_IP2Bus_RdAck20;
  input AXI_Bus2IP_Reset;
  input s_axi_aclk;
  input s_axi_arvalid;
  input Dtre;
  input [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  input [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  input [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  input [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  input s_axi_aresetn;
  input AXI_IP2Bus_RdAck1;
  input AXI_IP2Bus_RdAck2;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input AXI_IP2Bus_WrAck1;
  input AXI_IP2Bus_WrAck2;
  input [4:0]s_axi_wdata;
  input [0:0]\cr_i_reg[2] ;
  input firstDynStartSeen;
  input \cr_i_reg[2]_0 ;
  input cr_txModeSelect_set;
  input cr_txModeSelect_clr;
  input sw_rst_cond_d1;
  input [0:0]\s_axi_rdata_i_reg[1]_0 ;
  input p_1_in13_in;
  input [7:0]\s_axi_rdata_i_reg[7]_0 ;
  input [7:0]Tx_fifo_data_0;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  input \s_axi_rdata_i_reg[2]_i_2_0 ;
  input p_1_in10_in;
  input \s_axi_rdata_i_reg[3]_0 ;
  input [0:7]Rc_fifo_data;
  input [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  input s_axi_rready;
  input s_axi_bready;
  input \s_axi_rdata_i_reg[0]_0 ;
  input p_1_in16_in;
  input p_1_in7_in;
  input p_1_in4_in;
  input p_1_in1_in;
  input p_1_in;
  input \s_axi_rdata_i_reg[0]_i_2_0 ;
  input \s_axi_rdata_i_reg[0]_i_2_1 ;
  input [4:0]s_axi_araddr;
  input [4:0]s_axi_awaddr;
  input \GPO_GEN.gpo_i_reg[31] ;

  wire AXI_Bus2IP_Reset;
  wire [24:31]AXI_IP2Bus_Data;
  wire AXI_IP2Bus_RdAck1;
  wire AXI_IP2Bus_RdAck2;
  wire AXI_IP2Bus_RdAck20;
  wire AXI_IP2Bus_WrAck1;
  wire AXI_IP2Bus_WrAck2;
  wire AXI_IP2Bus_WrAck20;
  wire [0:6]Bus2IIC_Addr;
  wire [0:0]Bus2IIC_RdCE;
  wire [6:0]Bus2IIC_WrCE;
  wire Bus_RNW_reg_reg;
  wire Dtre;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ;
  wire \GPO_GEN.gpo_i_reg[31] ;
  wire [3:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ;
  wire [1:0]Q;
  wire [0:7]Rc_fifo_data;
  wire [7:0]Tx_fifo_data_0;
  wire \WDATA_reg[0] ;
  wire [1:0]\WDATA_reg[5] ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i_reg_n_0;
  wire clear;
  wire [0:0]\cr_i_reg[2] ;
  wire \cr_i_reg[2]_0 ;
  wire cr_txModeSelect_clr;
  wire cr_txModeSelect_set;
  wire firstDynStartSeen;
  wire irpt_wrack;
  wire is_read_i_1_n_0;
  wire is_read_reg_0;
  wire is_read_reg_n_0;
  wire is_write_i_1_n_0;
  wire is_write_i_2_n_0;
  wire is_write_reg_0;
  wire is_write_reg_n_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in13_in;
  wire p_1_in16_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire [3:0]plusOp;
  wire reset_trig0;
  wire rst;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bresp_i;
  wire s_axi_bvalid_i_i_1_n_0;
  wire s_axi_bvalid_i_reg_0;
  wire [7:0]s_axi_rdata;
  wire \s_axi_rdata_i[0]_i_3_n_0 ;
  wire \s_axi_rdata_i[0]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_2_n_0 ;
  wire \s_axi_rdata_i[1]_i_3_n_0 ;
  wire \s_axi_rdata_i[1]_i_4_n_0 ;
  wire \s_axi_rdata_i[1]_i_6_n_0 ;
  wire \s_axi_rdata_i[2]_i_3_n_0 ;
  wire \s_axi_rdata_i[2]_i_4_n_0 ;
  wire \s_axi_rdata_i[2]_i_6_n_0 ;
  wire \s_axi_rdata_i[3]_i_4_n_0 ;
  wire \s_axi_rdata_i[3]_i_5_n_0 ;
  wire \s_axi_rdata_i[3]_i_6_n_0 ;
  wire \s_axi_rdata_i[4]_i_3_n_0 ;
  wire \s_axi_rdata_i[4]_i_4_n_0 ;
  wire \s_axi_rdata_i[4]_i_5_n_0 ;
  wire \s_axi_rdata_i[4]_i_6_n_0 ;
  wire \s_axi_rdata_i[5]_i_3_n_0 ;
  wire \s_axi_rdata_i[5]_i_4_n_0 ;
  wire \s_axi_rdata_i[5]_i_5_n_0 ;
  wire \s_axi_rdata_i[5]_i_6_n_0 ;
  wire \s_axi_rdata_i[6]_i_3_n_0 ;
  wire [5:0]\s_axi_rdata_i[6]_i_4_0 ;
  wire \s_axi_rdata_i[6]_i_4_n_0 ;
  wire \s_axi_rdata_i[6]_i_5_n_0 ;
  wire \s_axi_rdata_i[6]_i_6_n_0 ;
  wire \s_axi_rdata_i[7]_i_10_n_0 ;
  wire [5:0]\s_axi_rdata_i[7]_i_6_0 ;
  wire [4:0]\s_axi_rdata_i[7]_i_6_1 ;
  wire \s_axi_rdata_i[7]_i_6_n_0 ;
  wire [6:0]\s_axi_rdata_i[7]_i_7_0 ;
  wire \s_axi_rdata_i[7]_i_7_n_0 ;
  wire \s_axi_rdata_i[7]_i_9_n_0 ;
  wire \s_axi_rdata_i_reg[0]_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_0 ;
  wire \s_axi_rdata_i_reg[0]_i_2_1 ;
  wire \s_axi_rdata_i_reg[0]_i_2_n_0 ;
  wire [0:0]\s_axi_rdata_i_reg[1]_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_0 ;
  wire \s_axi_rdata_i_reg[2]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[3]_0 ;
  wire \s_axi_rdata_i_reg[4]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[5]_i_2_n_0 ;
  wire \s_axi_rdata_i_reg[6]_i_2_n_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_0 ;
  wire [7:0]\s_axi_rdata_i_reg[7]_i_2_1 ;
  wire \s_axi_rdata_i_reg[7]_i_2_n_0 ;
  wire s_axi_rready;
  wire s_axi_rresp_i;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_rvalid_i_reg_0;
  wire [4:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  LUT6 #(
    .INIT(64'h88888F888F888F88)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_state_reg_n_0_[0] ),
        .I4(s_axi_wvalid),
        .I5(s_axi_awvalid),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_arvalid),
        .I2(is_read_reg_0),
        .I3(s_axi_rresp_i),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .I4(is_write_reg_0),
        .I5(s_axi_bresp_i),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(is_write_reg_0),
        .I1(s_axi_bresp_i),
        .I2(s_axi_rresp_i),
        .I3(is_read_reg_0),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(s_axi_rvalid_i_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid_i_reg_0),
        .I3(s_axi_bready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(s_axi_rresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(s_axi_bresp_i),
        .R(rst));
  (* FSM_ENCODED_STATES = "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .O(plusOp[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .O(plusOp[3]));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg [3]),
        .R(clear));
  zxnexys_zxrtc_0_0_address_decoder I_DECODER
       (.AXI_IP2Bus_RdAck1(AXI_IP2Bus_RdAck1),
        .AXI_IP2Bus_RdAck2(AXI_IP2Bus_RdAck2),
        .AXI_IP2Bus_RdAck20(AXI_IP2Bus_RdAck20),
        .AXI_IP2Bus_WrAck1(AXI_IP2Bus_WrAck1),
        .AXI_IP2Bus_WrAck2(AXI_IP2Bus_WrAck2),
        .AXI_IP2Bus_WrAck20(AXI_IP2Bus_WrAck20),
        .AXI_IP2Bus_WrAck2_reg(bus2ip_rnw_i_reg_n_0),
        .Bus2IIC_RdCE(Bus2IIC_RdCE),
        .Bus2IIC_WrCE(Bus2IIC_WrCE),
        .Bus_RNW_reg_reg_0(Bus_RNW_reg_reg),
        .D({AXI_IP2Bus_Data[24],AXI_IP2Bus_Data[25],AXI_IP2Bus_Data[26],AXI_IP2Bus_Data[27],AXI_IP2Bus_Data[28],AXI_IP2Bus_Data[29],AXI_IP2Bus_Data[30],AXI_IP2Bus_Data[31]}),
        .E(E),
        .\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0 (\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8] ),
        .\GPO_GEN.gpo_i_reg[31] (\GPO_GEN.gpo_i_reg[31] ),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_0 ({Bus2IIC_Addr[0],Q,Bus2IIC_Addr[5],Bus2IIC_Addr[6]}),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_1 (is_read_reg_n_0),
        .\MEM_DECODE_GEN[2].cs_out_i_reg[2]_2 (is_write_reg_n_0),
        .Q(start2),
        .\WDATA_reg[0] (\WDATA_reg[0] ),
        .\WDATA_reg[5] (\WDATA_reg[5] ),
        .\cr_i_reg[2] (\cr_i_reg[2] ),
        .\cr_i_reg[2]_0 ({\s_axi_rdata_i[7]_i_6_0 [3],\s_axi_rdata_i[7]_i_6_0 [1]}),
        .\cr_i_reg[2]_1 (\cr_i_reg[2]_0 ),
        .cr_txModeSelect_clr(cr_txModeSelect_clr),
        .cr_txModeSelect_set(cr_txModeSelect_set),
        .firstDynStartSeen(firstDynStartSeen),
        .irpt_wrack(irpt_wrack),
        .is_read_reg(is_read_reg_0),
        .is_write_reg(is_write_reg_0),
        .p_1_in(p_1_in),
        .p_1_in10_in(p_1_in10_in),
        .p_1_in13_in(p_1_in13_in),
        .p_1_in16_in(p_1_in16_in),
        .p_1_in1_in(p_1_in1_in),
        .p_1_in4_in(p_1_in4_in),
        .p_1_in7_in(p_1_in7_in),
        .reset_trig0(reset_trig0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready_INST_0_0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg ),
        .\s_axi_rdata_i_reg[0] (\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[0]_0 (\s_axi_rdata_i_reg[0]_0 ),
        .\s_axi_rdata_i_reg[1] (\s_axi_rdata_i[1]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[1]_0 (\s_axi_rdata_i[1]_i_3_n_0 ),
        .\s_axi_rdata_i_reg[1]_1 (\s_axi_rdata_i[1]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[2] (\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[3] (\s_axi_rdata_i_reg[3]_0 ),
        .\s_axi_rdata_i_reg[3]_0 (\s_axi_rdata_i[3]_i_4_n_0 ),
        .\s_axi_rdata_i_reg[3]_1 (\s_axi_rdata_i[3]_i_5_n_0 ),
        .\s_axi_rdata_i_reg[4] (\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[5] (\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[6] (\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .\s_axi_rdata_i_reg[7] (\s_axi_rdata_i_reg[7]_0 ),
        .\s_axi_rdata_i_reg[7]_0 (\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .s_axi_wdata(s_axi_wdata),
        .sw_rst_cond(sw_rst_cond),
        .sw_rst_cond_d1(sw_rst_cond_d1));
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[0]),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[1]),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[2]),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[3]),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03020202)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_wvalid),
        .I4(s_axi_awvalid),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(s_axi_awaddr[4]),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(Bus2IIC_Addr[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(Bus2IIC_Addr[0]),
        .R(rst));
  FDRE bus2ip_rnw_i_reg
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(s_axi_arvalid),
        .Q(bus2ip_rnw_i_reg_n_0),
        .R(rst));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(is_read_reg_n_0),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read_reg_n_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    is_write_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(is_write_i_2_n_0),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFEAEAEAAAAAAAAA)) 
    is_write_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(s_axi_rvalid_i_reg_0),
        .I2(s_axi_rready),
        .I3(s_axi_bvalid_i_reg_0),
        .I4(s_axi_bready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(is_write_i_2_n_0));
  FDRE is_write_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  FDRE rst_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_Bus2IP_Reset),
        .Q(rst),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_bready),
        .I1(\state_reg_n_0_[0] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(is_write_reg_0),
        .I4(s_axi_bvalid_i_reg_0),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid_i_reg_0),
        .R(rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_3 
       (.I0(Tx_fifo_data_0[0]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_0 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_1 ),
        .O(\s_axi_rdata_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \s_axi_rdata_i[0]_i_4 
       (.I0(Rc_fifo_data[7]),
        .I1(Q[0]),
        .I2(\s_axi_rdata_i_reg[7]_i_2_1 [0]),
        .I3(Q[1]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[0]_i_2_0 ),
        .O(\s_axi_rdata_i[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFEF)) 
    \s_axi_rdata_i[1]_i_2 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Bus2IIC_Addr[6]),
        .I2(\s_axi_rdata_i[7]_i_6_0 [0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\s_axi_rdata_i_reg[1]_0 ),
        .O(\s_axi_rdata_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C00FA000C000A0)) 
    \s_axi_rdata_i[1]_i_3 
       (.I0(Tx_fifo_data_0[1]),
        .I1(\s_axi_rdata_i_reg[7]_i_2_0 [1]),
        .I2(Bus2IIC_Addr[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i[7]_i_6_1 [0]),
        .O(\s_axi_rdata_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \s_axi_rdata_i[1]_i_4 
       (.I0(Bus2IIC_Addr[5]),
        .I1(Q[1]),
        .I2(Rc_fifo_data[6]),
        .I3(Q[0]),
        .I4(\s_axi_rdata_i_reg[7]_i_2_1 [1]),
        .I5(\s_axi_rdata_i[1]_i_6_n_0 ),
        .O(\s_axi_rdata_i[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \s_axi_rdata_i[1]_i_6 
       (.I0(Bus2IIC_Addr[5]),
        .I1(\s_axi_rdata_i[7]_i_7_0 [0]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[6]_i_4_0 [0]),
        .I4(Q[0]),
        .O(\s_axi_rdata_i[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i_reg[2]_i_2_0 ),
        .O(\s_axi_rdata_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[2]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [2]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[2]_i_6_n_0 ),
        .O(\s_axi_rdata_i[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[2]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [1]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [1]),
        .O(\s_axi_rdata_i[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0404040000000400)) 
    \s_axi_rdata_i[3]_i_4 
       (.I0(Q[1]),
        .I1(Bus2IIC_Addr[5]),
        .I2(Bus2IIC_Addr[6]),
        .I3(Tx_fifo_data_0[3]),
        .I4(Q[0]),
        .I5(\s_axi_rdata_i_reg[7]_i_2_0 [3]),
        .O(\s_axi_rdata_i[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[3]_i_5 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [3]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[3]_i_6_n_0 ),
        .O(\s_axi_rdata_i[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[3]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [2]),
        .O(\s_axi_rdata_i[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[4]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_5_n_0 ),
        .O(\s_axi_rdata_i[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[3]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [4]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[4]_i_6_n_0 ),
        .O(\s_axi_rdata_i[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [2]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [1]),
        .O(\s_axi_rdata_i[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[4]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [3]),
        .O(\s_axi_rdata_i[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[5]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_5_n_0 ),
        .O(\s_axi_rdata_i[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[5]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[2]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [5]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[5]_i_6_n_0 ),
        .O(\s_axi_rdata_i[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [3]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [2]),
        .O(\s_axi_rdata_i[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[5]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [4]),
        .O(\s_axi_rdata_i[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_3 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[6]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_5_n_0 ),
        .O(\s_axi_rdata_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[6]_i_4 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[1]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [6]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[6]_i_6_n_0 ),
        .O(\s_axi_rdata_i[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_5 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [4]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [3]),
        .O(\s_axi_rdata_i[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[6]_i_6 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[6]_i_4_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [5]),
        .O(\s_axi_rdata_i[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_10 
       (.I0(Q[0]),
        .I1(Dtre),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_7_0 [6]),
        .O(\s_axi_rdata_i[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_6 
       (.I0(Q[1]),
        .I1(Tx_fifo_data_0[7]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_0 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_9_n_0 ),
        .O(\s_axi_rdata_i[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \s_axi_rdata_i[7]_i_7 
       (.I0(Q[1]),
        .I1(Rc_fifo_data[0]),
        .I2(Q[0]),
        .I3(\s_axi_rdata_i_reg[7]_i_2_1 [7]),
        .I4(Bus2IIC_Addr[5]),
        .I5(\s_axi_rdata_i[7]_i_10_n_0 ),
        .O(\s_axi_rdata_i[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \s_axi_rdata_i[7]_i_9 
       (.I0(Q[0]),
        .I1(\s_axi_rdata_i[7]_i_6_0 [5]),
        .I2(Q[1]),
        .I3(\s_axi_rdata_i[7]_i_6_1 [4]),
        .O(\s_axi_rdata_i[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[31]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[0]_i_2 
       (.I0(\s_axi_rdata_i[0]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[0]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[0]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[30]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[29]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[2]_i_2 
       (.I0(\s_axi_rdata_i[2]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[2]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[2]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[28]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[27]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[4]_i_2 
       (.I0(\s_axi_rdata_i[4]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[4]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[4]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[26]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[5]_i_2 
       (.I0(\s_axi_rdata_i[5]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[5]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[5]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[25]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[6]_i_2 
       (.I0(\s_axi_rdata_i[6]_i_3_n_0 ),
        .I1(\s_axi_rdata_i[6]_i_4_n_0 ),
        .O(\s_axi_rdata_i_reg[6]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rresp_i),
        .D(AXI_IP2Bus_Data[24]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  MUXF7 \s_axi_rdata_i_reg[7]_i_2 
       (.I0(\s_axi_rdata_i[7]_i_6_n_0 ),
        .I1(\s_axi_rdata_i[7]_i_7_n_0 ),
        .O(\s_axi_rdata_i_reg[7]_i_2_n_0 ),
        .S(Bus2IIC_Addr[6]));
  LUT5 #(
    .INIT(32'h75553000)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_rready),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .I3(is_read_reg_0),
        .I4(s_axi_rvalid_i_reg_0),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid_i_reg_0),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00000F08)) 
    start2_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(s_axi_arvalid),
        .I4(\state_reg_n_0_[1] ),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FBB3F88)) 
    \state[0]_i_1 
       (.I0(is_write_reg_0),
        .I1(\state_reg_n_0_[1] ),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(s_axi_arvalid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFA3A30FFFA0A0)) 
    \state[1]_i_1 
       (.I0(is_read_reg_0),
        .I1(s_axi_arvalid),
        .I2(\state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \state[1]_i_2 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .O(\state[1]_i_2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "soft_reset" *) 
module zxnexys_zxrtc_0_0_soft_reset
   (sw_rst_cond_d1,
    AXI_Bus2IP_Reset,
    \RESET_FLOPS[3].RST_FLOPS_0 ,
    \RESET_FLOPS[3].RST_FLOPS_1 ,
    ctrlFifoDin,
    Bus2IIC_Reset,
    sw_rst_cond,
    s_axi_aclk,
    reset_trig0,
    s_axi_aresetn,
    Msms_set,
    \RD_FIFO_CNTRL.ro_prev_i_reg ,
    s_axi_wdata,
    Tx_fifo_rst);
  output sw_rst_cond_d1;
  output AXI_Bus2IP_Reset;
  output \RESET_FLOPS[3].RST_FLOPS_0 ;
  output \RESET_FLOPS[3].RST_FLOPS_1 ;
  output [0:1]ctrlFifoDin;
  output Bus2IIC_Reset;
  input sw_rst_cond;
  input s_axi_aclk;
  input reset_trig0;
  input s_axi_aresetn;
  input Msms_set;
  input \RD_FIFO_CNTRL.ro_prev_i_reg ;
  input [1:0]s_axi_wdata;
  input Tx_fifo_rst;

  wire AXI_Bus2IP_Reset;
  wire Bus2IIC_Reset;
  wire Msms_set;
  wire \RD_FIFO_CNTRL.ro_prev_i_reg ;
  wire \RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_0 ;
  wire \RESET_FLOPS[3].RST_FLOPS_1 ;
  wire \RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ;
  wire S;
  wire Tx_fifo_rst;
  wire [0:1]ctrlFifoDin;
  wire [1:3]flop_q_chain;
  wire reset_trig0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire sw_rst_cond;
  wire sw_rst_cond_d1;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[0].SRL16E_I_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \FIFO_RAM[1].SRL16E_I_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I2(s_axi_aresetn),
        .I3(Tx_fifo_rst),
        .O(ctrlFifoDin[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \RD_FIFO_CNTRL.ro_prev_i_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .I2(Msms_set),
        .I3(\RD_FIFO_CNTRL.ro_prev_i_reg ),
        .O(\RESET_FLOPS[3].RST_FLOPS_1 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[0].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(S),
        .Q(flop_q_chain[1]),
        .R(AXI_Bus2IP_Reset));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[1].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[2]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[1].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[1]),
        .O(\RESET_FLOPS[1].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[2].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ),
        .Q(flop_q_chain[3]),
        .R(AXI_Bus2IP_Reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[2].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[2]),
        .O(\RESET_FLOPS[2].RST_FLOPS_i_1_n_0 ));
  (* IS_CE_INVERTED = "1'b0" *) 
  (* IS_S_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RESET_FLOPS[3].RST_FLOPS 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ),
        .Q(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .R(AXI_Bus2IP_Reset));
  LUT2 #(
    .INIT(4'hE)) 
    \RESET_FLOPS[3].RST_FLOPS_i_1 
       (.I0(S),
        .I1(flop_q_chain[3]),
        .O(\RESET_FLOPS[3].RST_FLOPS_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_irpt_enable_reg[7]_i_1 
       (.I0(\RESET_FLOPS[3].RST_FLOPS_0 ),
        .I1(s_axi_aresetn),
        .O(Bus2IIC_Reset));
  FDRE reset_trig_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(reset_trig0),
        .Q(S),
        .R(AXI_Bus2IP_Reset));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(s_axi_aresetn),
        .O(AXI_Bus2IP_Reset));
  FDRE sw_rst_cond_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(sw_rst_cond),
        .Q(sw_rst_cond_d1),
        .R(AXI_Bus2IP_Reset));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n
   (Q,
    S,
    \q_int_reg[0]_0 ,
    \FSM_onehot_scl_state_reg[1] ,
    E,
    D,
    DI,
    \q_int_reg[1]_0 ,
    \q_int_reg[0]_1 ,
    \q_int_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[0] ,
    \FSM_onehot_scl_state_reg[0]_0 ,
    CO,
    \FSM_onehot_scl_state_reg[1]_0 ,
    \FSM_onehot_scl_state_reg[1]_1 ,
    \FSM_onehot_scl_state_reg[1]_2 ,
    \FSM_onehot_scl_state_reg[2] ,
    arb_lost,
    scndry_out,
    \q_int_reg[0]_2 ,
    \FSM_onehot_scl_state_reg[2]_0 ,
    \FSM_onehot_scl_state_reg[2]_1 ,
    \q_int_reg[0]_3 ,
    stop_scl_reg,
    \q_int_reg[0]_4 ,
    \q_int_reg[0]_5 ,
    \q_int_reg[0]_6 ,
    \q_int_reg[0]_7 ,
    s_axi_aclk);
  output [8:0]Q;
  output [2:0]S;
  output [2:0]\q_int_reg[0]_0 ;
  output \FSM_onehot_scl_state_reg[1] ;
  output [0:0]E;
  output [1:0]D;
  output [2:0]DI;
  output [3:0]\q_int_reg[1]_0 ;
  output [0:0]\q_int_reg[0]_1 ;
  output [2:0]\q_int_reg[2]_0 ;
  input [9:0]\FSM_onehot_scl_state_reg[0] ;
  input \FSM_onehot_scl_state_reg[0]_0 ;
  input [0:0]CO;
  input \FSM_onehot_scl_state_reg[1]_0 ;
  input \FSM_onehot_scl_state_reg[1]_1 ;
  input \FSM_onehot_scl_state_reg[1]_2 ;
  input \FSM_onehot_scl_state_reg[2] ;
  input arb_lost;
  input scndry_out;
  input [0:0]\q_int_reg[0]_2 ;
  input \FSM_onehot_scl_state_reg[2]_0 ;
  input [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  input [0:0]\q_int_reg[0]_3 ;
  input stop_scl_reg;
  input [0:0]\q_int_reg[0]_4 ;
  input [0:0]\q_int_reg[0]_5 ;
  input [0:0]\q_int_reg[0]_6 ;
  input \q_int_reg[0]_7 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_scl_state[2]_i_3_n_0 ;
  wire \FSM_onehot_scl_state[9]_i_5_n_0 ;
  wire [9:0]\FSM_onehot_scl_state_reg[0] ;
  wire \FSM_onehot_scl_state_reg[0]_0 ;
  wire \FSM_onehot_scl_state_reg[1] ;
  wire \FSM_onehot_scl_state_reg[1]_0 ;
  wire \FSM_onehot_scl_state_reg[1]_1 ;
  wire \FSM_onehot_scl_state_reg[1]_2 ;
  wire \FSM_onehot_scl_state_reg[2] ;
  wire \FSM_onehot_scl_state_reg[2]_0 ;
  wire [0:0]\FSM_onehot_scl_state_reg[2]_1 ;
  wire [8:0]Q;
  wire [2:0]S;
  wire arb_lost;
  wire [8:0]p_0_in;
  wire \q_int[0]_i_1__0_n_0 ;
  wire \q_int[0]_i_4_n_0 ;
  wire \q_int[0]_i_5__0_n_0 ;
  wire \q_int[0]_i_6_n_0 ;
  wire \q_int[0]_i_7_n_0 ;
  wire \q_int[1]_i_2_n_0 ;
  wire \q_int[2]_i_2_n_0 ;
  wire \q_int[3]_i_2_n_0 ;
  wire \q_int[4]_i_2_n_0 ;
  wire \q_int[5]_i_2_n_0 ;
  wire \q_int[6]_i_2_n_0 ;
  wire [2:0]\q_int_reg[0]_0 ;
  wire [0:0]\q_int_reg[0]_1 ;
  wire [0:0]\q_int_reg[0]_2 ;
  wire [0:0]\q_int_reg[0]_3 ;
  wire [0:0]\q_int_reg[0]_4 ;
  wire [0:0]\q_int_reg[0]_5 ;
  wire [0:0]\q_int_reg[0]_6 ;
  wire \q_int_reg[0]_7 ;
  wire [3:0]\q_int_reg[1]_0 ;
  wire [2:0]\q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scndry_out;
  wire stop_scl_reg;

  LUT6 #(
    .INIT(64'h4F4444444F444F44)) 
    \FSM_onehot_scl_state[1]_i_1 
       (.I0(CO),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[1]_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_1 ),
        .I4(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I5(\FSM_onehot_scl_state_reg[1]_2 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF1511)) 
    \FSM_onehot_scl_state[2]_i_1 
       (.I0(\FSM_onehot_scl_state_reg[1]_0 ),
        .I1(\FSM_onehot_scl_state_reg[1]_1 ),
        .I2(\FSM_onehot_scl_state[2]_i_3_n_0 ),
        .I3(\FSM_onehot_scl_state_reg[1]_2 ),
        .I4(\FSM_onehot_scl_state_reg[2] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \FSM_onehot_scl_state[2]_i_3 
       (.I0(\FSM_onehot_scl_state_reg[2]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[2]_1 ),
        .I4(\FSM_onehot_scl_state_reg[0] [1]),
        .I5(CO),
        .O(\FSM_onehot_scl_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_onehot_scl_state[9]_i_2 
       (.I0(\FSM_onehot_scl_state_reg[0]_0 ),
        .I1(\FSM_onehot_scl_state_reg[0] [1]),
        .I2(\FSM_onehot_scl_state_reg[0] [4]),
        .I3(\FSM_onehot_scl_state_reg[0] [9]),
        .I4(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h555557F7FFFF57F7)) 
    \FSM_onehot_scl_state[9]_i_5 
       (.I0(\FSM_onehot_scl_state_reg[0] [7]),
        .I1(\q_int_reg[0]_3 ),
        .I2(stop_scl_reg),
        .I3(\q_int_reg[0]_4 ),
        .I4(\q_int_reg[0]_5 ),
        .I5(\q_int_reg[0]_6 ),
        .O(\FSM_onehot_scl_state[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    clk_cnt_en1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\q_int_reg[2]_0 [2]));
  LUT3 #(
    .INIT(8'h01)) 
    clk_cnt_en1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\q_int_reg[2]_0 [1]));
  LUT3 #(
    .INIT(8'h08)) 
    clk_cnt_en1_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q_int_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[8]),
        .O(\q_int_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_1__3
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\q_int_reg[0]_0 [2]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_2
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\q_int_reg[0]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_3__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q_int_reg[0]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\q_int_reg[1]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\q_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\q_int_reg[1]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q_int[0]_i_1__0 
       (.I0(\FSM_onehot_scl_state_reg[1] ),
        .I1(\FSM_onehot_scl_state_reg[0] [5]),
        .I2(\FSM_onehot_scl_state_reg[0] [0]),
        .I3(\FSM_onehot_scl_state_reg[0] [7]),
        .I4(\FSM_onehot_scl_state_reg[0] [3]),
        .I5(\q_int[0]_i_4_n_0 ),
        .O(\q_int[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[0]_i_2 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[0]_i_7_n_0 ),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_3__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [1]),
        .I1(\FSM_onehot_scl_state_reg[0] [4]),
        .I2(\FSM_onehot_scl_state_reg[0] [9]),
        .O(\FSM_onehot_scl_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q_int[0]_i_4 
       (.I0(\FSM_onehot_scl_state_reg[0] [2]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [6]),
        .O(\q_int[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \q_int[0]_i_5__0 
       (.I0(\FSM_onehot_scl_state_reg[0] [0]),
        .I1(\FSM_onehot_scl_state_reg[2]_1 ),
        .I2(\FSM_onehot_scl_state_reg[1]_1 ),
        .O(\q_int[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \q_int[0]_i_6 
       (.I0(\FSM_onehot_scl_state_reg[0] [6]),
        .I1(\FSM_onehot_scl_state_reg[0] [8]),
        .I2(\FSM_onehot_scl_state_reg[0] [2]),
        .I3(scndry_out),
        .I4(\q_int_reg[0]_2 ),
        .I5(\FSM_onehot_scl_state_reg[0] [4]),
        .O(\q_int[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[0]_i_7 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\q_int[2]_i_2_n_0 ),
        .O(\q_int[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[1]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[1]_i_2_n_0 ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \q_int[1]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\q_int[2]_i_2_n_0 ),
        .O(\q_int[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[2]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[2]_i_2_n_0 ),
        .I5(Q[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \q_int[2]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_int[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[3]_i_1 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[3]_i_2_n_0 ),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \q_int[3]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\q_int[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[4]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[4]_i_2_n_0 ),
        .I5(Q[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \q_int[4]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_int[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[5]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[5]_i_2_n_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\q_int[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1110000000001110)) 
    \q_int[6]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(\q_int[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h7)) 
    \q_int[6]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q_int[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000111011100000)) 
    \q_int[7]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00001110)) 
    \q_int[8]_i_1__0 
       (.I0(\q_int[0]_i_5__0_n_0 ),
        .I1(\q_int[0]_i_6_n_0 ),
        .I2(arb_lost),
        .I3(\FSM_onehot_scl_state[9]_i_5_n_0 ),
        .I4(Q[0]),
        .O(p_0_in[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\q_int_reg[0]_7 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__0_n_0 ),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\q_int_reg[0]_7 ));
  LUT3 #(
    .INIT(8'h04)) 
    stop_start_wait1_carry_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h10)) 
    stop_start_wait1_carry_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n_8
   (S,
    tx_under_prev_i_reg,
    sda_setup,
    sda_rin_d1,
    \q_int_reg[8]_0 ,
    rsta_d1,
    Q,
    gen_stop,
    gen_stop_d1,
    tx_under_prev_d1,
    sda_setup_reg,
    CO,
    scndry_out,
    \q_int_reg[8]_1 ,
    s_axi_aclk);
  output [2:0]S;
  output tx_under_prev_i_reg;
  input sda_setup;
  input sda_rin_d1;
  input \q_int_reg[8]_0 ;
  input rsta_d1;
  input [0:0]Q;
  input gen_stop;
  input gen_stop_d1;
  input tx_under_prev_d1;
  input sda_setup_reg;
  input [0:0]CO;
  input scndry_out;
  input \q_int_reg[8]_1 ;
  input s_axi_aclk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [2:0]S;
  wire gen_stop;
  wire gen_stop_d1;
  wire [4:0]p_0_in__0;
  wire \q_int[0]_i_1_n_0 ;
  wire \q_int[0]_i_2__1_n_0 ;
  wire \q_int[0]_i_3_n_0 ;
  wire \q_int[0]_i_4__0_n_0 ;
  wire \q_int[0]_i_5_n_0 ;
  wire \q_int[1]_i_1__1_n_0 ;
  wire \q_int[2]_i_1__1_n_0 ;
  wire \q_int[2]_i_2__0_n_0 ;
  wire \q_int[3]_i_1__1_n_0 ;
  wire [0:8]q_int_reg;
  wire \q_int_reg[8]_0 ;
  wire \q_int_reg[8]_1 ;
  wire rsta_d1;
  wire s_axi_aclk;
  wire scndry_out;
  wire sda_rin_d1;
  wire sda_setup;
  wire sda_setup_reg;
  wire tx_under_prev_d1;
  wire tx_under_prev_i_reg;

  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_1__4
       (.I0(q_int_reg[0]),
        .I1(q_int_reg[1]),
        .I2(q_int_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_2__4
       (.I0(q_int_reg[3]),
        .I1(q_int_reg[5]),
        .I2(q_int_reg[4]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h80)) 
    i__carry_i_3__4
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q_int[0]_i_1 
       (.I0(sda_setup),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(\q_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    \q_int[0]_i_2__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(\q_int[0]_i_4__0_n_0 ),
        .I2(q_int_reg[2]),
        .I3(q_int_reg[1]),
        .I4(q_int_reg[0]),
        .O(\q_int[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \q_int[0]_i_3 
       (.I0(sda_rin_d1),
        .I1(\q_int_reg[8]_0 ),
        .I2(\q_int[0]_i_5_n_0 ),
        .O(\q_int[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \q_int[0]_i_4__0 
       (.I0(q_int_reg[4]),
        .I1(q_int_reg[6]),
        .I2(q_int_reg[8]),
        .I3(q_int_reg[7]),
        .I4(q_int_reg[5]),
        .I5(q_int_reg[3]),
        .O(\q_int[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \q_int[0]_i_5 
       (.I0(rsta_d1),
        .I1(Q),
        .I2(gen_stop),
        .I3(gen_stop_d1),
        .I4(tx_under_prev_d1),
        .I5(sda_setup_reg),
        .O(\q_int[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \q_int[1]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[2]),
        .I2(\q_int[0]_i_4__0_n_0 ),
        .I3(q_int_reg[1]),
        .O(\q_int[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555504000000)) 
    \q_int[2]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[4]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[3]),
        .I5(q_int_reg[2]),
        .O(\q_int[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \q_int[2]_i_2__0 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .O(\q_int[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h51550400)) 
    \q_int[3]_i_1__1 
       (.I0(\q_int[0]_i_3_n_0 ),
        .I1(q_int_reg[5]),
        .I2(\q_int[2]_i_2__0_n_0 ),
        .I3(q_int_reg[4]),
        .I4(q_int_reg[3]),
        .O(\q_int[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \q_int[4]_i_1 
       (.I0(q_int_reg[6]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[7]),
        .I3(q_int_reg[5]),
        .I4(q_int_reg[4]),
        .I5(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \q_int[5]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(q_int_reg[6]),
        .I3(q_int_reg[5]),
        .I4(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \q_int[6]_i_1 
       (.I0(q_int_reg[8]),
        .I1(q_int_reg[7]),
        .I2(q_int_reg[6]),
        .I3(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q_int[7]_i_1 
       (.I0(q_int_reg[7]),
        .I1(q_int_reg[8]),
        .I2(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \q_int[8]_i_1 
       (.I0(q_int_reg[8]),
        .I1(\q_int[0]_i_3_n_0 ),
        .O(p_0_in__0[0]));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[0]_i_2__1_n_0 ),
        .Q(q_int_reg[0]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[1]_i_1__1_n_0 ),
        .Q(q_int_reg[1]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[2]_i_1__1_n_0 ),
        .Q(q_int_reg[2]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(\q_int[3]_i_1__1_n_0 ),
        .Q(q_int_reg[3]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[4]),
        .Q(q_int_reg[4]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(q_int_reg[5]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(q_int_reg[6]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(q_int_reg[7]),
        .R(\q_int_reg[8]_1 ));
  FDRE \q_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(q_int_reg[8]),
        .R(\q_int_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h55FD00FC)) 
    sda_setup_i_1
       (.I0(CO),
        .I1(sda_setup_reg),
        .I2(\q_int[0]_i_3_n_0 ),
        .I3(scndry_out),
        .I4(sda_setup),
        .O(tx_under_prev_i_reg));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module zxnexys_zxrtc_0_0_upcnt_n__parameterized0
   (\q_int_reg[2]_0 ,
    \q_int_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    EarlyAckDataState_reg,
    EarlyAckDataState_reg_0,
    detect_start,
    state__0,
    bit_cnt_en,
    \FSM_sequential_state_reg[0]_0 ,
    scl_falling_edge,
    dtc_i_reg,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    state0,
    \FSM_sequential_state_reg[1]_0 ,
    Q,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[0]_1 ,
    \q_int_reg[0]_1 ,
    s_axi_aclk);
  output \q_int_reg[2]_0 ;
  output \q_int_reg[0]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  input EarlyAckDataState_reg;
  input EarlyAckDataState_reg_0;
  input detect_start;
  input [2:0]state__0;
  input bit_cnt_en;
  input \FSM_sequential_state_reg[0]_0 ;
  input scl_falling_edge;
  input dtc_i_reg;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input state0;
  input \FSM_sequential_state_reg[1]_0 ;
  input [0:0]Q;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \q_int_reg[0]_1 ;
  input s_axi_aclk;

  wire EarlyAckDataState_reg;
  wire EarlyAckDataState_reg_0;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [0:0]Q;
  wire [3:0]bit_cnt;
  wire bit_cnt_en;
  wire detect_start;
  wire dtc_i_reg;
  wire \q_int[0]_i_1__1_n_0 ;
  wire \q_int[0]_i_2__0_n_0 ;
  wire \q_int[0]_i_3__1_n_0 ;
  wire \q_int[1]_i_1__0_n_0 ;
  wire \q_int[2]_i_1__0_n_0 ;
  wire \q_int[3]_i_1__0_n_0 ;
  wire \q_int_reg[0]_0 ;
  wire \q_int_reg[0]_1 ;
  wire \q_int_reg[2]_0 ;
  wire s_axi_aclk;
  wire scl_falling_edge;
  wire state0;
  wire [2:0]state__0;

  LUT6 #(
    .INIT(64'h00000180FFFFFFFF)) 
    EarlyAckDataState_i_1
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[2]),
        .I3(bit_cnt[3]),
        .I4(EarlyAckDataState_reg),
        .I5(EarlyAckDataState_reg_0),
        .O(\q_int_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[1]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEEE62A2)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state__0[2]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(state__0[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(state0),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'h000000000FFECFEA)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(detect_start),
        .I1(\FSM_sequential_state[2]_i_6_n_0 ),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(bit_cnt[1]),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[3]),
        .I3(bit_cnt[2]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000FFFF40000000)) 
    dtc_i_i_1
       (.I0(bit_cnt[3]),
        .I1(bit_cnt[2]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[1]),
        .I4(scl_falling_edge),
        .I5(dtc_i_reg),
        .O(\q_int_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEFFEEFEF)) 
    \q_int[0]_i_1__1 
       (.I0(bit_cnt_en),
        .I1(detect_start),
        .I2(state__0[2]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(\q_int[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \q_int[0]_i_2__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[1]),
        .I2(bit_cnt[0]),
        .I3(bit_cnt[2]),
        .I4(bit_cnt[3]),
        .O(\q_int[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \q_int[0]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(state__0[2]),
        .I3(detect_start),
        .O(\q_int[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \q_int[1]_i_1__0 
       (.I0(\q_int[0]_i_3__1_n_0 ),
        .I1(bit_cnt[0]),
        .I2(bit_cnt[1]),
        .I3(bit_cnt[2]),
        .O(\q_int[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000414441440000)) 
    \q_int[2]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .I5(bit_cnt[1]),
        .O(\q_int[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00004144)) 
    \q_int[3]_i_1__0 
       (.I0(detect_start),
        .I1(state__0[2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(bit_cnt[0]),
        .O(\q_int[3]_i_1__0_n_0 ));
  FDRE \q_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[0]_i_2__0_n_0 ),
        .Q(bit_cnt[3]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[1]_i_1__0_n_0 ),
        .Q(bit_cnt[2]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[2]_i_1__0_n_0 ),
        .Q(bit_cnt[1]),
        .R(\q_int_reg[0]_1 ));
  FDRE \q_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(\q_int[0]_i_1__1_n_0 ),
        .D(\q_int[3]_i_1__0_n_0 ),
        .Q(bit_cnt[0]),
        .R(\q_int_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "write" *) 
module zxnexys_zxrtc_0_0_write
   (BREADY_reg_0,
    s_axi_awvalid,
    s_axi_wvalid,
    Q,
    D,
    \FSM_sequential_cState_reg[5] ,
    \FSM_onehot_cState_reg[4]_0 ,
    rtc_rw_reg,
    \AWADDR_reg[8]_0 ,
    \WDATA_reg[9]_0 ,
    clk_peripheral,
    \FSM_onehot_cState_reg[4]_1 ,
    s_axi_bvalid,
    s_axi_wready,
    \FSM_sequential_cState_reg[5]_0 ,
    \FSM_sequential_cState_reg[2] ,
    \FSM_sequential_cState_reg[2]_0 ,
    \FSM_sequential_cState_reg[0] ,
    \FSM_sequential_cState_reg[0]_0 ,
    \FSM_sequential_cState_reg[4] ,
    \FSM_sequential_cState_reg[4]_0 ,
    \FSM_sequential_cState_reg[5]_1 ,
    \FSM_sequential_cState_reg[5]_2 ,
    \FSM_sequential_cState_reg[5]_3 ,
    \FSM_sequential_cState_reg[0]_1 ,
    \FSM_sequential_cState_reg[1] ,
    \FSM_sequential_cState_reg[2]_1 ,
    wr_ack,
    \FSM_sequential_cState_reg[2]_2 ,
    \FSM_sequential_cState[3]_i_2_0 ,
    \FSM_sequential_cState[1]_i_5 ,
    reset,
    \AWADDR_reg[8]_1 ,
    \WDATA_reg[9]_1 );
  output BREADY_reg_0;
  output s_axi_awvalid;
  output s_axi_wvalid;
  output [0:0]Q;
  output [4:0]D;
  output \FSM_sequential_cState_reg[5] ;
  output \FSM_onehot_cState_reg[4]_0 ;
  output rtc_rw_reg;
  output [4:0]\AWADDR_reg[8]_0 ;
  output [9:0]\WDATA_reg[9]_0 ;
  input clk_peripheral;
  input \FSM_onehot_cState_reg[4]_1 ;
  input s_axi_bvalid;
  input s_axi_wready;
  input [5:0]\FSM_sequential_cState_reg[5]_0 ;
  input \FSM_sequential_cState_reg[2] ;
  input \FSM_sequential_cState_reg[2]_0 ;
  input \FSM_sequential_cState_reg[0] ;
  input \FSM_sequential_cState_reg[0]_0 ;
  input \FSM_sequential_cState_reg[4] ;
  input \FSM_sequential_cState_reg[4]_0 ;
  input \FSM_sequential_cState_reg[5]_1 ;
  input \FSM_sequential_cState_reg[5]_2 ;
  input \FSM_sequential_cState_reg[5]_3 ;
  input \FSM_sequential_cState_reg[0]_1 ;
  input [0:0]\FSM_sequential_cState_reg[1] ;
  input \FSM_sequential_cState_reg[2]_1 ;
  input wr_ack;
  input \FSM_sequential_cState_reg[2]_2 ;
  input \FSM_sequential_cState[3]_i_2_0 ;
  input \FSM_sequential_cState[1]_i_5 ;
  input reset;
  input [4:0]\AWADDR_reg[8]_1 ;
  input [9:0]\WDATA_reg[9]_1 ;

  wire [4:0]\AWADDR_reg[8]_0 ;
  wire [4:0]\AWADDR_reg[8]_1 ;
  wire AWVALID_i_1_n_0;
  wire BREADY_i_1_n_0;
  wire BREADY_reg_0;
  wire [4:0]D;
  wire \FSM_onehot_cState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_cState[1]_i_1_n_0 ;
  wire \FSM_onehot_cState[2]_i_1_n_0 ;
  wire \FSM_onehot_cState[3]_i_1_n_0 ;
  wire \FSM_onehot_cState[4]_i_1_n_0 ;
  wire \FSM_onehot_cState_reg[4]_0 ;
  wire \FSM_onehot_cState_reg[4]_1 ;
  wire \FSM_onehot_cState_reg_n_0_[0] ;
  wire \FSM_onehot_cState_reg_n_0_[1] ;
  wire \FSM_onehot_cState_reg_n_0_[2] ;
  wire \FSM_onehot_cState_reg_n_0_[3] ;
  wire \FSM_sequential_cState[0]_i_11_n_0 ;
  wire \FSM_sequential_cState[0]_i_12_n_0 ;
  wire \FSM_sequential_cState[0]_i_13_n_0 ;
  wire \FSM_sequential_cState[0]_i_4_n_0 ;
  wire \FSM_sequential_cState[1]_i_5 ;
  wire \FSM_sequential_cState[2]_i_2_n_0 ;
  wire \FSM_sequential_cState[2]_i_3_n_0 ;
  wire \FSM_sequential_cState[2]_i_5_n_0 ;
  wire \FSM_sequential_cState[3]_i_2_0 ;
  wire \FSM_sequential_cState[3]_i_2_n_0 ;
  wire \FSM_sequential_cState[3]_i_3_n_0 ;
  wire \FSM_sequential_cState[3]_i_4_n_0 ;
  wire \FSM_sequential_cState[3]_i_5_n_0 ;
  wire \FSM_sequential_cState[5]_i_2_n_0 ;
  wire \FSM_sequential_cState_reg[0] ;
  wire \FSM_sequential_cState_reg[0]_0 ;
  wire \FSM_sequential_cState_reg[0]_1 ;
  wire [0:0]\FSM_sequential_cState_reg[1] ;
  wire \FSM_sequential_cState_reg[2] ;
  wire \FSM_sequential_cState_reg[2]_0 ;
  wire \FSM_sequential_cState_reg[2]_1 ;
  wire \FSM_sequential_cState_reg[2]_2 ;
  wire \FSM_sequential_cState_reg[4] ;
  wire \FSM_sequential_cState_reg[4]_0 ;
  wire \FSM_sequential_cState_reg[5] ;
  wire [5:0]\FSM_sequential_cState_reg[5]_0 ;
  wire \FSM_sequential_cState_reg[5]_1 ;
  wire \FSM_sequential_cState_reg[5]_2 ;
  wire \FSM_sequential_cState_reg[5]_3 ;
  wire [0:0]Q;
  wire [9:0]\WDATA_reg[9]_0 ;
  wire [9:0]\WDATA_reg[9]_1 ;
  wire WVALID_i_1_n_0;
  wire clk_peripheral;
  wire reset;
  wire rtc_rw_reg;
  wire s_axi_awvalid;
  wire s_axi_bvalid;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire wr_ack;

  FDRE \AWADDR_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [0]),
        .Q(\AWADDR_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \AWADDR_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [1]),
        .Q(\AWADDR_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \AWADDR_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [2]),
        .Q(\AWADDR_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \AWADDR_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [3]),
        .Q(\AWADDR_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \AWADDR_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\AWADDR_reg[8]_1 [4]),
        .Q(\AWADDR_reg[8]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    AWVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[1] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(s_axi_awvalid),
        .O(AWVALID_i_1_n_0));
  FDRE AWVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(AWVALID_i_1_n_0),
        .Q(s_axi_awvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    BREADY_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[3] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(BREADY_reg_0),
        .O(BREADY_i_1_n_0));
  FDRE BREADY_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(BREADY_i_1_n_0),
        .Q(BREADY_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \FSM_onehot_cState[0]_i_1__0 
       (.I0(\FSM_onehot_cState_reg[4]_1 ),
        .I1(Q),
        .I2(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[1]_i_1 
       (.I0(s_axi_wready),
        .I1(\FSM_onehot_cState_reg_n_0_[1] ),
        .I2(\FSM_onehot_cState_reg[4]_1 ),
        .I3(\FSM_onehot_cState_reg_n_0_[0] ),
        .O(\FSM_onehot_cState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[2]_i_1 
       (.I0(s_axi_bvalid),
        .I1(\FSM_onehot_cState_reg_n_0_[2] ),
        .I2(s_axi_wready),
        .I3(\FSM_onehot_cState_reg_n_0_[1] ),
        .O(\FSM_onehot_cState[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_cState[3]_i_1 
       (.I0(BREADY_reg_0),
        .I1(\FSM_onehot_cState_reg_n_0_[3] ),
        .I2(s_axi_bvalid),
        .I3(\FSM_onehot_cState_reg_n_0_[2] ),
        .O(\FSM_onehot_cState[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_cState[4]_i_1 
       (.I0(Q),
        .I1(\FSM_onehot_cState_reg[4]_1 ),
        .I2(BREADY_reg_0),
        .I3(\FSM_onehot_cState_reg_n_0_[3] ),
        .O(\FSM_onehot_cState[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_cState_reg[0] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(\FSM_onehot_cState[0]_i_1__0_n_0 ),
        .PRE(reset),
        .Q(\FSM_onehot_cState_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[1] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[2] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[2] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[3] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_cState_reg_n_0_[3] ));
  (* FSM_ENCODED_STATES = "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_cState_reg[4] 
       (.C(clk_peripheral),
        .CE(1'b1),
        .CLR(reset),
        .D(\FSM_onehot_cState[4]_i_1_n_0 ),
        .Q(Q));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEEEFE)) 
    \FSM_sequential_cState[0]_i_1 
       (.I0(\FSM_sequential_cState_reg[0] ),
        .I1(\FSM_sequential_cState_reg[2]_0 ),
        .I2(\FSM_sequential_cState_reg[0]_0 ),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState[0]_i_4_n_0 ),
        .I5(\FSM_sequential_cState_reg[5] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \FSM_sequential_cState[0]_i_11 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[1] ),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h005500110F550011)) 
    \FSM_sequential_cState[0]_i_12 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000003010D310D0)) 
    \FSM_sequential_cState[0]_i_13 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [3]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [4]),
        .O(\FSM_sequential_cState[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_cState[0]_i_4 
       (.I0(\FSM_sequential_cState_reg[0]_1 ),
        .I1(\FSM_sequential_cState[0]_i_11_n_0 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[0]_i_12_n_0 ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState[0]_i_13_n_0 ),
        .O(\FSM_sequential_cState[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h04070004)) 
    \FSM_sequential_cState[0]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [5]),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(\FSM_sequential_cState_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \FSM_sequential_cState[1]_i_10 
       (.I0(\FSM_sequential_cState[1]_i_5 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(Q),
        .I3(\FSM_sequential_cState_reg[5]_0 [2]),
        .O(rtc_rw_reg));
  LUT6 #(
    .INIT(64'hFFFF737FFFFF7474)) 
    \FSM_sequential_cState[1]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState_reg[5]_0 [4]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[1] ),
        .I4(\FSM_sequential_cState_reg[5]_0 [1]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_onehot_cState_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF4F)) 
    \FSM_sequential_cState[2]_i_1 
       (.I0(\FSM_sequential_cState[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [0]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState[2]_i_3_n_0 ),
        .I4(\FSM_sequential_cState_reg[2] ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAA8A8AAAAA8)) 
    \FSM_sequential_cState[2]_i_2 
       (.I0(\FSM_sequential_cState[2]_i_5_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[5]_0 [3]),
        .I4(Q),
        .I5(wr_ack),
        .O(\FSM_sequential_cState[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000E00EE000ECEEE)) 
    \FSM_sequential_cState[2]_i_3 
       (.I0(\FSM_sequential_cState_reg[5]_3 ),
        .I1(\FSM_sequential_cState_reg[2]_1 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [0]),
        .I4(\FSM_sequential_cState_reg[2]_2 ),
        .I5(Q),
        .O(\FSM_sequential_cState[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBABFBBBFBFBFBBB)) 
    \FSM_sequential_cState[2]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_0 [2]),
        .I1(Q),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [3]),
        .I5(\FSM_sequential_cState_reg[1] ),
        .O(\FSM_sequential_cState[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_cState[3]_i_1 
       (.I0(\FSM_sequential_cState_reg[2]_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [2]),
        .I2(\FSM_sequential_cState_reg[5]_0 [1]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_3 ),
        .I5(\FSM_sequential_cState[3]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \FSM_sequential_cState[3]_i_2 
       (.I0(\FSM_sequential_cState[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [5]),
        .I3(\FSM_sequential_cState[3]_i_4_n_0 ),
        .I4(\FSM_sequential_cState[3]_i_5_n_0 ),
        .O(\FSM_sequential_cState[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFC00005F5CFFFF)) 
    \FSM_sequential_cState[3]_i_3 
       (.I0(Q),
        .I1(\FSM_sequential_cState[1]_i_5 ),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000770F00000000)) 
    \FSM_sequential_cState[3]_i_4 
       (.I0(Q),
        .I1(\FSM_sequential_cState[3]_i_2_0 ),
        .I2(wr_ack),
        .I3(\FSM_sequential_cState_reg[5]_0 [4]),
        .I4(\FSM_sequential_cState_reg[5]_0 [5]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    \FSM_sequential_cState[3]_i_5 
       (.I0(\FSM_sequential_cState_reg[5]_1 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [1]),
        .I2(\FSM_sequential_cState_reg[5]_0 [2]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [0]),
        .I5(\FSM_sequential_cState_reg[5]_0 [3]),
        .O(\FSM_sequential_cState[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011101010)) 
    \FSM_sequential_cState[4]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_0 [4]),
        .I3(\FSM_sequential_cState_reg[4] ),
        .I4(\FSM_sequential_cState_reg[4]_0 ),
        .I5(\FSM_sequential_cState_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFE2FFE2FFE2FFFF)) 
    \FSM_sequential_cState[5]_i_1 
       (.I0(\FSM_sequential_cState[5]_i_2_n_0 ),
        .I1(\FSM_sequential_cState_reg[5]_0 [5]),
        .I2(\FSM_sequential_cState_reg[5]_1 ),
        .I3(\FSM_sequential_cState_reg[2]_0 ),
        .I4(\FSM_sequential_cState_reg[5]_2 ),
        .I5(\FSM_sequential_cState_reg[5]_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_cState[5]_i_2 
       (.I0(\FSM_sequential_cState_reg[5]_0 [4]),
        .I1(\FSM_sequential_cState_reg[5]_0 [3]),
        .I2(\FSM_sequential_cState_reg[5]_0 [0]),
        .I3(Q),
        .I4(\FSM_sequential_cState_reg[5]_0 [2]),
        .I5(\FSM_sequential_cState_reg[5]_0 [1]),
        .O(\FSM_sequential_cState[5]_i_2_n_0 ));
  FDRE \WDATA_reg[0] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [0]),
        .Q(\WDATA_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \WDATA_reg[1] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [1]),
        .Q(\WDATA_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \WDATA_reg[2] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [2]),
        .Q(\WDATA_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \WDATA_reg[3] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [3]),
        .Q(\WDATA_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \WDATA_reg[4] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [4]),
        .Q(\WDATA_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \WDATA_reg[5] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [5]),
        .Q(\WDATA_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \WDATA_reg[6] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [6]),
        .Q(\WDATA_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \WDATA_reg[7] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [7]),
        .Q(\WDATA_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \WDATA_reg[8] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [8]),
        .Q(\WDATA_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \WDATA_reg[9] 
       (.C(clk_peripheral),
        .CE(\FSM_onehot_cState_reg_n_0_[1] ),
        .D(\WDATA_reg[9]_1 [9]),
        .Q(\WDATA_reg[9]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1F0)) 
    WVALID_i_1
       (.I0(\FSM_onehot_cState_reg_n_0_[2] ),
        .I1(\FSM_onehot_cState_reg_n_0_[0] ),
        .I2(\FSM_onehot_cState_reg_n_0_[1] ),
        .I3(s_axi_wvalid),
        .O(WVALID_i_1_n_0));
  FDRE WVALID_reg
       (.C(clk_peripheral),
        .CE(1'b1),
        .D(WVALID_i_1_n_0),
        .Q(s_axi_wvalid),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145856)
`pragma protect data_block
4HfxM1Z34YQ9ZboXen+ceF6nBq8Tupe1LuW8IIVYJVdlCectprLoWz1OFmaZJEqMuq/1DQ/ZuQjx
pH8jPVj0J8jY+Whk2Q4uHy6UpTEx9BKaxaZIhe+OCUKunh00whBGm+5rSheZPdBxBfffh8+GT7sJ
1wl0IiBIoXRYezTA0cc6SWDNFCh2GBvgzFf1rYtdqzSSQZkPiB0h9dwST06F7L/kG7r+vMQXrhVq
8sSGJdKQiS4mS/L4Cce2dCh0D1d52O0pEo/3XBqBVZGTq3QPLCp4+PhGxg0B31MuCQs57dxFfdiQ
P9sFOcNcaWVjq0TUKSVo29QCLFcr6nqz4vPcdt2dur9/UITkSsMf4905JOf8sF5HNGPmkTRmMfAl
BfT1szoWnqS3PxpTf8dRt9fb54qTFJLfjIgzR8+ol0obBcov1V+LheMfHB4upI+ZaOdwhoafY9bC
/BeWO/L3VykF5uof/beAT+2fiFwawfV88AsgFz5Vz1Z0PzwGIB663zpS4CacskSO2Jc+dmqD9rvZ
u0jelg6mYAi9coqC8t00um2XHgsp99jvrtQoiUoF1tIfIPxGzaiWCN2Wfo3fQm1uAT//ev65Dv2d
zSENPhh3fgRTzuo1wWytOdA10sv/2Nao0wHEBCxpaR0qv4S9B1/fd4qoFoK01abFHtDfsrtQGyxy
zw6Ke+yB9ccoHEYKWZL3YHJmHh5n/eVYu5+YJUhJgRoYZj6WFbeEvbW8LNmL17JKwihUdxAkAGza
7p/1SywgTYS10Osp7fhm6TpOjEBvPlQZjdYFINkQgdRsu6/iS+7r1iy2a7tTGOrKDbP3WKURHV7h
ic842zqOqJNz7DT58vqZKsUJBJXPIxw34efdvAO2oxRBW8MuIQJO5F+jbFpBYTkwT5stM4NkwsQC
q338rTSMaQUG1ZcaMbcGuHTIdTzwoPFmbNiZiJ3GFFD24oIWxvjStC+ltpQD79AZvHmL9VhBg+Fm
U+QTV6jpTy1cV3IZ+1m32L12JgCzrGqwSvJXq2Yu8tounFD7+rSg8FYRKD0wXk1RsdER/44cpNrr
n0yc2SWXTqJ2BK4ZJ8XHUMtHxDBIKBXK2s9KPboKgLymn+ZqdTYTNNANfepZBbsSc2B0oDrumDIO
tUzQyj/RMvekvFLmrK/lTgG7m3sbhWRiQC8YoYi7APCqgJCL6UWIQq7KSMFfbq3MCtGk7jI1jNCt
gMSCgh5Gg7tFYahZb1yMoabjp6/76b6K6hbGTo7+lhw0yZcUeFAjhS4uhx3Wen1im30cbUIFpogF
ZNuhDe0CVXvm7xDPci/U0ai/Kv7clnWYcppQsznLAYXF4z5ap4beqPo4eQNJXbpGq+WdtQqirBUK
lmoxF9vE/RMGJMunA5qnhkXLwr3c9Xdiilm5AZ6ux8Uwt+jOn7Au1eqJ63TGX1Fcd0tJgdPjNtnQ
axwoY1XGDz9xVdrnbMhChmOVPt4UXun1eUqnFuJeJpXqJw2fiMkur8kK49QM5i6WcZ937KlsNBxm
988hKKLJeWmaj57HPDyRNRgkRFb1mLd2U4NbQRh0WNZYuzinP153pYSw5UZOkbwVUa6wsyLTOUBt
mIXdEroMMqpNxW86e+PVeIc3DtlCuqL6yUKSJAux4jMuvXtGgclv4gA2F6Xo1ldlR7n9mclUiyOy
bD7D3RHfjIdU9LGQICx5zIPeyLdpIUx0hvADWu8Fk3wfavgHIHbcb1iGtsZ2dfdfLv2100DvoUWG
7AkA5VSXcaDS/N2OMNwArk0ORTtYT46id9AoGYwbZmeCQuAIj+T1QZEuf3V7ytETpXiPTYWiJWs6
e73KWFauiGD+N+W92NMxvSjUykOOtP7A2i4X9H9j5JsMpnDlpngEmQQvrNFvXWFeLS4J+LfKd4Dd
1uBt3YEmoOcpbpchQ0584DaKSVJLnumU+mTfWndKyZK3O+bRQV9tRB0vVhWNMH6MVjLaUb7AWEYB
yk+wfVykeslV6FGiOOE8L9BoCRM76rjjMOakm7fI+QC4RuQbUBiY4ZwDLEDbI6nA7Ml0c1SbDPlM
iif0GlswMYt2ZpACJu4tb5251qBgQS5in0vrUEC0eY8tUIMUgpRhAHyC37wua0bk1zNNjgIbfE1c
nz1RAR3tTQvyiZTQfHj8cixJFQjLJ4YmTLlTnIADeA60wMAy8pXI5DYstkxhU887CR4Z6felc9N3
dFxDwKGXw5N9fJhIhFHaQSx5Jp+O/iFZnoZrlkA/95TwmuBNbbQv4J+h7xOdK0yOgINWgpNqla32
hBvq8hR7IMSRdYXYUQPyZXCwYMRy1AdwowcUr3Pu6h4H2J1804AUjqMTxQX8+cS9F4I7P+W13hQP
DPQ4uOsXT2NEVo80PJ6MXXstuq83/u1dMoW0yhD2iab9XjwvUuL4kbBpN7IZq8jOTib8NOn1BI1q
ErloRyQQ48cLZw2mBHuAQDTdByR/KNDR7SR/DRxfHfEw5+zoSoHNCJS4MMyVcNCZLnu9GR9/eX+A
ZSyuaomgVol9LMqM32Tf7pz20MfwQlz7ARsfqpqhQo5cvSbVu6ok+GBjfjQyveKmGEWy0NhOge4W
um1d8+IlUyyWDeZZ+S2RGXPMM56nFNB3m2rofJLALUO7FS6TqBsgIO7TwDxRKs1Au8GKMVQIOAA6
AWhM7XSxxMQ2FoEEF1czvtQqU9Q+IMnxVXKeoA2EY8XTizuC4VRgdIDq3TxCdlEn/FvR7AsIamDx
scu0wE2PownPuafIgKHXZQUfTeq1511SQV2962viC+s8OPMXLiWKih9DBeWUxjqb5yiBdlXnTy/b
+4ZsbDf4rKgoWF7jqNrHYvCjKrlBAQZu/6FiDYmp0F9CYySI1wuKI6J7HgG7mHay/0PMe982d/BZ
BgIrN4plWkAK3bc+JFbBLLvemqfwiHUfsddO8tLtBEXIXCyu7uUn1nbq73VhIc0uR8vvDzkBFuSL
0O8+HGIiFbqKYWCbRjiBbLPWhJ65+LcaOljAqbLi5znoworUrghFVW+wXOsdhq4AwP1laxmq5lxQ
IIWRZ7dhcBBvehMReGu4W16k0HqGRwD6zYxeOAY5YR3z6AM65gzD2O8v8T/++IciQHfTKuAFwGrL
xK+BxQfiTWbF2v9PnMCBy7oW/6H6UGK9GZ1aP3pEJ41+F3CYJ3AmZyOqLvEpEF2ZC8Gmn+8G8+WT
jvmtQ57g6J7We2zoleQhYCmNAs0BZtpLKIjCFvit235gYWuxBDO6uRnrPepuGdfLUHlrFNTio1nM
Evk/UH4bwbO6OoSpRfsuiTfVQH5U2M0k5Tl3jFPt75aoo0V3pxhk3UCkd9danlXRldKeLfiYC76k
uExpp/CZT/fhPOy5b29oURxbwp9fGZAns4E0qsyU4P/TyPRkbcBmfHamvxbA6CbSsSBe+ntUByyX
iCB6YEcIIhOUCRvPYF335XtVR8AF6oIrlV2K9iaTUgSM9SC1RMjGBqtw0a689dtcCkMEZisn/X14
SXJqf7Asa+EH4A6zC1RQrStE0EjSRP7yEsTVYAGLVIyR5UNnmMag1nJ8+AF7c3wXkpRd+mQ4Z7Pf
6FDz6tf7AUViOZ6DFDHObqkAGtjvSJ5AMiVgWLAQmBS4KoZVVcP96U2nxKL1W2giTpp5mXcBgcru
sBqRhJ9A2r3GdhCqTc0OND7Un3vvWtztHLeH0Ly8r1m0IQ7ZJRt0tGTd2FXlOEJLAawgPNEGOwJX
TJ8WXE20HY4777+G8Vs0SR6B1k3Bqws5P7Yogl0/No0cIh4wCuYAaVn81z9bfPKIgCdOhv/b1xCA
J03Yej0MRGm2xgAWoigh29hE5C6ImfNK6OqI6da8JQyAOPEWy59SoLho5q1uCOWUHmXCzs0Chwqy
INhpU7+5Nf9lS68rQCdUopbxCwobOgpiWH5zJyc2p/zVkJiL9D4w8bFhz+5Xi8zkH4+Hiqg31DNZ
WtRSgstpLX0Ydsd0SBDP+9Fr8VbAWGtRsid/NdFIdacsC1j0llc4Jcxzt1D6P+3vRem04qLeM0rj
7M7uz+9sw2BoCd+ooyza1a6bzm+XHJT2SrxFow/GELPGcmulC13yHZUmz490X38jkAVGPYyFWqN1
avBYdO8df0lqn5/hwPjHplqTEjpQUDW3rUzLPDuP2WKU+BkjYFZda2FgfCBlBzWcslV18MJ7ycXj
utFc1Fs10kvy7xrtS4/xCEMdgPDNfsgyzaZnPBSafdibQ4pE99BthLI8iYtCNllpgYuTIzZU2BTb
81/+spsssuXE+OuDuyR4VhHCJ/AXdpaI+P4aZxckp2hb+p59hUK1fvJbVn0G/3+NVPt8lyTTJJGj
lV0tZQEod9Dh+sz4xbPCIftwSuSFpsnm/U2FrrkQiZgg7h+Gt/8gWgv5w9ynpuz/+pNsYTGLhNvo
bRRi6XGOYS1fzOYtP7YycLPR6RkaQ4w8hnDNtNl21vNlyziBdFjOnXg2YVv+Gd75Ze+A2jOL3qaT
wYq5ZDknWUxDkACc43zVx9HlKvsJGalzKdt2rSK7rjCicvXocvtzvSWeQcQDnZUcLLndbzEE7eoK
8U9bNgmEgvpZsTno10c4UyC7nBZInsc4BBkxiFC1qOKh0WEieObM2qUZ0Vqnie9s3z+8rh6mMWTw
4xxCkppi1C8qFarh/CTXcMMin4QQ7kaz1MMPHsKJQbe1eZZNMTYCMmajjhZGZnFxM7HII98xaWcv
dPl+S3i2vXa81hfcWXhQRZ2KdrSu658UdSCcZ4TiPXluWmHgE0JsH3C0UVzt782kFLKUakp3FUQa
5NNUm5Wpac4zscE9rLxf/4O5ysOdTa2PUuC8KG31p9Oz5rx3Ku1iuWB2VxYqV+MDZ7s/Xqc8grsc
DE6Vdw3PhGYBQlYO/IZmc8BZayaBWLh53502TBr45W9hJAr7XEFDi0QAWcSRuhHw1c3mLH6FJ8M9
I+TIAualnbUX5KOsbF/rZ6ROCi6he7oLDVANogdYYE0Q5VQJt9LR4F42mgpBj5tS/EpNhOoSbBEI
qgpOyTFmy9t2TcQj4iRuTPOHndMDjl3KYcp8pVGeLymb5DFfXbVGPK1FX987+3gqVbl259fxmExy
nm5zp7ZPs9XCY/XaXY7t51EJkLG9gY229jDsn0eXAmN2mKGKUyMIVS6GwfVKptMa+fDPjBBs2oEQ
AwBZenPz3c2mzVkNH5C09jXvX4+FEb3lDD/EBBfbkkE1Ux5rtx/g8ykI0BsDpIXaZiXNY4Nvw+pF
s0/AG/3S921xPnKO0JPCKN6Jka89x3fNUvGtD34L7hr64xPEun8tvjp8csshUFRac0sHPQtuiCWe
x8JWDAa8/rRLffbl2Zlh8zNIiyo8Z86Svz3Mfnh7vmwfjg9MCsGG51rd1aHXPQk9pHMXwFafkO36
m/9Gd3blC+/UbTt2+KuwK8MUER1CmvTugmE9rB4g4WG1pAmOuJ5kXeaL1F+/YUfWIP95t1uHe46q
DuqRob/D2pMDhJUbjZmhW5akU0nPdyjeRUGBij1uUm39TcgjTAbH/amSevnwwKUgUNHW2OVgTdLa
uCEZayYNv0RA8iObO6WAZD62jq+KvkcP/aoaEPuJMVmw9SI0O+m7LpBW0tqRtCaYaRugXjC5/32F
cWVscqftz0sSZm+B9YLRYOzcAoI2DtkUTY88cQiOtwpkd/6SEa9m6eP2FoeDo0W8pv53nyGFO/0L
frkypwIDgDbUx58eBG7YnzcVQTFHBZdxlzTvKiMUSbszXNHHkD1XgL4RMVgjpwe/3sQQDeje0xAt
FMFDdyoEX+YR7aUszLguFeDOuffSCbJZTgWbQALBTwi7x+jE4rD1kwLTzmHSyISi6PRf9Plm9/WB
zgfTymd+bgkH74sfbi6X6f9Ab93OaZpxkymkoEjftWBCkUrIFPqEnqraEYNXvD/wUIyKyUDdS2pu
aHBNWdpOhkqH/juQI58AEjtnSA8fzmEwYSr+7CR+VncSzZ5YFqS+ZXbRUyJ5w1AJ/zgtUyxlqoa4
+hiBLvvY9yPPXnOyZFBJXTzDezVMck/VBEQXZA2pFgd/gNok1GKNyPC0U63lg96m0J2/m3HJJra/
xZP1u7XNCDR91c1wL1WsF53RR109Z6Lc9m8qw4D+FYUdHHFe0p7NO8Wfem0lZqgSIw1yvr3ZDWFV
cQoBZA7fqYOZE7rqmHNESgk6O7FtWpoRVnpasxYj/0SA+Y7Zpm4wdYG5LRxy4fz9pCtU0LHlh0+R
b1TCsqmMFPxD0OPtnx3cQEAdkk/7789YpzenuWKrFAtn8CMbynUaWWG8IO8ypzetFYas9TSCjEyO
nd/0uMGcUGoXsK8GDyDH4I2NTFwcYtlfqUXBy4bBlQBeL+3JTL7B/G3wZLwsOxRH/svWngxkBXLO
Em7aywEVXxP/YwvYqJNxHyefPbg6bNRjmOfsu3tc8C0ZY9nE3oTeBuAvOsk+dLQdd0yOz2Z09Ftz
Kjbbp+zXF7Qo6C7CUX2mXxvI+WyHjO7l26UX1yWLp8M42LWZZLN/pVOychV+f0h5CK0mouQmpwb4
21vsPmsOYHljRYvjUV7FcsKDtmMwG/ZQhO9KTxylnlco/tMovilBkQhNNxsggbNA0HAUy/canKjX
vKxUA/GvEC/OZ8vP2EgvXL/ZSKoBiJOY0o6joUzkVIaGMO29E0AOik2vG/TqxnwwqY6yMJGNXE9w
PvLO3lHONLeT+hHOy6zTBxf6Af1P3NUn7JAAzHS3asI4lJxcVIYpKiYbAI0+IOSBs3b1gvo+UMNG
cACMl66UjBJ6pAFFy4cDTRrFMTyEzAVOUfchL0hkfqsgEYGPF/Uk4Zbq69f8u5Gt5kyx2MxwZZBo
clLLsSv9AfMVMx3MioDdYVTYDAAzE6E5DypVirHwX50iAIAlRuohIyJiT+GMVN/OjIQYuZnjOyec
dBSmBy3ki/hCeEM9Yg46C4gnXzImQ5kQ8xEM+DrBgv3mZ4yxe1tH3AIXR6ol3i6nGVQkF9nvN2BD
I/vDot1rPlziIuqJsND9SNd94bboH+caEk1TuidQNurcVD73/855pyvMBKqAb7kAepTeXPz0BSKa
aYPYU2RHOTUyQz1B8u16vwgvgYXx3i3lek7p6WbRKAw25pYbiqcn9sqFHy5GSx2hlG42oOc4dPA5
MqOJiLOVZql7oRKsyqZxI9ZKada+q6lYsyqn57jcumYJ5L9Lx9784FQdT4QzRPxNlAayZsqA7nbH
zA3EJfCFziCCovN4L3lXai7Y66QuHpyHu8TabtpHCymTD6gChEhQiMcNg5sIYUXBEZFSiCzlIPac
xd0/iehUfOP4e4AHPkKWQtzZIwlQ5jzoWIYDy+I2wsQnzt91B/+4Ygs0IYQmAGIPRhU8KBxX+U7A
I+aUdExdhY8mNCYBP7B365Uk8yynamL/Wfwmwy6a1MTEmx/tZSD6udIsJs/9G0PbOVwF0MK4zak9
hxSEb1Mb5GhOthJFta/GXzn+iW+9IklYSfYG+/o9SX9/fx8neNy8u2mk7Aori59fliOZ0bk45xuf
VZ+IeqoOclbTqUvusupQEuvERIkRbXXMyLwet06k1TZrZ+rYsC2Eeb4TOHyf6LB1G9KisRyWVX0n
fXJ1kbonueEuwxQhWyH+u8NOeRwmmvAlplFPs0RhbG4VTBfzKSaeyZS7IriSN8z/owYgL4dz6/NA
HGUtQ8wNBErcbLgJKABbrZfZ3ZF+4xVcGY51jnzGVivWtvC/MjKNFEgP7lcew8WDENR0DIUFuYwX
YXjj7YENX5vgQnA8RsGaVsW2jXHb7RXTpcUuKuLjQ+fgCjetYIqSTXGkPFr7+0gWD3X4jhBhWOhe
ERPvUkMq9bIY+t/MbGUZFkjIYE2EunKDKmo4pDyz1QNo6h/bJ+PI77mjGrlw2SeT4JmUvY/eEOqn
8Hpac/ViGLkS8JVgRjCUZ1YIei5asQiu1xcA4c0mNdMyLN14/7DJI/ElC+7TckRUkI58T5OudAAg
qjyz2Ks4d26HQ21JFvzJJ/jFnIA0OCEsNf3MghxiDYC7Km11IIymNQSJeiubGA/W2KcXwkEN09ab
Ray0ZA7DXPvKUKNijSvjVUbpSkB+ORPqcCIck3eUJxrqwd5IF43a4mbutwaKii+1vJBbl6h8P+vt
1dR3OQ4aTkEd9S6i4GTP9kv9KEIPM8JKx5c8pY7D3v8d3BJ0jh71QFrOAzopNDgSdrdJPsz2qQ5u
MdgPx+J10Biy75EMXiKaCKCRCRf3Q+hzJwNkfLg5wo3VvZP/sK58ddNF0eE+yp+ir99bpmxH/2wT
N7PISV5YMurktM4jMSAoP1cLyVkFjjZGICYopxR3NSpYR3dB0Wcuqj2bccaY3jJC9ucHVCvQq6Vf
ZVKwA9uT1P0AHFbkcUBZn5/KMlBBpfU1rTB0+SwWlOGTFTX6hGqcKe8lSG4V2HiXkQT9YlC8oQnM
2sjRXIVxXHbBqO4LKTtPkMBg5F5tuGLyseiHchtSUpgzbnFM+k7Sm9XDfjMPCrtntpDZt6wMYxVI
tdN4cdmrew5ZxanDpxDzOSvg1Dku4AXviOF9To4yohr4lx9ALk6TYrIleD8WPPvm9rx1ueOf7Fmw
X1eYy8BYDWvnZifo8gpc7xZCqWCnG4EsyYNkSE/2PDJO60f5n3caLv2WugNu2QTI8Sk6+uKc6SMR
6lUn/LcPyOkl9hgJbJVeq9NY2K+0LoegdPnN9Shp7oNUnzv6DoaU2vWKtBc8/NDH/XNJLteKwBys
xN3TN5sawCq+NQTOXQn7usgM/mrMF0IJOedd34Ir+5gV1ykVGllENggmQkL5eQ1KsQiQ3NYAEzwJ
nwMZ4uoLOV3+VE48Oz15bLrrfXwMjdczwUFq6OmmwuYzkJkwrNhyHYSujvCJbTGtp7Jf8WpeoGg5
421LKYNDUVeUrpuiKazvaS+/7jelt5pKOlcOaVf/vGAQTGDEjynzRwLosmcbDPX4rnpdgYw14ova
jzoAl6mOlSCUtvSC0ofPtFzFe3+DeYafP4n5xHHzEttZZR3d/KN9X9KZouo0av65jIiqoa7PzNs1
p5ORen0fyYWcZYRH5N3/A5twWG8ZkNrOWCp5eGFHteKflBSd9h3wDwVooEzJN0UJNq2UdUL1shLC
Dnxs7giDaweB4+qkTsu3tlHLOK3APKx77pCvEAkQheUW+0Mi16676aoRNfPzjltvtkyAZo2Xky19
mtBhdCw9Xfa9/8/NjPxg+1CuNrBcYeVkrFwsGDWwCz1g/AANV9RyOVaP06uhh7MUGHTJ8moywGmp
xL7qhM6Fbn0/sj4gcDmshFYVwvHdz7HtoayfPpmTpGZNTq4mu4jwwiEd46vSx7rUZ6h2T/p2AzGX
azSCsIKHnyqk27MthR5rwRTcbiYgH0NQZ64fhizVipK9jO/KwRhhylb8+APpqUb/q/Ykj5/oGZYO
lM4XtFeys/JaWc99SQUtiQF/yzg/8fW4yzWc4yO7GsrzizG+HenLooQ63vghaXVdEEllX8ZHRRV6
MIoPwU76Ms8a01+mL9Wiumt/81JIf0lTxsz2q0n9WICJiQ6VySYvxMVPJyJo6NdoccCpPZwWp89z
dYeoZlC/o4kr7bUt2E1rEZcTju42PmSCcA5VA/tLeF4Bz6+w7hU0DQ2eagAa56dfDf0U/EUhvtS2
gylLlcoOejPeirSKXt2P1ADWBK7cUUvf9ssq0LAF1rG/FTOvSHbZkqG6ljBnhv9gXP7SX50MGzAs
Jw8Stuam5xiY1oBGuKG3DE3LdmpkZyqDtDrN6UaiZn7OjeU1UPkTfpRwHefOKRlUeBfVeExpc4nc
mrfPa1mVW7K9IJO2EYaIUjMjnu1CpRYtlJm/jPFqsP1EFBBe5I4mOoIOorBajEWK5mjzhAwsi6pD
4Ob5yPyO+JlEajqqVFPGH/Gh7RbNIzmVSHJrsM4vDuqV3SsgOxvPZRnZ+YPczadRWMVvTB+Bvd1t
QQP5t+w8C52WOLILGmBORAvMziOrnKVxwzOJG3SwBwOBeIHo06s4/RcbVjNh8AnKxtCoeO5nlmpH
N5RMnt74GPscHxPQ5taPvqww3rAlbGh8gADcQR1Dp2GdASGN5mRKlO5lOC7Htx2UcgBw+eIa9MC8
oIRtwX7rcCi90jwQTmaD/btnydUVAEXWg4FOITZ8Dwb8yWyav2RHYs7szvSz8UbBqtkqXayJdn/Q
uKmtV99pw7AKjeKEAx51GNCdjLfgdy8SAq3ha0OylXJ3VYTvJECrGSZhzSaKoS9wOP5GdPzRGREh
/rfpFg/w215TEPD6Qiusj0hIzIwsXoS7xknaRum5SJZd6nxOHI09Qw7j7tP5h3XjLlgbzui0OKEd
gpUaMyQ4Uo1xBMJkf17xEQ2QAvk1LRAiv+np4riQ1lr+auZfHSEilEZabdifTzQ1PCz3a1uCzHmX
ORDzg4x5K81QYiJ+vaaegE0RP1X+dqpFUGlrSsMhhUVgbX7s5iV3n2HVLlTGeCMtDI2sW4KqH9Na
5F5xEeQGf1cYT6TetxolCz9+8Eh7kh5suNEvEii+nEQU05FXUmxTXPe/ghlfOLp0jC621bIDj0xY
VwCfhtkwiSyL9GjSXFgJh3dGIXTa1sHfY4dUKzHLxbi+tjRWx1dWTqiqnvXMx+tOmRMjXcNQFEbs
M3Kx2ocFcYSl1ukmwjBcSp6keZMIYm09JEvy2gAV2Zp8TtUAjCNPyCkKpWuDAPMJ1TECNR+1MlR5
NVoHhLPqem1dUjJTWT4+Vf8ejrpZ0B5HHdcqzlwTl6fpO1zUcpJgxbtphmTjL5+K1QvrwaV8J1Nv
PYLO3O9vMBgh4IeQYjZ/WzMP9PDxIB3VV1+NAewx2gGzmEKtVbx2HRHYuWi/nCvj8Yo5Fuhzi24r
y46UU3Vu056p7up+d82Om8dDaHTFLSL+f2OQlIqHtHBQCVT5ytjsL0NNS4aeqHSNWjGmXO9sckt/
RySTKD70RAwzjqCDv14Dr6YLRaa5LvYFy6NLjRshWpZlwzOxWXInJUc+tFTktvqlqLlhpw/er1Ax
wiM9mnWL+wOcErmVhmGgHsGlSesS7vzTIw1BhnOht9mMs6c1iLKzWhzYwgKHdl0zjbXnhgOs8niU
WFwngBWR6H6JBGIC/Oo815vC+xxywJTY2G/StYyRgPkDSuC8rhcMRM+exNMGGrtftaCnwajvjZtz
Hdn1FQFuXWNZryTdst1UE5RMj4VKbcMxKxs9oWZs3nGHtWR9gWfEoskYNkn05F4ADv0BbkcSqk9u
RRQQsNYemZ5CZUNyfsB5VSnXITkarR0kDjU1defBWqaLNy3KJ7Wxn1PJiY7mtlolHY+o3GFeFlGr
9TsTrUh7aXjJnvKrs5IRjZzHt5yw7zI+mOl5IebofxqPBhSGAlHeNVvE0gF9OF499nAp7f3pFqzK
IUI3G+rWfY1m4YnNJn0SjUP1Gp/i5Omg9EkInKSigIrsfe/lA8npuQb2N5AVq3O/ExWBTz5RCyXl
9h9Tk3rNq8IpJXua49PAxXTq7i1vpeOu/hZJWZ462hahgFCrd7alRxnbbAvWWA/yvJgFUl8DQjDt
+hWAYazfZPPY17Yy9JOepAynXwoyhLMNQvT0BsHoOw+MFGJnL4qjlaYEIwfV8Al08QKKIHkrM6Jr
ptP1UsGpTTh7+Wd638DCWXuEU+9JFS5BbueGMvCNwaSKwh/jD90HItXEi5p3lB1HrRQRRY7Y/dF/
gDfBTuYQrzbWKvWvvsxJFccHmrDc9qXC1e9+k51aroUMGoV3tcVvspWWZF884hrqE0W7ngdfyE7v
G7Kd2LR0iRmwIiO3YhhAlVbI0M9f7KEylIyjoDKCq75TPHzrbRSqPm7139uWnReg0YePLgDL5Vjm
8f1ilwipdTvaRyYQj8yUX7hgnDUHGshZDirIo0WXrJqTjTIutkuq8kPV4NOGCPaqlQPkXf0rrMxY
8Ahi0xZxSpCf3RAEnrDofzqRqdF2214oi+6EQlTumSYWHACTxD7J0KUtsc3CYxcgvXG5rTVNdE3m
NraqlyDoO1i9mtvhGFSD5oMVkCYHKIOomjUB9qr7st2VnYpV+WmIo1TaZKm5EssW+pjH5Dlx3x8S
Zh1td2EdKRSFrdnyHIv7zodZVVWcQQzEzft6UUF8sTKBwc5CujeVxn3m8obfzh1F2SLFfLaUyxij
ZarRsoUrxMVnB9fApPbIazMM0uvHn/vRZHou7y4oPEU3032ss4tR6XIgtX3coTR7Ylm0mv2CMNHq
wJ3cZir8Mf9HOXfIV4J651wLTB7rzwB0bXltMsd0cxG4fyb3w7x8eBXYkENkL8dcsEkpovKz8ngg
iLfv85brPCojKflXDLWkBaPFH6Z0826vTb/DJITyUIPUX2RcyoIZ4rVSftunPCHysch+3+dibUv4
I6398lP8XUvWD/4FtIZdZDd/HpxXooY0PNiMhl8fq8dpLd8ZrIqY5QvBdcBxJji2N4eK5VrV94Ld
V/jSNTpT5t6UcFCBilL+JFFmMS0B3ORCOL0XEE+csf+orBcfNVHItn1wkFNPbGnnT8WfZk2ZkMCR
cDDLE4YuVFXaToyKlOGZOFIyNUJCMcytIG+0RiMZThymK5NUSpkrDZV6O3EfXIT2akeQiuCSxVJY
0VRihPT/GSBmrQkp4N80D6Yp+Abp58Q55OvOKegh+Ly2iCID+e7et95oue788HkAekc7krCQIfIX
aQlqbPLkKOX44RBCDVKJJnMQd7BcD6s37NBK+uUSO/WIN0yXIsEWZin0wRBNOMNckMLkCio3jcXU
KSd5+yH8ZGOkkX1heOGkYkAc4iNwmZ5mVoVNHGDHcCKk5L0x4hFBk6f+oZhly8AZvvh3PqzckniA
jqax8kGHKBIeq5YcSj2NO+ilnyChVB3pFCp43kWvH/z/Rc3fN08nGXbkBnvYUarKGKSSesQaAe9i
iqfhZfodE4ks+mnuKqgugbrXVXO+jQpFyhJI1hQNhKXSA30qCrFpF72HcimtK9kFh554+iUOKGvn
rowgdpwKiNyJZJD+hOfSZy4K6mGaHvT6ZWgu1j/8lq7h7FStpnsZ/o9cnSJoLQ0N77Xl2PxdKjwx
GECKYbMWjDRJyN+cbQcsQRlG/jYgBTOkrl3EtoJVm0EvSLw3YrDa7OTEv7sVJmZs9QcVKnc4c0w8
AWdrnTYYBzZHWO9s7Kbm6sI/KEbqiPLYqPJHGLWdHYGPgYczNnrBJBHAQ9J4EU8b5CAcPtFDC5MQ
XLe9AmbOYzTG0x66b5O9aqhgnEmJdAO0YfSKT8Vd6cKzd4ylx3h2BmHJ/qWlERIx9PLEUB/M7MWo
/CrvoY02QV73mecqDUxiEQgzTWBdOSDR4nXI+3aPnUCIHD/ykL6zAHATzwTrhIZu3GtZlB9zvVQ+
MQTg4ALy6cyFwIXa9kI/je0PqF7O+2uuYRi9jY1oUyEsdLWlQ/LTzXZZyIm352xsu4Jc8L9blqzh
pobLejS3RHmQvoeGs4e4yffQYwgAmiYnDrYlK2fouvr7Rp76N8m6HraqgbZkAxek1+5G3ITutOOF
iMlZlJ21EMWzY3Sw4iaM3EXrnf1kFBBqxOnWAwvAbb69o6q3bshW3OOnYcloNBbExgjzD2sTYmEx
gBZYA654DjemF6N6dCC6CHz5Z5SacKFnZ29m5u58cuBNNKQxhgG4JFQI4ZzFrhIGE0aZg0Rceix4
PtbwGCQe4nx6dm8JVAyA6NG7X9ZZ4rO729p4bUd4VDcGECuOKbND+GgcvhU/N6sQcG2t4PRkiqG2
W7KpNE10hl9thpATs6F12P/O77QQmG59HHzjtZ/UUPtf4ykI0p8VvFGf+k5WJ02q6ne8TdHs9q3k
bDgQMlJmr1dHp5s/LH1gtTMFUOlxwnpz0hsh/hmaaVx3lqgP81O974UGixKlIdNxYY7ay3hDXcRI
JBBT0i5Fsskvmb7qU1F4n2pozYbr8sub3FfafRRPwLnnC6L1ZvOcAUJDnpDIftxRntyKbNCAOXOx
cjYOt7WSOHiVLwsKQRd63J0JgDHwqs3o7RJwGqThzWDDto/r4ECBAgxL5ELWf3umB7P94klAB6DA
ogbmOrepelWSeQOwwKXMy7HFfE1zDqer/WTXnC7Xv5I4wshzS0iQ1T85KHMDmcW7AxHyKZBrRHab
u/VCoPZpCO/XTzGcp089Seq+2bkON6ogXXHcAlgB4artH/Z2q+nRt/QOzq69Kwg0+z7nZPAuc6gP
UwN0+IULo5Jld77ALt+dzG2eTozpLipgA3VAiLSRWnJ6p+qoJlieTyjN+OOtvNaS3uohEG67NHTF
EVYWXh1kqWs7tayT9R7r4Cbh/scbYteB3BiyVTonG5vNBocAksOL0G9keOeC3IJrFOTrFd3LbYLX
u/dWC9miya8UvWC2aQ6ilS3xBIwEd6BnTnGbLs6WK4yJQB/EPVzd1VM1PQeb58+TIIbCQNO3WFUp
ollV4naGkJBJ8JhOX0iyBAe/JG1QJaWSjD6+o0UVO3trVShX1thWoJdrClOebzN1ffhaxCSEedTZ
3xQllnrlERYCs++Bh+DWoM0POOvK1yCNy8j9TWCld0A00nn2/u9/r8y6skrJzSrl8D40rXubNeCX
M8QqXfttvYaB1CD65Y3V2zkMBYX6/PE1nDHwO8R9upXDsLZQXKtQQIw9EK06SDBRGsBzKN3214Zd
wDBMRgK5b+rtrJE0NCbYDvjIkbVUXoHDuyAg73XuQvjmQ75gkcj4Ne0B7s/E1Q9bNPforur4CtcR
lMvv5/W2Xl92Wso/RekEE9rGM/9IhGfTcrYq619o8GGsxOfMKhqFmcknj+q0lPtqFyt1qRRnMm6J
Uh13NIXWG37tbUGoRk9qN4vF24AzLW9zREO5DM7HdMEjKhT9Ghmsvcw1vJb+c399XfmcWxnLZ1oB
afXpSHD2YF0NLkz6cWBs2mNZI1lpw5CLcOskx5NWQG/FlrheSoJTsUk3dI+IEFoOirGdcaZCjbYE
wGl20/ly2pveAlDkqyIPJHdKVGjGYbR8ufyQYTn2RXk+zq9lF+Naxb9yGUXbk+SvuQyMA2nLaIbV
CVbO6eJbnXdI9X7XHpEb0PVZzP+akQzXxCM2Witx1wONsrhE/7Of7m0ig8k0Z9Mo4A2mWL9wA7Ri
yzsz+5FV+KvXNGgfqIFYuCv+sZ4hJcI+0Zx3VUfg2QbbxjCEvoUVD+jws8W+5kEuJ8W0Azn846fX
aaQDRd0eiKAMiDjNKVjo0VLPSmpaoNQrPF3TsVjswm9amgjbSPqGMdCdzXcHP7Nx9oI2/8P2oZJK
f9kSEHAGLkI8m87GnRHdzgtyptbOzqNERN9bljHtmGuliA/J0aa/PhpKSmzPZMnltSFW8GoEqUnI
FLVwQe6dh5nW+k0Km6Iu5a42VTVSZjRcaLlcNiALdP9PuNbJCZR83i253CooDww1ZGNxNCTzEHGq
BX7AS2nz+0CepWOnf0KvWKLHII9I52rdTF6SFUOv5MA2ajHcpgRUiNwQrBR1AGNr5+0DE3hg6tjv
vMnzR6rvyfpA5bJ8JG66iXB3fGtwMeNEY+gGUDeBWjLera0LBTiG+b1MAUD8o8LDKZjFZESByMt9
2vsoAGuXdjNLbdzKRVuHxf8owWb25pFXb3mQ1+JWAMwCnZKtkkCj9RgApkRsOtc0SD+qBpe/kVC4
NUUK17y6yrMmfZluhQjJ5YQ9cZ5ws+T4ohXP0nx7xp1GBL1RoYzyUU1y6xernOGvHWLIBl/misDm
S7ohUXDSVj9zgeBLtbgqsUudweCit7i+UukqhwQnuouGAefONDKoXZRSapvNgFIioekDr7h6pa6P
s3DZtHKef/cCiEhrW1+gh0v5rWCRLph7HtS9wJRHDTxy6P6QnoFUP2OF4SByrdEItBo4Ta1mMkhC
c7dTrhrUCncVVYOSjwZc+JWvmbCcDPYWap2u94M4hRLX4vbR3N9qKhU+B4h774mMm5Sjb0yGpHdB
J+xmhqi2zQvpFQfa8IXkGNUnx8cQ+jhoykKgRMU9MJbXdFA5zyJfoAi2JULFz5ImYAjUbtHgQUCe
MbcD/fZd4GEkwtPmTLGi2igk64MGfI4bwfrQSBZlo+0QymdL+YBLkTxqHdAb6+uRCpKhzAgfrymb
EBU8OiJRYW7ycgCJjAMzbOndXsPOLcUgZrtahvyFgOJ20YdaAqc0cTjtpDpuzLXAPihf4hO8w23o
Sa0MBCF1AG0GPDN++Q2mmtA5dTD03EaN+d+JUbv812r1T0X9s/ZGxUlXS3qq2ayj3lz4+/bCzO7H
vTpO618q1OKOgtcgONwU3NNoD8B5GKlF9dlze8TBMOmmU7Oe816J+HYTWF1gFBKsY99sCYWRkkDf
Ic1aRuL9heP1QR45G4N3kMqbXdwBp0wYQbu6c3lOYBcijHBpqXvE0c7OkTao5RfDWXPqdLSPTZ88
JMlUiq+aC7VYQmrO8GWBK/BRyQfhKnLD3CjPk0JQtFM4B/SgxK208UteBHI0Edm51YYlvLb5bAUR
mLJoRKAu2PQvX6y3XiS1gu9t3a1xDpgaNL8wMetukUPHYoPlE6+FvwvpIfwJaKIouXpgKuBbI9Uy
q3B/wyuxmekUggMUjE+IJmML14yYOw73rIowRWFzoubPnswP6h2xqOopiITVuGoXHTRGfHkYf/d2
/xDTpBlP25hFvcrtsPNEfU6oWTNatAMjTC1x0eZ7Z7TDSrudDFa4JYQDdWQtOOZrJdmCW3nTc/p6
04S549uYQ6jen3zFwHcRqq1aRXHf9vehUbDWukCyubgBJQYclGcOUHrYKUzgdGlSiIDTkgLy5sjg
JbVZpAdsqjMDyOGCbRuVqAX1jxPO/Crw2sSxdEpgXFFIGbUdGPhfbKlfcJFUfe6j33SGriu6RIgP
M7TkJ1/Pi0BOZOxBRjNum/qxAKuKNpkiBZz23EPyMWZrYE05SHT8hghluO1A5cOVP2uoUPCXrVuT
6at9tuhh5N6FE3Igyj2EpadNjqlrpqc/gHmQleOnzk39d8ocDAwx1NgBXNnYTmlcGCEz5k5or5LJ
zFpBAMUnEhyRNarNvFyKQqvlCPwOVx+/+22Ds+4IE7O9jqo3UYR67jQVx2Onmt3KWacDXzk0WUnz
SqGUQyCNLlv0UyqJKEovMdANQdW7dpcY69pAd5RJS4Z2WqweHgvh8pwHzAqG8v/RMMx5nmaFBGBt
8se2h/5UBHcBm8ZxzLR6CXHBFBTcqdbYPfMEjLQybaLzGegQN1c4b4qQ2EIbNTBQwpZYLCW6Vxo6
0Ee82pJP8ZVhdS+kOtmcGFEbFCuVqqXo7GgzMwDA4IT3rXOWYdwAHLlgoxFpqUI6wi0k9UV4s6tD
wOegcL5cwrq84GdEWXcNqG+4oTFB8cl4mMFcl3784810osi1irIabwaA1B5OuYuFZJsfExteN5Xm
XXKkOIojcKk4tiPsEEgMhy2Iv4UALxDHHqBBBKizMXqSmsamE9vmndydzp64ggReeIzgRZKnTkbR
LxPRDBm8OUJjqF+Tg9yqThpbAUL3OavCqaUJ2C6/VuwUH5Y2jAoirC0tuAx/dkHTzNP8dVIiJkuZ
dI8WaibOC5wtZVajeU0fj4GiqLB0/rSPhQI1tEhqb5e4urXY84qKl/1YR0tWVzwBfvpSELRWdJ6e
qpF16ZSTjlvltseXQDT6MEDT9j6drv4MJhnv6y6saxnRJEXrBP7CkCc+ov42tiFfoLlvmtRnz95m
+kjB1BdABxVliytXh2OQ02LwU1erRpCr4Jyw+MSi6u74h8OdkkLAVamyt2fjw2wv4OlrBnksmM1I
hbhvPmy3uJSb+tDVus4J/jQgtJOo08jQPysNi0OnqGjZB1qLko/0P53HYdAFbln7ysWAMQwVpGvI
wcqIMhrySaqzUcqAcXo9Mwa7Oaj9vMwb4eQXanx2CAm7qrStO37IRZ+I7Tnqs98BlgzzGz1X2qj+
5u47iTbxc8jD/+euB6VVL9OnxoxU81RqOykXY8fhNgUUXDbjiVaZtayooEhHfSwAlbNJPz1KBEic
K+8Xzuv4z7fEux/mNYbHj9HRJ0Ao1838cSdFlKf+HJacsHFL49Dp7ITbEEq+C0RNt5l/NBvlKrUw
q5n8KObF6s92BgmhM7b55GDD0/wTPvUSsmE6QFZEG5SZ64+Avz+v+krOMgfQw9Q5KoPHmUwYM3YC
tGgI6HymM3H+/3dGIuk34oRvihVrEsP08UoMN0pMzWgejSyQnOF46s/CFaqop+xRhF999McjoEqo
wP1FCipecfbCBOOFbU0G3wbDGAt83syiwa9yxtlTLyTamE+bhiSdNtOdF/z7S3YdxNEa4KQaHJD1
qNuubyuUlelmNo502Ym1Xw1gwp/2H0eAdm1WerVeI7fk/X7Iry5f74OSjMVVsYf9xeY/d9urTRPU
2U2u7yIGPAcEm2K6aQaGnBg8piDGO9FGu/4A8L3Dy8viBAY2NblNK0NB2sT5d5HurIpBbTKA8gdh
2wq2KDqa+9YdWq1XDsEuD+1MpjXiFjJJwUOT6FPZ038spyMKrEiFSjHuK+fO3N1zRZgeGDKL0oAf
F/N7F4cp04zhJIgWVKWSWZoj8lu4kbeqqBHq1WB5DPP7w7geVbY450qBllWd/Zh1Hds4e5AF3uEg
+NJhpi98JaE64ntPN1jsvHxuRxePd1rUVGO6mSVkcAi4E+q8kCOlrT6/SsOUE8bTSJY130lHuwh7
UJPLsIJV1nIsSz3eTgNAUy2U+/o517T9qV1RBCdB8Nlsz2Hui+nVTIM4IB/SgOX4/JRt5EKRe5Bt
NgwDTfJjmc+11YVjqPyD+Ho+30sQTpVSIRbSjVzxsInJ2a75oj5wWQjF1AV8aFNRh0muMjJ9tFrH
1CkNsTsddQEstp09LmjgC9iHHLTM0Y3wa1hC2Yv/4//86Ad9JpEdKiItgaWnAzIxSrRG716bF18X
r4e8y2ZqZWhAke3GBER8SW3d17A9dOyFIW7Y7p38Pw3upAA5qoL5MA3wnp2Sk3fr1a7S8lHgsPEq
uXx+Q6BOivRTme++45EtijnJ/rrcVLooXTD1HZXyPsbdnaUosxFs3X2SmMKhir046qnZ2Mib1V1j
Se0ib0cAidWQlvpuVTyYjEw1bbTasDIOIdGmhW0C8ULmRj20OrASj88mLn59vv9lTkOodcLlF7ZC
0+W1LN6Ht0TTSvVzqRuuH3xV0dEWob4Kr9MQdwfUuZsBIG857+qpVNl1Sj98WARcMvLB2gDDjrYV
T/TZEz8NjnUIgD9vesuykLyaBAY79OZ6aGMAtKV/53gBmNE9urjD6sD0lwWD7jA9pEfJwS0IwCmR
XHOWmBETSdZk0ji28IjAS53tjpewttQw/j/BkYaihqRdC5AXVbqjm+gqc2HchR2ESfRfNY0vfa+g
5eCAZZcO7TKZAsXZfkF7i7B3K60HTL7QencACQ0jJjlCSEdadxNFJPfh5xz0Qet94fcwHQbjF+Ic
tA9LFy5oXrMn8dnoR1Tmr27dShz1U93AJTZ0RCvM/dzoS+3/qiRNPVphTpbj+iN1OaUqYZH5hBGx
4Fr7Pz3hvUPq+km/mJMHGcP5khnnf0d0+NS1/4m2HBfAvEnsStDRyH0XTAuB75akJM/krlWUi3zr
rLPaOsgyGw4QqEo8OCmafACkjD3rIu+SHlgSkE1j5fipy0dv27SOzggru0jtD3qxEL4o0ndPKTZv
ct0R0bDnDGWQmmy4gdJZ/TsS2M/Z0KXtdDwoLAaP8zvqo33uAWNwI8bC/AJLpZ99ki4EXbydVdTr
Bfi7Yb+njKlTHnAi5KzsOJE5x5DRv0vszrHJrkZh7PgYGJDHOeAmAFFp4f1iOPIi4jUwwXIj8azU
HBARSS5IhJuwwo7kmWrB4CUoXzMQoTyzwXr/gRCVPnu8/fEPs50kljHTH78S4S8+3fHC9LKA1Lal
R9HmQrlGPS39rvofhkU/vq+m9rnKMNu3qDvgNnNdNy77ANRFhau0BJ+gBhSsBTX3kIEE7iEQAHI4
oh8GsFjWqwTOokPfzNX7tJm0wic51i7oGwwHtDamG/5teDZCq8YKRRP90w8gwU8vsDTOfHxzrwwl
7JuLjYwz9edTNF6SDk030xaKTzlx5rnurX+uJKD47NwUhcYw9fnqNBgE7eVTCH/g1V2rJz2Q7iX5
qFBEuv4GkUspq7T9Q90i1FYYa9iCiDCUqSP4pwjatBO6jMHdYtQZz1AIQ1A8CvXObT27gbxbz6Ja
+LvAHXctW8ajCmhBU+1g1KBrpIS3tLeGaLsTD5iMdtxpF60/QIrH8z4RiRejTqF7LlhC4+fepM2H
ijrMG2IYILNWsFfXsvmn0zH0zm5T21K8onQmsJxG8HkIwhrxJkjOvd7qnM/04F1+8q8mIKziWWNt
C3Wb2XQbsqRrYHoFQRZI4CAg0KYvwP92WXuGEexcw6l5XSxwuxeKvulLwzvrHxi/d4WinYw4MPVC
yCOkB6whQpd/O5wdbPzme8xjzml14oPwM2943Q7XqtiRP8jk4DB+uqYhjnpOiH/68volTZRWmoIH
LcK9LXBtt8PbTSvxjUClCuSaUyFSnaOWTrHL5go5JK+oq9C2Wjfta9mWDv6Jmt69fgeTbsu9IIO0
a3wSNmxwnDkUShsiaWbFal8Y/vIW3KxKH+PlKn0l8EmCM4dS49NCboQL+y+0Lxq5LoqlkqPe6a7e
Tz4CvkFf53r4vDEK100xUIh/MXLyJXqT9j4rv/Yo8sUr+qv4WjeIiVLgRII2BjAiWjRwYuw2cSk6
M//mul1/zt6tnSjsH8U7KA1qZFs42P6xsospfVW+vras8ZdROjZN0pcJVCRFs60fbB5Y4mLtNtEu
C26T+XQOlDi7TLunz7yDxrHcGz7L6hNxST1oeMr5E1rLHYmHf1UszFyemgLihlIhRnnwT4EQTm0n
m1kJ6ianX7kohclYUoUVXrdQN+qC3beAVZq3h2CR66aQ2k4D1dewzj90MUcZ1ppYxYGfRSDag7R/
7Lsd0YRz0iUgVjLGVYbYJQbeILniA+u4JsoJ9I3ogRhnGfPE/GwcitxBLS+fUFlLwpNA3oJVrA+2
krgp9ZUHtDb3ZNASEBJqVrPjyimNGuqgF6+xqV5OIqlaBDlXHbSCBx1ZPviWb88TxCFpLtt91nrU
f+UC8SQkJ4hifUYMXZ/98VrBqWvAA+WXUxMF7FVPMBsf+0ugyb3iobhtABZmP0YeEPo0Isi1p1zZ
niGCgf+GBDsDw+zxqGZ5yipGxeLAyfguDRFEn0QyTta2IqyXuWxm5MdxMNaiMFOePk1QkXUZUvSK
koRTGNsHDH5sHUgDVwrQ1iJW0GsDOQUfgmg0NxsIuAVE5sq1lXp7UYBzI1oKxvSJBb88iSZYlgM6
Ex/jpBuMzjCm++uhrqRT7I8H4R8xZskAoKaE96/pE2R6/iwqKHGgCPvS8ajF14FF8ENjXY7twvbj
EGxn1jcPMlR/HnNtT4qjGagZPdl683MiKGdzQFnzem+JuNrpn+3VWH+XR9D9R/8mi7P4as74BoG5
CqDc/WkPYrI6g5D2+hKNrmzStBBtq51LLFe0nPLPhGmIM24lxvFr/ZgJislkF8XUOH3gxlC09MUn
6gMRWJ/blnKF18hzQzmukQik7EwwlIpsYDyCF37jz5Yg5RCENUUNGU6QwOvrthdA40dMBg4zH64b
ZKqVOgO+G5iOIxrN1vzblZzqGfwrFgF0osTcc1raiHWezKFbh2Qc9uFiWDtOMFOBrUX+Jodk4Y/K
BlLQXrOQmtYmIlguAeUHxr0ag9jnS9wi4zW/8PQ/U142gtLUkyvy78w4/oosHQ7t95DepGXtwcYH
8xTT1INCc0ML03H3fVb6ZTChJO2LfwLlsNiBfIYVvfnVrTcb0mgd4EVQ/UO47PRpJwKBnOb901Hf
jaYIBLcbjy7i/FaARFcelkrcli/a9/eYYLB24HyjQv4FwJPLKQyoxt8V6mZiRK98zzduHlXL4X2k
3dXyppWeF1b0kCdkyOckBpZcVVxYfnNO7rYlrH038o5rrtw17iT+IOG7IK58Pu24RpVLXMqUoAE4
4TTuJc0V23Ei0kks4hUTdQjXAOsalzWY/Q5qLCYotz66+j6yLoSIjtznyLtUMnF1iVFKSQuJOem9
ccVbI08gKqxRS0jxu1a6opyn/ApGBuAd7miX+Hr9503DnH4FpIBhHqhvXLmBDldRq4V/T3LRgk3b
6JKcYTbmHOkz/KWSquKxSQxFhaoyXL7Rl9A5kBtgZ+EKjfLHhdJwYA/WGoFlvOzWBXHayc9nGCHF
9YydgU0VeREf0l8dlAqi9QDCxnSGJv4Y66DcTI5MaUco0/3ShqeUsZM6D73jEwjc0lJYYkCmIUR9
RIsYL4Vj60Rr0foyIoD5RBl9j7igQSbQPDhv2fer/ovij9Ef+N1kLsVLV3DmxIGBIk+ILfLzBTUu
w/c8NX3qo98TW8a6tpqs4NQRU9R9M9wn8PtPQVy8xf8hTqrhrkUVtW5v2mWUBNdRzLTjTJ/8NVWa
AIdaiaFK6cNvZyHyO/HF6nYL6XEbttXKtRTJ1ZMuGzq27eVcZpgu0dMKq1jje6AVsdyaqGSqH9iY
ocLjxJij7H186eMpRwJaxAbOlCDWWuzy9/sH9u5i/kQLZ2Q57rW5GgDA3kMZZzii2V5cGw4TttIw
lLjAqKEWyPkJnhH3qm+7Szd4lf+hBaQqccIAnytdblvHgNPtOhvTYM3XvKQlL9Un28j5r0rNY4M7
oc3WvJmMSXF3xMy5kzY6V8C5bqU0nw5G0nhJkDBn+UA+brZ66T1hA6OWLmzP/R15E13Zvw6SnSmm
BWMHbSjLrXCXkeAokNXEgdBDfdOdioqZMv/VhDpfdEKMR/Nx6x6bHQ3WnWNcklFjXmSiBzT7BG30
mE/GB/DPmz2XG20wMAXH17cFpMH0YIKvmhaP4gK0d6ubRhpjlFTqEn2peQgoCyunogHcqT3paXjb
wbBnAsIPzL7tRjLHYVBbLB0/XD3CIshzd3WfnN5Cn8wsRnOQ75rkiJ/IW/D8bX5Ok+brK3BFIwPU
Xi3BLoUsQ2LdW3Kk6os9sUIf5F1kBfvGch2wrC2ulvcUdc2nPp/NL01xG8Jsl4094TsF48KlvqJj
K2K2zDXxXf2G9dPoJj3xu2wkIhHpQ+0HUHLREdRJW6pUl/gFU9H9Ko27qeOKhpcBQJFHAVy/RJKW
kxqzzJj8nTOhuiSWNQY/pkcDMixPC9oOzB8pqC+fpK5Loyva1ZxVzYzfGGMwej1cLve0hh2zovRv
N4TjHOkupXB2KXnf5lYyjINJOZnKIMhzl+kgOJqJgt2gLwZ7W+OC01PqcrA3UPmoA6185ubgqXbo
46D1AZeusoh4Q+q8bb/RO3dYIBrkfPHA1H477/yQetpOHZ8d2lcjSaFB9CogBXIR7C2Jai1w7IMC
KDiZRktmqc6Ji77H0kqESDLYevYEepc41mgcCd0z6aQproN0I1NsV7vix1XEy0jZ87Pk/29oRABj
UysblaSkLx3sFpK2wSEPRw6b4GNTxgkdxg6qF2PElrs0lxVFobli+fw8KZpY+2TnogM52PYINzwq
elBctChu5GBzGryU0htsJcQY0EatMQUM4NBuAi0bdDEblx1puCfME1feQDVdTj7JhizPtZ+tKENf
mcJ3PbgY5gTqSucHon5dCoHZbS4+BgNKlOavsC2l+vcIyju7xK/atL60uLjnz9ekrTqPIaIl46jE
DdjEoFhCo18jR7iUzN70wzz4Byej0X9K4oKf4X3IkGarUdPoLgDHsouh2GYSd60UuokD6jlEewnr
R8wmOPF1nZz3PSrkBIsS8E5+CM08AYSx5rcLIiKB2jFJdLo5+LYnu8p1+tHQ8NFFD/5rYN+d4lyE
gVuRfsGEXS4dTaAWTQ9a062O6VVtC+E+idRyoZx8nli1rDR+M7JceJwWug279rJCvNXNI7/9AGJJ
sb53hhg7kMAixtCTvLvji1j1QQQPnkU1LysDUv7srqp7L+eIvfWRLacbw/nL/+KgnTjk9KstOCzM
H1GPF0yUOQg9htvK4sSIyjp8ZYzii6sQCSYwq5C1CUtB1/qp/Ju36PG+Ar7QV1dmRcEqUMOyMDNX
9/gRGGsGPIVIodvrPsuTHmTQz8kazFvOmEX52++XaQ/xccD5rmY7jarJGzQCMFpjs68UwTVcwyyU
pLGNQb3XLlL0Y7Es1TWTeS1HB322Xmv0hrl8LqfRVO8ZzDq0ioWhdEqfXmSxqhjAWiNCwZca0l8L
XFgID/WEtmcuFIgL1qUVGObBPZr6RxCGuyAe6pc4UvhELxbVeEZSYX254SezGn5/jR5B6Ig3LHIU
zy92BN+sWiPsvTVQ32lOgjCRxgfcszn7UPIJkhTxQ1jwhiIDZcSI4PjB+7G0LKa4ymGRaY7vR31/
i99GcWm2NBkz1PDnvPCjZ7OyYisodazKzRhhKVIZMzl7muEotuCSHRe4SGJTWWG4bBLok3t75HnW
8vOfOtii/DKBJP9Ld+kQjUvQIoLldUibuWTfodXX+rGJ12uCttwxgMqkLPIz7OURevRsAtPZXNb+
GEH93u70+keuSr7PUWThM7VmeeeRvbfHTX6F4W6YNt3TjFVnbbfEWZiNjTupZDnLL2KHlarcXqtO
bpMoUG9sNwA8vpKLAhx3cOL8XeWY9X0mvMXLu4FkkkJV8aISjXAGG1UN39DktIjS2JC3PD7XZwCM
jkeBZ8rAo3YbNaH4HowAAx9m1nvVIe5qSs0PJBmroJKdjEPObk8a7IgQ8AzyZZ+G0e9LJ+rGjQSW
Ev4qdBZ9TU4YAbbH7NE4azd3t8BgcqV8I6AbvKty1vTT0CoxvIDKFLu19biMcafou5fPDDGFRi2v
91boyuAXQyCiT+eCmCBUGGxJAuuaDYVwc/zE+AzefSMRqSqrOw0xnc8vviCve1YWcouP0b1wlPBV
yUsaxtpZl+aKF+QOzdtDqfZafPyhVih7wylhAFIx22KaS72rHOd2Fa86WvxfyTTHIxBXfNa8eBfB
z5fcvdMTbGvHPcOeMPWQoKT816MX3RGbmIXmpHPTksrRDqMVEX/xNRraUMvETGjoXNj+ZBZwsdq0
2ZHzuabYoNgTwjFstmqPrqokPNzpGbWhnY1EMb2S7G/pkJrfMPuk1MG9HEMIBoI57hzdJ3niGJHP
6DOFpcC/i0dP8J8BQLa7xguvfPPGDPCm6sQzj/OVfndJUSrWOw6E0EQORaCmu58u+7kz0ulW5m39
epPMtAwvJ61Nvc5lNuFllF6sCY9nyScarbyqH3z1cB63zOT6OhACKTTNp5Zl9g088U8UGzi4Fqg4
2WTYxcykK3Efqn+4bQknIPLYci2ktAEYuvID5anYH3o5uNyb1By6slAdZ2ykjDnO1K0XoiMoClFz
raZWILk8lR0r0g7nW6Muv7Uddp7hZJDwduUh5DqvSxfPs6BmzhQc8WjPgx/qc5h5ZfNF/1pNEBWn
0TX0FvMJ/dZTTktn8/XtmYWMcwwYGjeH7FBvYcWgne307+pzs4t7cQ2TXwilYJPVGmCTUf1IPTJ9
z+M1CdKbXEwjWzZgJ5MZDvi4RxcRjN6WqKcwNttPkRCEkHWU7PTE/qCFyVDtDGALgvGKiH5thoU8
cuxZgsE6vTZiW93/4f/h7YEz5kMwkpujBo/5BxoLQ05EOO38IY2Ns51oK76Do5QQ4i5ld7QrZ1d6
QxntLYfCkPAAPjAMAyM6esk/3C4F8VIPEoVdjLMLdH5dtczG0xLdAE6pC6H2GOZEKlWD21NSPb6u
6CImgZcreIPiLAqth0ZQZzT3BaFuAfE8FKDsfLL5VVEtetyaL58Drq+UQnAuBuIMJQHzwwxj5JUZ
NdOi6q4EQ07n/wJWbNyvgP0mkUuAdX41FJbJ0+yWdx5IzlPqcWAlwB4cFOUfSxQPV0IPksHie9nA
rG/uB0gW2VXR2Wlw7EGyp97oYCIwRtMapmBw0vYtPWp4OIi4Oi+Jjme7JKsuegJOGQBcFrGZB9Rb
MTPaM8iyOVQ/rk73gwTbuTjRnEY/5k17FCtaSkKmcOCRpnAyGKea9mUPMXybXyBN7nFGXvRfWIyM
s4ZyOQ/RkwlGOrAmlxh3E39Q0RR/ng0LrSQ7bKNk022M7DRzyltGnnE3/Wk7S1dwFgMNH6P/cSIs
TWFJKq5+hZJjcZ15ybf3QhmTzJQM8TUKIO9DI8VlDWmuNX16ycrqtkYWFg2yYWmPwg2It7TbOXhJ
hF647chLWwesZaguwlN0gLo9z4+Yq7KC3AfXv5HlUXEkORffx0N41Wtfadyfk0LPEgP/8Qegjtzt
U8yVSVU55Uf0MdDQEkp/KG7YYYV3OOtByJDx0CUQwSAtL4FEpEOzHJOzmzzhpxsY9pRO1QosppxZ
lljHWqPgWzlutlggo8haQ3FqYRdyl10jZQuKobDbxuDfxJ/aiSvSCUXCWozHo97I5z9wIl7kWi8p
X9NmNHKNqIlbJal0BTy/qqT2WTy41hkZftrMUfrAXpKMFnhj650YNLy2Nq4FiOoxbhIitrWtJ+w1
CLt5UtAJbL2NS1b2Zxk30eG3eZBkIKgt1Cbk+F4qzKt0UfLFINQBWMELtv09mk+vZJkfgPxYlj69
l3eqBJ7qMYNNQ8oyPpiv5xR+MU4GbcsZBE9ZYO3hZRWrZx/JGMv3R8pTIXRK+eyA1qLOUpNeTe4s
2u57zm7N/IejtXBxrmhDwFRdIZsqd4Ko06y/WHVnogM5OORQ9tqEUu4A+n3dnHaORnJzn7bR6NOd
iPpfX9eDdWKiBenTKCPnE6WevwL9GrNDKYUYQqTgiYwIDajX0DCnJEtYaJOHIIOcViTfREF1uzWg
AxaJtEzhDbatbGanzI5LTJ7/zngKNxOxrTf++zwCsFVyaypnxZ9ZUa7nzHZjEqeJr+8Vk50hf3w+
HUOlUJn1t07/3WNL+iFIUxifHp8qiHTrjsjVz/BbIUKFk0iRvn0HH8oyQE9UMc1e7hWxavoD1GYR
4GoiOoa+E6MRI415jKZS7dFput8YxgYA0m3MHp1AIii4cLDMTCdrG/GZehNh2ze/c/o464RRGlVQ
b/75T6zV3lLhm2sqIsxnU70wPXydGf66M5mWCQnuvM9xwj4K0ZNa8pEjstRBBVUN/7LJ/dsIqx3c
y3JsSvLVTInOn9HgmvM5eOW6ZDPK5Q0pQDGIq12VA5YudwhvzFR73hDb5DnHj7UL21cqlJUgzSV8
00eIA0z6i04KyepZbHctjkiYVexUIacilVOpcL/HfG4LwRypGj931AuQlGpV40Mg+kSQV5gWB+MJ
S8KsSt9bkeENvpEsASiUOlXiwXrzdblEbmJ1yEBLV3LKtGA4+Vj80cb5HR0ryDnzgjT85heIV4F7
P1hBamve1RXbvZJ0I6fQKJ9Ert3XAi7+juRCffQAN9c/XApBWTd5OQt5GcU0Wsz1EkVdslU9FISw
gh4K7HJt8h87DQyiU5xo927h26C1PCubHV/JRIvpTmP0KpRqxedCkD+bwtO0EMrYJe0F8pc/MkjV
oRl2XPm+Y9zDp4phXUHxEUl9Q+/DlQvH8Ni4MVW2TDz8tUUfRVPGl2nYGmhXMCqAuO6GuoaQPfLS
DPAXrG9xBu5XmXDyh6zAOI7HCjimr5YZrnFU9F4oqS0ooE8kr4usof5j0O0EMtz93gZ6+4MThLep
9I9y4nNeh4IXzjStISjsf82JFNg5ZFjP5yeIo2Wj1fHbPaoK9HSezQ9ljZ0Y8s1CZQLJ1BYzJFjV
U/2GT+HmKri/PlUliiM2lUhWmb5fi5EYjTP+laUtRNu+tM3SEFklyD6Cuj50a6NYnU6MOXisHTfQ
8MNDawRPCsEmzot0aNgMtwNQxWnQV0xUJ1tYN6lpXat/T7L8GcCNhsvUClYmTnfgToNvDy6L0BED
lJ32rmf2av54Zami9BihcPTivmhlrD2YltQKTIdziCcLn1kUpC/1DED/9FJGtN4tGY2qt9poiEb6
iOpvg5CIf0l1xae3rXtCFw4SVX2/crhOUl+VcoBoX5q2df36LAba2a/7g+k6ZTF2sDwr+XRXuFS6
RL5YrAXBPQnwxfEYuNOiGXmkVbuh3dJ83rLJ5qn+l/gyN707wle6ZyQEM9eF/Ot42ML3Dk+wEJzu
FvE3bySg+xm6xKZIFxbLkSbgrQoP1AwTEDpcpo/GHyo2QYT4YTbbx3u7OBnwI/UNzVdwLR5vYByT
XJL8T6r/P0cy/zlZKjs039M9twsDSqms7msw958O0qSoMBNZ3Ho1sNYScgRum7WOUzrQQHChvkGv
h2kkzlgRILXGvOPBpBM/dGhfq1lt7fPCbZw3LHMcHYKdkEHILbtmLDM1srEEo8Z03SG5yaNH27Og
W9pEDMAZ6IcKzP5bX4Q+c7IeexdWIKuZcp7aVO9KpchAaqZuitBwzCODQWyc8tzVdZh60AQutL4U
LC01GiAtTrGGMkfjCgQluMyCL7aif5fnZZoEFVNtOXjr1AW2UWfF/AfpnaV3JYyOr7usKilwhNMD
WLp4Xq9bLcx7rnlXqAYWXUe7eUVVoHKrHT/3dd+5SqU53RJxlE2fn9MBx5BVAYQAIecoLVASuDKs
KNaNVLxcz0vZqFHVpAjUNWKIikOOX6kQOOHaI6qKIGTSYdO7AQt15khW+Pp8VPf0/AgEp6hSOONf
pzVsQeUI5vvakxSdBSYfaqtTPKgPGoiOnFcj3IkdLHnJRv8biEaNh4n4lnswiU0f84+q42UcZUqX
kf9YzoFx6NM9HoO3HP7GkO2nw5RVj5/JiufnWPIcxAR+8y8EYOO9gLEYK0vM5T1Z1MkWBXn4UH9F
FfsAt8FZ7JSJKqLDJIeOj6I9aVp8/pG4UPAShbZZv7/fI9sqlKWJi5f39o7W+aKFlsjFkL1QdBmk
xQbAbmob+Cn9kdu8SmZ+PKYhXZT6IHqqdK0CXVdG44qMDX0ZG6SjuBKcA4SWbtliBjpzPuJzyMzD
QZPt1T6dM4ClHHp2QbBKTHJ0CTqycMNw98YeibyVviOEl4vXDNYaPcYNOoD55+cz4Ab84B6Td3Y/
SZWy6howizo01zsNu68CFn0o3UuInW/XOsgYQ7fGd2oiVvfS0ze8SEQkVRwWT6T/BFeMPrdyn1KQ
TzzaOBgoHtu7L9r5E1RXf4vl5WBEPin1oIUe5/qHO/XShPC/q27qv4s/sw0yzIDWpN560hgnOfst
N9GPCOwA2dB3gcDeYiReKEraWwVlAuj+XpxmG1l1s0FqlymdIE4RW5NT83qw1v7o2jEatKHmEnYh
TB4cvDlvUvCLROu1aaZwQatO9VLzirqQhbdJQjr5p+T8hs9byIF7o6o6y9u/u/4Gb796zDdYAe9n
hg0mIYK8wcI0bxNHpfWTAN5BhwMSRUVdFgIpymB0Ka6run19V/KmbtJL+Zq9sfDSz/ZWoXB1mJQE
O56ovwehGcS7MoevpHH0UOzXDzSX06TJS6EZNIHp1wBbcCrZ4tEB8ypkmnm7ppD+eT9F0/arHHc9
RkZ7m4O+RyMZWiRXHz4VwImiDLlq07kmysuEJVnkGUxYvuW/fGTNrHVvRFU2qEJEL9DY+jpVHzC3
HQ6ieAwhPhxpYrvAthH9WJ8VPTzt8meG5FLqHb9DwasxsDokSDvTUIFAQo98FXcHnj9Zpckvv90u
TzZsa2dNG5wFDqDNt7ohAj8gEuYMK0677JICFN24HXuIvZrSdmT6m1RYll3+1sSD/FZWGN9uOF2P
SCB2Aq9WdkbHlvSlQwHLZMqj7VHI2QiOHUbCFIz3ySFRKxs9RlrqxLcg+aohSPyrEMZfPFhiWIBd
K4Evw4AyCBfSxo2dl9BRyz7PJVNtJfK8sZ1dUUWzk/wd4li2WsenFycXKNZM9WrXj1U+ZkM9ptjv
L2mUDTxL6v6/RQaKE3WqqoJWcok5D/6jrohNRjM9xbeoMS0gXOc+FVatR/aziPDRJ136DK9TEhE+
CSYh78Mfp/cz1gbjeHd3fsZeCalbMlDYqryrSh1P05oZxb0YDh24+oTt+ubRSSErm8HUTsvJMlg6
IXLay+zfiIR5O87W0kuv4279hOT2lkhW7hE1yyVEGoNxFUplMG81y6xXtQIhWB3iWacNZmSLcEIF
UMdbqrMzF5OjXa9+Q+80i4mtwFLvLnip1IKFdwjBoVZyj4u14hDPb8poK9xUF/fQSVFbX5Af6A7S
tHo0v3PYHYqgqHKGlYnC1mtQiH42cpulJNgBcm7xR6Tmg/WHZ4EvQFKzQs/f4fsFJhXZK4hGpCCW
H97OqqUf6wSVRxTUAhLk8xmXwHShEUeCqR4fEhpBiOWc1CDu8Fxp6/T9HcTm/+Ia0q5WjQgdMNzj
ZFAaC5ttQQj91hIkAXerdV9PaKKmXQii/bQO6OlsCGy/qyyONg/NMkTVjtXN401ueTc7JJGHMtm2
j0BNXJ8WQTfmXlyJK1bkfn1cy4Hz5U4BLg3iM0VusaK5vOZbqEvBWZeykuB5bUxx1/MH2F/Lf4Ni
2rTtO58S1EK+CZuWi0tNkspWf/q9uqBCAjsGJyKvn3GhaDNKxzPfqRd7sLTHF1b0twf4Ndq2NQBd
Jt/Aqomvv8B+YxAteDME0ho/jlVhTv2eiMmPsRpi3NA7BnHTJr0/uIvZOqYgaHUFln5T5YfmLPqe
t9IE8jY2Sg92dcFDs0+AcS4CoG9Ke+0LUWJWmP5mIYYdhguLZS7PU69gkwwD2g1yqrzFIjOP13jV
hf58Df3IBBYMHn+XhNHW5gEewFrDxooEiNc2d+Z4xrRF6lTmMZJ4YijjujmvtinLeoTNj/624KHI
Z18GYecgpeje1GudBfI6iWss4UXEUvYYF5Pwjj64QhX8NpXeZTVVigRwGoqxxSfhSDRhPT+NKEEw
yb0yrGmlKms1YrdrhLztIZq3cvg3WdTIyvx+GekVxiKZynB5tl6tP5nOUpD6gqYxMjYi8R6h+nTz
8S99YxObwvpRTxKMOLIbDZGR7C9oGaz1Qcn47wSIRBpvKX0MDR13zPupcqmreeHD72i5sQrhy+M2
BuBFHeDcRPfVcu3noqliyJZ8OrBEvnuZKclptIJnzqKl/veR+RbAhGNqOJ0rUX7UeKHLJfrxCh0c
CbNOCdq9KT7Uu4WjWDZ2DoSWj2Lc55YPiAhRnFws0OxkNKq+3PJppX450NmWxyWO3eFyn9fpTTBY
9TrvNpbT8Kk8JGh2iAncocTIXzAooqHjEGyi3FxZtKGKvkYY97ntQWrzspm9tGTperfpI32KomI+
jZHARV/U2Mx0X5d32K+12Hit8EhjPqLoBR0O21o0JOECeFS2V2hE5/m3EFUdcV/UKIuupwidG+mt
lLHQiLUH6e4ccz/A3BoT9fxpsjtb3gnT3igsiO09O6jmWsjQS2O6J4pryDjl2MEwO2Ogrs2sltsr
9r8eAvs3Beuq0ogjb7W/F0XeRFkG51xVPR/O2ue5XbRJyXZzLyd6TGWXDv3vTyBpTSVVm50C/wb+
0SGCWkkFy6o33vXOUG464FXtDqz3AG+8cT0Y/I9cgxTp848yD9lk8NkZnSQ9t3MZrVsqvnRfC8wD
++fpEZs+9vIoKBpTBmFJ/6mVAIFnfhf2u5jG6MUHAxKys+Aq9BgjNxleKR4EwBjX9HFz/IvVdlZK
rgRGZWlaWJcM/xMbWeUFVwFh9U6MQlcHOMUx45db1++i83IYdpB9eFXIFGxFUpQK0e9E5rMFH4Cr
o+d7HkQx3hMHhrq6oxafvFMZMXruaggG4bVukjrLtj6wwf1aTL/ZSHxMF8+7+Oa+dbxoOcUaNatZ
qVZ52RoySVU76cLLbd7O9D4kBkIIAFP8Ck5jDQgem1KbCQvAFDJ2gc+f44Y6nV0Wolf4tMZQABbx
TDdYXbaeV/jGamBaKL2mMRVVuYlG9yAzCZ0eVviS0FK5d4affTOcFpDWuEv4jd/3O5SXVzvxMsW5
pDeyVYBuzhLupc9QHkDFTye97hgQMdds3/OJ0nGh/UX9lMlHwehLwaAbLpBsfaW594owBA4puxzp
l/Mqu8MCu5+NDrkmSWtUgdf7kJ3hvdjh/1d3uJgJSB4MD8Tlo2vAfbRu1Z33M66lJacnCdhFnnTN
qmCFNfsOEUEBqeK/njZevmLC736eGc5aO3PYUYn5doc9wYiobIaBtfdHExnDsY9GPklB8sxfaV2G
c5nS+XDHmqd8LtgU/CEZiu+0wMDCRjEXl11fCgPpxzcoInc3qIUYOIMEuxQ1mQKJKH4ouSiUs9Fk
e0EdqUXQKxtnZepDusAB6vficlG53DmAPiuXONIHDwxUi6z0ETTegNyQu2ugXJcwnfix6Y99M5WH
eo+4LmFUiR45RAkzXr7HaqgKR+je02ZYCxner25YKNO7mp4bYDajUeJctiIbKDD0YwYmdattwO5D
BS9dk5MrJ10NJ6kOYN/+nP0yjI1t882RIRhvJ+0YmUS0aRwywReuVUlCpvX+UQFXaE5h3kMGBf2i
v0r/+VF5uOuYSl011DnVbuBSmDjkzaca9dgnyq+63lWkiYGZCr5xs9tn2wvJ/m2/3Ebja/Io664P
H+ZL/Ee+dgzmU3JVyJ/R9L8XJm4/cw6fHyJBQm2tCQBeM1Gr/jcrbGwrDLnv0GodqL4pQ4ilfnJP
E90HKbu6LtXu5YorCANAutMHZGYrlOeqB5+Q0e9ymtInT4RWoHJsUZlBf0GUy9pcn/jd6/lQIMA3
MP8Obb2sjCG9jkpovCIaU8zJ/2u/2PJC3fhVqW1n+YVqyThEmcVu7Cws5h5Kz1efqDCyw54wzJwp
0KbBsgzaTS4yfMSRKFvlk2OPo9/t9PELAVgAN7+b+C7+TFBv6Uh1XvkxzPAxes5LJ/pcciffrC5D
9Ses99TQu/QkGBL6S1WPOauEKaTDLVoW8AJcW7mCvCsFK9XDwv+ju5OpHHsguz12I1IuqzBWm+bz
33cSh/HXQEGrDQCGGUZpS9gVPgTeONw3UXfeIC5kK2L+vrZAsfaTffa5I32/JgP02UcFi2iv5gn+
pBD92aRL4EqrfH81AtjAQ89umUfI9fC2i2e24ZXbliH6qoJx4W6VuYGaZkusIVeNiohZP8w8pqE4
EUAtos0iCX2gyH4eB8A4NB20nRVJYTh198wubw+5qbesOZUsh5ynla8r2ze85NWtTvMQxYl+64OV
xhKHpZc0+wuqmukxFJh45mTww3iQ0GKzAQowmXVdBDuNya/sLIi7E/2j0UNPv6Ur/L5WCHIsvj3s
rA9bFXxgEnJhR5gxCq4J26CPLlSGmZ66vlmR2SmxHbXsVk2EjBhs/eETF9/wnHVWVjqZFk7l7wPJ
qCR7zGJnalaTG0RbBa9yhF0iSURVm2KXFgTy/viAcfsDwngLsxq753XcSqVSEGsAmHPCo3yd5SH8
tIbqxKmyVBPpgrY1MD87E3/EeOZKgyDSS78tT1HKNNO+H7ba2iV1evzQCGhjNDgYs8xND0OHjL/J
CMwA4hDvzgnTROLBQcVbdrmy5JzJFULPytqHx4Ux+/Y/t5ZU/cphSJ50RbdOhJjlWHXE4Jxder2N
h7twphB+UGOe9pn8W0hIW4hcdBJziuHD3RoGPHwFN7+rU74ziWtMxnWcxrDWqqjg5Fkz7//kJ9wa
mCF0cLSEHzZqudPtXU7ujd4OcDYj1M6hemp+cT70Tx3pU7IVZolTXGfwmbMzBHjpPhhJ/RINMkHJ
L/c2xIXlZcegSjkOWPdOrfcU4swVZUhUwhRZxpKMGJvnKpv6r48c/WgqZjCSuoNQLLEIK9Xv60dh
UJE0JUJQ/AhLR//Uy/xrj09QncL8DuPii0W+1MH3Ri92IUAlFQXwuYGKhfqLeaVHu4seTs6mQdxF
PGa/gN2lGpX6B4gWNEs/cCQHLcb71yBSixljvsz3Vh87wtryhJpMDWV7gGXwfP3ekPnShY5OInPA
rdYEiFgAWAEPvVAw55iWz+9jI88IQoYc4BjKxLgGdsav7OJ3ubY7e4zyW1qhhjLeVqTMjxaHQcsb
0hZ2V8Rvi5m720RwU/3IPm9n+xrOg0GNA0uGTXEMMpg7Q6phUr56xKu5b6fBzi8tIdGGetS0WdNs
FntihIuVSklmoEnMzLfaCb+PUdRG8FtsPWExRUL4iA/CGkYWEj2OhY4J4B7ymRyhpy0Zm+AFP3qi
IUTSLJtLf4heWo3zAOit6hq4TiC/KY2aiUX73fRpKBHPItlV2Mc/MjTWEHKRAG65o3P5lTD7vtSz
BPz3Yn+XxFNoPjpwMfWam/2ijXD0NUPK1xJjfYXM9lijl/6OvNhzzsbjZUgpFQgBjNj0e8VAsjjV
8eFmf31bC0Yb79duK8nihkE3yBrx0wHHcQZO5yFHF+XiajBjAJXT4gvHL3b51Y/PfDyWQMXkuo/2
T4peYyjCFeuGHD2rZDTkT91fVtezqlnkVz6EoQQBKCGgsiCVjsnVgxQPnzoUcbn5dePgvRzpjVhL
BzBWHQ2MV4egbLeD4TTI8g64DdCAKAlQEfxqBqtbgsDhmzwZIYu38d1hJmaBKV5CSEZB5iDhKxJN
KGRdLklWgaa27VwMXOuqT4pRx0bPpmuQYCfUHzjXH2iUDwFkBwKa5FICH4tnGGUCqKyesJft0U95
ILxeSyRBCprmNi3VGEwbTBOrssg+9nkBf8zewnKX/paZwWeQt0zHXVb2PJ2ps/sNQCorQR7LZFH4
rp++6e4R0EqZK3CRb2blJ6XE6LX+rfYPtzGWqsod+f2BY2sfS4W2fWWTsaVyWKQbZL150WTafZc4
6R+0ov0wimPK9Biy/voyHU7ugHEZUj2B++DyhRS44w0FQEP0+J07p3s4D1oX70tikHEZwOp5Xp2o
xx5BiIFM25T9Awu3Dcquqhv1PgTAZtDEydLdnART/SY5CptryAkFA+W/YxoXs92u7ihXENv4xxyX
AtBjzSBQng/zAIL0iIgCBOcX/fbxB3SrWSPCmg70w9rP0mOVtuQvTUltUs4YagElp9wDj6qIw4ib
kfvYQ6pPDZ8VXqErL4gUQX7MYkJ7DCEpF/oHsC4Lp0nuXvr1znKc99pJFGYVobb3nAPjMy9QjENb
FP4sCMtgvc6n09nZu9RNc0CLooX91ICAm0Jk2Hv+eS27139qRB888x00bAa2MP2jBvwNzcWExJbA
1g7JoIXVHClK8Ot3hj+PUeR0ZrQMHIgaa3qQlywB3PSiD/Kb51vVfhi3HT9JWFdxFFZ9PPQtlxUO
wPqnIkjthwxn+UHdFFHhMmgWdnryeZoI0KpgYCsgsfyySTC94ckM6pnEBoJTtzonvEMc9W7i1Gnb
FaL37KMtSyISgKd8jgjzcUuJBImPHldOMvwNZKIatZX7j63GIlNzKWqVIVQUkXaZCu/ydTmAQzG9
AZ7HbjlbqYIufOFqI0PlgtE84w6yFzAh/hRl0uKZDCmdtyrZ597SuoC9hA9reLwsHeWZbzwuMlRU
B+ggIirSWnlVuQ5UpRW5QRtlEnTWszEGMx1UUQF7qjwkzBS/7kvOnBe0jWcfuV/6lGPSpnrEEji6
IBiKrH0pb4Xw/nNOQWUG8T48hXE1nnIYeQV1Kbmv/44dcOz8dop68UXVHgVcZKKE9UwgfUSh1jKh
eeWS9p7jeetJBT3Z/ue77OFYD31XL6Z0neKaH8jMFR2vUb7dFd6cwOGU8B5+RX4/jC9ZqKxsCMOi
bUSgd7L50GRDtM+xXY7IehnKdI+d1ikumYOd9OGTjNptIc2q9ClGtnXyArOclsjbcOHpOQ0Euz21
7C04xlsBJHZ6YdZtUa9HtYqNJMr5wGa8nK3bN4s/1sxii+niFxfhL4oTkIC45PS+jlK9n8dqsZ9v
DaO38Jbc1uYKevoEAm4leAvajBffdf7JVEKa58J2URL5GSGW9cM7pADoSLn+KYL1AEu6nQcT6Srh
vDtShvkR4s7u4GBmPzid3ZXSdnVWoPROfkn9dYdRzODriemQGEvnR+CTzhAl8b/aKG/HgFzYHB7x
3LhsCIfmMSuaaSnV64vIHiXKCTzP3U/K6QUMUtieH+lFo2s/adq0N6EUenyJ4CRhxOfMwmn2611J
kpxQfd3WAo0mGGOSr7/PZ+qvSrpK0KXOXXiKX/bGiagEHfwaoifqlR/2K6p0ul6oIpld9IvgP5DO
ou2i1iIhqSXDeFj8kiM/INgHhxXniBVga2sr7rmKLYUtP26tIf4SKzlfq4TQBew7esVn5O1538AJ
ScBwGm6SD59aBXhrbQRTE45LTlHMgTES5o3vQ29ZaEkRJqFfCyKmaaw8sjSoR3hyu4V9qmcUoSY5
RRKBhldZakLs7rTdjhGEEdzEBLIoo0t31df+7G4IMZFVxyNDRCYPmC/0cpFmJAprihNlCNSCE9/L
OxXuQVOtPr9hfnCqOws1E2KRe7r8diGFQrVzuMhsp/4KCD4z2i0JJM1jMz2cJhnAGlbmRrl8yotD
2S0L9dE9XECgvf8yJ1C4B5KSKZdFVVrVipUG2n5upBCGaPEGxR7hUB8n5jRMPHO4oU2KN59cF9zZ
fyYoA9hj3XiDFiEE8gcX3dFGz298B6T05SBxrH/WiAKvkl9eOpAqFceGaDwLwwD8wZwUV2YMuJq8
kvCeEeWyKsRDMNHOJjSla/9aPt4vFij2FoA9tmykB0JRv8ZgBriA5UZsBOTizSi/fWBa78si1eiA
tSzggkis5VV8HfX/g8bfb4eVjpD6Umf/rY8h0DrJG65SvHRx3KLKLcx61lBZ1HWE2cAp6ETpHCCC
iMHTOTje6aaihl3DrQ5m9laql28NZOBa8HcCr0n79hDB7iINwteIpij08lvPqOIxZoCHtm5WhOCM
s+wEIkP2vjNX7sIOh+m/7SgSMSq2WKR1LjYVcpesLwHikrIzLKLZiA+AF2sNatGBet+D5C690GGU
O2a6SZmrX+9zOrjLdKWoD7eHk5O/nq3lucSg0RQVyAgeXg3vtww9dEnllixB1P5yb2LXddFSBSdv
WVdsQLqrblTwVefoylQe2u+CvdG8iLgLEBCnu1E6Qv4CkocohyinMmizbfoChbGtCsZyMt8vGjA4
3jw3U347cq3quLg6Kr1PmCPeq+sVaFhoWHn6UPCZUbsr86iLXD9tDnWsoiYfxqNZ8zOo456icg72
KkMofmFkRXfD+w0qff62rycMSpGOEuWJAxOvAeQFM9gUiDAmEBZ5Z/jO3fiS4Wq9c5MUhi1I/iAI
2RbADTDx7VljJh37lBON+fQgS83sGYp9caGaEFtEPMQLgqWZ+/dGd5X5to7tsJ2CBcbnzSRSjcYP
SCVwG6+FCR6pxMZG75UPGSkpGYuA8hERJGFMNqRnXvWRnt3V0iYeiQzZ4aeZH9bkLMsvSpgcl9oE
5b1DjpMEKpLZoEWA2P4j/A2uXjLDKhaR8Cz8YpYPS/NbIoGWwWV/TjeBj0MXDatyGPtPQk8wQsEc
jI15cw/kT9/5PmRY34NH7a+VCdtov8GUuxuUeGCBiLCetHM5KMqx28brfQ3gRGy/a9obLocYNJFs
p7QUSFLNVLWL2Q91MdhziF4qqvIQnaPAhJ3TgjYhv9hiN2KE7FDezxjs5/hq38NN7FKJLxgV+XmT
SB/ZJ6JBAjzUrU7h5xDds+fyT7845jo506YgROtnK4hPNI1xWdxnzsgFeLqJEn2QLszK4a47+N8G
Jak2gaZwzBkKZeBGsS13gaq801sM3/uF1upqSowM40hBsuEVNRy1vjW7RXeSf4QcpRHIv28cfwn3
hOgBagtJFo8bZhA87+XcfsFkTbUOYPaS9DmqUHWh17D+XPh1Fx7RzTJJfT/9e5LfFUwr3ab1oP7f
QUp7vp+H363i92Fp7TFP8FbTNhfMwK6bXp/XKs2Rsvl8H52yfyA2nobQXFpF45V3X4h22GSJdKt/
S0ksUIs6YJ3mxdyMKpSxpbIheUSg8hgHN19uhuYw2ZbrqezBYM4Tu3ctBumNLg8g+f2ngyvih8Q9
pJhRyXoA8VAdYpCHjRS636a66wAWlk/zsWFe6ezvGcUtzH+NIwXagk8T3tKJ/Q8TQ/0/kh1OeI7S
y8CpZbtolgFSZBmmpjAgYpTlc4/Gh6e1mNJa88ngncTaUOip/qvtNmG6geKahUw8Y4EckCX0frY9
am/XUz0O2uAXFoW5qgU0Q0g/QNjxw7FeK3m8OEjOjVwuzCLGt6eDsmYhd+5OyPIWAMJYqwZO6TtR
bQw1z5rayKAFcfCIkHvWS09utSNghyuZW2vK0OTpPIPZ8c7NS/o0qCrnRvH2t6HusbvxUTE5/lvC
+rGZWXL5WDr+am0u1raFWsNcHBAQc0sFYHEwKaOlUJ7dtXdJfoIyXFJbo5t2t7dN/zjZMnjYNvn5
WMPOhH57+66CkJXW0X3poiQAmSGlOmrpWpD4RC5SMySJO7XJi1MLCvZSEU0CHoovG5VOU609zwMF
5QSY7FE8057fizUNxJkp2IYvccngs0EI1ValbqdD4JjpgenHjf3yIygtKuQP2PYFecAVB+gPC4Iz
fujyN8/h3P1Y8UuTIKI0RhjGCxcvWzuAZ1f+cO0kNSsPjYvmj3mnCbEVJ6USo12Lxg5ZfTYex8qn
+UkLG47Qh32QpnlturAxlAraWCBftyNmqtY8G9fnHDq+Sz3Kj/ICRyencJAQMdrU0qUApfqlECLY
z0FHElDR2KYJsucuHh6Mo9d/BmPPaaMlHlB33HLr4V3GPaiNFpwVRXAPkJMinkY5z6f1N1rUHl+B
wbBk9xiMUx2yL+MzX+OlaJM5wMuwFl6vP4IXO1FJZ+xeEh3d4MEO0QtX7b55nzC7v7SNxePEErSp
WvToz+wJenMbtjM3w3KBYp+NmsohueOoobjTkiDN+JrY/LGWqU7KfEkVq0n8LUxsiJXjdHRzI/6G
DF7T6ICw9Y6YFzu8XUTTTqXouvxK8AhixYS1AP3L68fuTerT/Rz5CzATNspMhP+2TGEukddChcM3
8zPc3iYeYb+B8jq8Zci7/qWgtsv1jA7yKKtsX7elFH9AwO0KfMi39S3h2rgFDh/W2K5Ck6BS1LAW
e7tSNszSOs56RNgbuU5moos9t2nfIl/KFWDM8QzQDnKraEa4zTigb6WaqCv50uNAuxT87E/hvQ4p
hdCZLlQCoHq81Lg0iomCjlonTL3TicbTQ7p26mm1hDs8IUEUcncC+XxQMEuuGAOvtXmxaD/hxSsh
y0y3Qdfti7MLHWPqJhAO/yyqWEvE85JDGubC8HbEhk7AhOLImp7jVrpewuXRUa0I2UtvpOXj+0MK
1gE6QAHkEB6vffJkWx3tACSbFbPYZW1cVIaXtZZGM5FhQXKvPYio7Pu6A9l/nh1bYw8yecoIiPnJ
cwdpo0ewfRxnbcTq1KcleIYXD3UpEyeLsqTWPdEYqd2BABt6BNIIzPDXUz0GpwWGFeQcBBEYKUqR
SX6JYiHrj7+2NcQnS5TFbaahdko1/jNkxLuRZCqlZ0DP17/0Ff7fi66ISoXS3Sjo7N2Puyy8yuty
v6rrJdOXilk4bYjfRQmhVZn3DqQV/wDZkJkv0SPiDXQ2AS7A61MO5jJzNFXaACEyCXf78AvpPkQt
4nby/g35FzereekQgVYtVIqgPoXx+7EpajWAiefqr0A+JP/ntuAOA38OHACsZsPywWnqIG0zpdc5
wxEvawy8j3/SuPvhA3LymVUwNoByD9YmNYqiJHJja2rcjqq6uRgxdJJA4b/en36RiMNgbJuu1ZVd
m2OP3fr31SW33xeHKhCqOuaRZxxey8FuR/f33Xd8ZBRDxQKcQHqwjR9OJt+tThHRIeV+QOw2kZMN
gwJPznHO7f8SZtbmOnD7JhULCV1QzFWirUcRfiTa70DE0bwFKa1ApYMgQRFW3jt0CLTvKRXcPmzY
4JtrPKsI7clBtKQUefG8JLUE//dkzcWsJoJoq3uYBYtPHqAfaDb9md5cOxl5xYxjMViMgl73NVM0
gpJbS75q2ahyMIrj8e5OPp7+XmMABlcbEQ3FktpsK/4ocr3mtvqw2wybkxWmex1Yskj6AZQdBc3J
3EcP6r8XoG56W+eSvp8jdRn98qNB1K4+TDAkVeihrTd+deFOQUdM84Ncp/xXUrEBTDzbQBqlIvPB
Fx7iH99xXRxw3VTwp2vlFhuUqYxWSiB31Yfus0WX4nROTtgiAcakCJJz+TnaN3NUXg43+J4H6+df
W6h48x6JzyvMiaDEctUkzzZUnEqua7UVCGaZhENVZ8xetZSMpmpvz3adDEZalQs0nG+9rZojUm5S
pXz0/M5LyXtNeO8PSjJ2ywpnSAQyJteefjklFr49bkx8HtRE4yzJ43+PZXPLiq6Paq61IOTUI3BC
oKxJQSKcoKk5/hCJSWc8kYL5iy3tq0oVClKz51utftnkr2MK9wcPXKJEwZ/wtparsUQBmsLcSxAe
Uy2XaNB8suJ+rlgBrXIKX3IdDdwV9TZorKOLH2dxhFUvhqq7YA2Xvs/Cm+jKVXZV25mqC4k3Mp4t
bsCDu5W596TZcOqBri1KuStAxaGTEPhfLD/PTycuip5Hcz98EkmuuE6iv08e9YV5KTJ81AGsBP8l
uJra8tadjW1YeMPlA+eud1A6Kg6QX3MWuu2+PVw/RxP7BSYd3x0X05qAsKz5qSkQ62wHVngcxe7S
OdROoHyFOePAWBxYQL4/ZQybVByDwUHmdKn3JbCWPUX35N4MQK4jmD70BA4jM7EOfs5t7ZMpO7ki
Iu72uNrc3StjbE7VZMxlRAa+B6n4LGv9+px4CwrtpU0O6pDiyLjQLuPUAjkEtDI5WiVuE4fVTUIk
b035f3tarbPgwG7/Q4M3J7l8xOtj6t4yxtbve/CgM27/ZEk7IkhSas2QQOU5cOuyypMjXn6rwBhE
GFhQpC6nc/NGDNFhP88nH0jHg58psFptnMyoyBqFO+W5cL7LAOvSfE1+EY0aqqSGHRLMuZy8r7VZ
FvftYUafnojupy2B6cHWEX/9LpHb/kI+0Zr2M9sNtt7QPamu+laWID531iLF/5zOpbUdcpoio1Rd
wfUCxXF4a6YqEMgtB00ZSLB0V0YNbjRwWUnURbBO2dZ4uojxtsgLJmt/F1oB9MvTou3JCbthoYf5
9qxJfAYstv+Wqw3WclyUUEfDkZ05iH9BDJ6rKlE8zhNgDJ7ihSLVwXWm4oMDoo4jZ+WaOv9eRzZm
sDfgr1jJFb1rFhNqtS9kGc2QXN3fTykO5iC3+JA7P18uKeMxrfsBzZbtcWGa6HUvEac6bEgwUWcc
2fwCybBasNsTBOCQKdsvQj0l2Wi6CWvn3VMWRQ8kq3lmazwqjwEF3ajpl6u73V0nvGK5GsHw3cu3
Yd+tBF0MKtRI8vo+EdfQ1zMdeG3xNgkMQnBIfoX65KewpM7rq9+OFZEK3sMPj/8krA1AwPHPinsL
WyQKDdkPemFQvk1fZ9XeDJcKDiEqKzIBN6o9WDTqOPw22SnNAl5wJA7AeDOA723wF0H3tpZE8ONV
f/dLJWaiTOVhOnmj6hFOwYOn4PT9ULhM5gJj40zggj9cIoCf3ANm7p0vYrNCD8OGzle/lrwgbKCf
zdu0UAafLmcJ775bRo7x2cfThwykdne0N3Qk7BFjV6k9TbVotKFFYOIJ1UreRWUgCYoEXOn6/D7Y
wBPo8GOoZlv+KoY9cwdFVchwPwk1oMzcnTf+pNXl6QufizqdzcyLm+GXx0I0kZNXmB8OcELb/fgK
GwULQ97TCcxmpSbjmigubu0aL68tm8jDZ1kUSNZ4sc+2d5cAsPABCpBfHRSQRvOqjaGNz/WGSYkB
Gjiog1X/+5LtKcZF8Hi1aIP2XLDKRCl4JJwfIBd4CMOljg8jb09s8RVwqdyfsiFLv5WfHecZeuwn
4l4hx+/9ErL7gIgHmx+6ANDs8YMTJe3mBK216lyVyhV00UrdElreGboRG613dm5vlmgbs09TpPkO
bcvYWOYQEkO0FSvk7CWSac9uvnCh1h1vmwt/YNYSdzwLU5JJ/32SLKe04qTJqDACtTygEYw/Jt8O
kM1GgLs3/c6Sx3uytXpFNKB/WO4EvJEB8ARq2H7+LxCMkAVSwK/cj+RLW0TEMASM4MynnKslFUYx
8RDGnHnJPvPY4JEdcQd0f2ERzsxtaKsTF4M7srP+S1pA31wkKkyzcwP1SJbHNaR4yuZolwsIJTVn
tECYgjs0N/fhWi8FpCpVLi+njz/EkQlIpMsJYQ7cpm1cvwhs0XdEuCVoI9d9jJJG5ZKhLi8ShjxV
Xq8M4jsJqIIvqSwfHSRyybt9wAy3vOFRNlllPrs19s2X41bQGYwfzBRg6dpPGBAaVePQoL2XERsd
IIB3S81PZVbyp6jynAFC0QTEQmgrwC2+9n85mFt74mcxSdLcUJtBWQETVV78HPpjaIEXu9kDVIzj
mpxivGEvgcjBZ0jjLMZpuYCsI1tZyRHFAUiVso2wafl4tZQrmQ2eMTSETJOrsjegCxo5yXE+ihFg
3NWQrSLySVkuCWoLsX7uWsGBXlA7QgE9nbeqTDgiqfsw14HuAEs+Y6W8Um05Uzcl9YKj2HuxYLdE
ADPTLk47sCIF6UTul/LD0DbhuYy6zn543IMePXy6RqTnG8vBSkAMKzdvYlCdeggLKIy+3YlSNMNO
3rQw/2iNy0HllGNt0lUi1UNdeRINQ2LxrBb9XktBvykwP87kEScrWFF79lJ2aq4/11VtW97V5uQn
dljy2fSN3K9rIXUbFRE8vR9sVXLvKvf5JZJGmegQAk5u9LtrHk38V+SpDzBWCtAcazETgMnu3sl/
TSxPvo98X0VH/dhuOZ3HiBZfOrxo5ZG8MzG+RhLcfmqOjaxHE1yRUiazEatr8ikLkIC2PZ8e2z+q
rgIKvfFF96EWa/CLSaUM2/kqhyvoFUPuw/af8c3/4BGAB3HO1pOP4uMWmDs6THwK13HBOW6gt+Qi
vaFDVM6ggF1OkNiDPloKaiPCSvKQWSVv94zRUhatszg3u1UfV7TtILu4IvgEM8YnlcrT5Ww9czVm
C+66uvStvmNaJDlNFejtqBmVS0pCqNMcCa6zExWjSDzaQdz7hyRORKz3Hid2b+h8Z2fu3vaIW+Ic
XdUlkjCA7x0kjjXRSdPTOGhxgzca5RgxuYQpL2J3N/WRs7//V1fqfHPqBghfiO4Kw++hTZqUIl69
a2nWvmG7kjhv10EybmwRUu8V4xCnokLaJLnk4Y4qk6rOFTO8Zi9ixNxEYYGzeb4sX3NQxaptt10L
zMF3MVmam6wyJ4iVREA89WjDpZ5asuv1Xp+ERB66/D1U2/tsliCeIFG4TJ61jxl3qjbyRByIwRf5
PHdUxyDf35nklhlTj6E9TaPcpTt8IfGY3x2qKdXSevJBIm1Y8cc7dJV5XnAjPnf9ThZkthYqCR3H
BQjdTf5376cGYWPsbtjqdNrjo4Ypo1MIdLNwpOP3G1ah42Tl+Po0sFjH2ORh1+EYV/Jg68h1EJO0
vNNJkg+Zt9ZbQ4jWLihJA2zgnWzK9XcAVFDxD4W93RxTSlzNaoWjml+gLvXZIyXNPjbMsbh9IOAv
j9nNCiHDz5Kd0p/dklz1De9cxKugu4hqhQtB9QjE7Z62Kj3c733k5AoPB9qbNY9m2zCYe5ohLEQ6
zIbeL/8c5VU3YurWskjevUJqugTkxYSRTBb5KQ7fZ1R4+AEpM4wRUo5eJRkd/3gldf037nr+uVej
CDdqp2sNaQ24LCwxOb3bRhuD+ReQM9Ay07rsst7TxVfgwe4rPX4/z4RP1Jl3/k+eyhIXXJt/NOtW
qrVnruP4vp0q0ImefDHUlxnwf2eiGYMLjapFkUeg+IyHRcxjy5f6NjaD4crG1z4FciAmP68Pck89
GSBW0/9BiWieHO98Uh1OYs8f4F+kIyzYbP/3N+tmggNW9gknP7q1mVY5Wh3YggCNf/cbgt0cF4Zy
VML9nP6xdrU0EceWm+GhAqaX+rFnnNGMHpdiSIZ1ZXZ6OhJfkAJqnu8HwFWr9Ows8Vp8sBBnuD5p
gvhcF/wf5Sl09CS2B2gSpMI+kl54LAb4eYzaNSRBcYJex0968XrGUOsx4J34kHiQisUjhHep12T/
E3pf1DW/Y1fqNBsw93kjrOJ3Sd6t0iTFLkrCqthw2JPF3VVegAlUsFi88CfwsW4Bef8KQFW0rZHD
Yrx/8uleKPvrV+L+Dx4cLZzpCgmERQIs3q0P0hC/Mns8KtwyDfP/5sT0CGS5EOihzS9ZVxl648lT
Tw2A5eFbE+UebfkC6/xQQ8qJ78F9NP4YlcvNGApcIa1y9Dvz2RFm5X/xsa6EBzDxTw41biicrmZo
GXnjm0gshYy3yVfjJO0QuvEB4+FcWTgV0sC0As+1P/WpCnL8L4kzehX/ee/vnx94u1i0AqnKGAiC
30Rz1w9eJ91/nrT1wKUIBdA6h11fBO/JjYFutQrjbph4DAy7Wkg2/QcGL3crLtEOtKlEU5edCreP
MU2yhQmI7ES5tv5ljLxzMLfmF1J4jqLbBILlDzx+7WjPvQ82TVCfWTno3rbJ+vRT5CPTwN1BaOCp
L8OP1XpMeuaZzH0HxXgCwD/pnUbSy6p6jJ2K8FCrL/U8Sg5JBgOvk5zEqEvZhxNtaYGI+MNKBYHe
oP042t7X8L8KyT6ADYdmKfKoWc3tf+hDwGO5RFqqX+kkrQ4vlfubJPoofNIKzJNLCY+WaoDCP76b
BMDRWs3EcwknnxYk6TyAMXAvEQT0f5vmLhR1sSagukK4jVkaaLJNyDhfdQyAItAP86sBXGhJDICA
SQB3Pgm1R9/iHcN5ewGnBnxosPzmMCI1olmMXs+2sd1AKKMQe7sAHvPr4BZUd0d3Pu2osxUzFxf6
U97hSrV3jqOri0TGmf5gRNpfy00rRQcnHV6L4SlA7P9mZccr95Fd14t2jNuc5+UHsbZmtkaIYmPu
YwErs1BJMLu8JCDh7/tLrrFtwauKly0FQPYzd+JhK1shPKXa5MIz2I6KHJ7ZSRldj5gR9axPWnmB
7Ai4YvgXOaKM4fJkyCIl76bVev1NSNmmHKaggnziUwddAH9vkSRmMDPe53wYWndMW+GKmJHlS1nF
Q6GpCJZ7a9sldOS4G2Khxi7+3XwwaZP5CDu6U065nLBeZ53LwlOGYsT4QwtzHXX0ncTHpoV/qfGQ
EoAwWbyaYErPOUJW0IyxldI7kP5JgEnpDmP/96o7zjgisMi2Nc9W3iwRrJu6AYbHkTocJeuWsHaG
1YAQsNo0BtA0znUtHwtOidEr+rC8QfYKd4lyvgJErIe5DYW4T3Ha2UUd/xbGv1WD+qHNhFxVldv9
nwVQ8SKMS+0vqTrVaispS6RUUlioVR8BKN4OuhCZ0NEqo98yzBhnJkqrRNuvkW4EfG/NRdNmzR6s
nxZy3ORs9UfbhS65cqKG6KAs0SbcXuoo5Np6QWM9G4fT39kfVIhfjbaZd7JTmY+GMdrvFnupr7/d
CVtoP4zzXYyV0mgfm+biG/pGIZZj1kMR3Qqa1/zSrGap9XhenyZjpoMTLna12IrNnk46cOKEarde
aE120695vtbxM96yVpbMsIyRuM7WzktzmZ7l+v4RrFO9RYgW6q+Y4BgpU0bxNcTg1DdcPKYQ9yL+
9z7O0vwIE7OFVneIGIXdZM3WeEkcPaSbqHfTT1/SUrEsJrq2vwH8c+3Y/eqwLbFCOZn1QU/y++XU
5hrh2fpRb8qfTh7bNY39aK+qEenqnEjP0uErvyz0380rTCQmI4CP9yJ9U3mhZjXhccuKV/4IVg73
YbUc+tyELloulgNXWZ2UvuTGG5OR1NhISRCfoY/FoHNxoOKum2BKMl+rq0mRc6yDqhgp4q5KJBvw
Xg8bwLoa6xsDB5bVb6dcVzNDQAiGJOZFv2jmK3AX5HJou0Ss1rKSPgxDWeFNRwU0Y7Foz8F2W4Jt
DhvgwF4iOOvPjjQye5G/51h23IBz+nhiEOyJ7+YcLFcfRQtC/vgy/ov1ngUHgblf6DRiqFONbeYK
fVlwUpShOiPnV4lqxZf1eh59EMpgS4UcjHnJ5E9oQvTzC0kmOoOCxfSVjzS+UkcE7Q/M7dDL1SDG
UucRs9VYLIrnIpRQYbow0TLj7xjQMYky8iDEZW1NjanF2nfHFHL75Z+hDUT14TrZSy4I2WSTIvh3
M7M3Xtyo2tW2U2igrwhO3PH0Mkh06DDnvufGzDgzN9cTq0NPnJBuIKSlj6KOBEjvEsfUN94bNy8d
mSyfXtA6pbdIRO/Y+mtwXGXixnDYjXEU+oCxykJT5TwqRof99Ztk7N1eoJ6pxVgah++F/WcC73/I
lcDxDDkTOE9whYIAVx57v4X3iO8X1ugA5OEEiJYJ9pcG8B1eECb6aERK1WxfTfBFxSP6lzF3E2r5
ko9pKJkDQd7knajdMqNax2xjzRPWDLcAHmkkkEQrhLPCwYvMvEcXmLeaWlgFbSbScNUfcQZA9pmW
od3QaDdU8bR1MNzReFOK8KHzDS/yquJ5Bnc7y71Y3sE5psF/Yn5241/lCZZnoCuuOvsoDM+vMEwY
kx/449kKNoutoWAW//vB516ybqcQ65/pHx/I0TOlHeiBum76cjpdw9stoaoCrnpNaPQ0maNADB/D
c0IxNTQ37G1l5bD304AwKm8d1ZCwLhsNwyjX+fhKfuUe1m/HZ6suqEhXeXpIQ4AushDM5XHsCVUS
1PG5UhKwQLNLHuphPb8uLuJk0s8sQfVinSZrMCU50kUSs+dxwWJIErZ4QcD8FmkvWDgN6/vzpgyK
vT+tVgrmEIFHx8E/zGQYi2rBrhSZLvdWmhWiwf/InUKZMLQn33wKMYpCrv7rA6R7GmDlBhxR+w/u
ZuW2HXXjmRLd+F7HRDsEB15khcEHma3pwgxdwNB6VWR1NHg+URl2uqgV0hQ1Fuufm+qMesJMbxAc
79Uq4zS7uVQyJ+3/UxVKNMDrd474ZYt4dd1b3tK0Fo+vXtTVbjO45cbpHUgKoWXFiwD6sNZDXoUw
HiLYaq1oOrM5MG3HtlSWpD0cGcCrKD+LZc3xXn2Ak1F5TAYoxHJnu/K8qgn8jv405jNHfzdPhEL9
rlcjmpeV31NV0dcQlcFdA74NNH7JAWwE7MvYxIyJIZzFP3tOIZdXts3F3FeSFIWM7GG2NAyGMg7q
L7HjoSjE+di+6AM/tZVkuKEfOkqUaRPuRpN4EAloUfV6i/ekchdfR/PQSjQNYiiUk3ZbplK5z8aK
IBwZC2xtawhfxELuRiu11iR2lAYi2O4REOJZotVBdn5RAxN9cTL2NQ++NE/JNrEPXpVXf1xvc2Ni
Va87Vs1wfG4aXjMTb3JAvcwwdFQflgfOR6AHSp5tcw36DUshyBJaZiWwZYFaq2g2lpPM7nkoYByY
Jy6EVHTVfVBbdgtKTNDbDfrKYiACOJDUZeyrv0InGJwsjZyZOdmYd859Zfv7uLOPkQYdoxY4Je1S
+8lFJ26hSa39oZyNzbMXiuP4/mv+PzI5qbq3td9lrW6KYIV/TNZuCqrCz+rzSfcaLca83aue2JBo
+OBcoPktSAB9Fs4uzpPDPE6mSSlK2kbyP7rQUx8BJh3vhY7TJiH4QciWCU3tEhNiXby73/ZLD5ru
F5pS71j6/HEoq8GsRGc8EJ7+0/rZMUvKc5Boo31UDFkcE5xFJ69+BUwdjQBCRIHUOd1m5IieZkhR
lq43whGakDYKoOYxravaobv/MLJtBaFirzLk4TPZ5KVvZq2jYhpgI0GvBeZiJGkPs265IG8sLORP
a/D24Ne1wzkcF2ZxLO1InuPYtjYgceAeBif181GlMCiR53HrUHH4/D9ZCwrgVQfKA/MAzRfJonOD
oNrMBZ9KDQe0FkmZYPgbQQ7aqPV5xdJI8EyZlAcv01O6afUuD9oa2YOIh4HcKmDzJM2ujvt8ZtJl
jbG8pqu9FQ/skqQrQHt7+/IWOs/iA4UC7bVnf3PUEgIje9nyhyZTmOU/SA02+E9i45Q74iRMiJLl
LDpJNNHFauwLxzHCcwt+DwfaWcDsnqUvJ4U84PlzcAevi30Hidt/qKVnR0+UNbsUzKpgdWsHvjNe
q1GI2MiYB649mHKXAfQ/wIM8aGTQlHlEM6OvKlzUYlaNMFcPP7UwmxL55797iCKbT+GZvAvlbwcL
0z1Bs4T4mdhMJ2B+kVO98NXA3tKsH5dvRvGGBaBpeTTXkC1WLQmpaxcJh2jtCAmgo/rkDnlhV5oe
QmYewrgf0eyN6o7U3DXwdxxtmBNrcAOc27eQO1C6j9OLbHrMybXZievh3OeohJu+z+jZjz/Z+ZUE
NPY3d1dZvSIYz4yY4yOWbrNFx7/2os/EaDP6qY3gTTCmyITOT1phP3EFFHobnUNH5rDyljvV+X80
7mVR0Wcw+N1iFl8mUIdnVpHjY79k3WnAKL+hjpI8YUmdWzqpdKVYUJoNokYoBgFqIMd6FFMSfgYe
GNzDjo1aoOyBTH3bfFhRMWZgyIIOU5hcbYl8vDeAOYN6RESh5TELDbh3guivKvWbHIYzNWDw0ZWX
Gd4oFgZXp/tdcCDjzHWzX1/OjG8AEZGI4ZFsLddocuuqJWCjqjxFVh2JHOz8w0qxZdGgeobR3oSF
GeFWdN3GPKp2gCXkPqjiisDCh90TSM7XDUqAWpJm7ALLUmjaflEpJ5WgAViwuImlPYv5YfGE3tEX
RjDJsND2Lc9yHxObaW9uVWybFtNFWOI+8vPro3tDLFo6uwafUmS99Pp0VD4vWf1rtx3eYt3CangE
Mvyd8l3UbtHGXYcoovV2eIZW9AWCEK3vJ3AlPIE1//7tUji63saY2p6I0ADM0hMxoSTF6hDPF9t5
FU53HtZdetGeC3GjDVzn2NfGee2UYQFx4HgYGHUl4U8Mpxoohrz1JDC5m7/TjGNP5IO/sKSV+waO
qycLWQOn8Uo3q8R/o5+1DQ5Zu6VFE3YxOuWV03zXO7gL58xtyRvSIfbONYvaIC+ciVFlqcN70Ttd
ZlLbVaN2mPhD+fU7Cg/F3zUVG4SL//xeSgc1k3lC7z5hs19elkzxkdVEK2SdA3cVrDPztfA10yhb
ewiNQNb9/zxNBrcNBAKUhmAIQ8zK4S9NLighV6yvLoMIN0zKUHj0/cbLgInE1CyH7mFt6WdZyrJ/
BI875lLZBe+RowZXxsq4aR4amrRD0TeRbt8TBnFAUqooxmHciLDoQPc0mdE1+yNJyNCCLvK8BNN9
c0cjwRVAePNSvbTaj4ppVkyeH+hOJMYbhCmsZJR3XgjKzUmRkYvQKnC2pHttL8dpZQsIuUa0J1K9
2BHfC6pbwabYMjePtzhORHxwBBIoyTVoQoPX6ke7+siaYCBJIkGIP9/VMw3WelioTMbmyaxha9UD
wzEPdXGvnq7mwZ5E34ml67Lcps2he1LxpwAzG8qSpBcxZM4+xadWDEnk40jvwhMXcGkmDixMEO3H
9rN65NLBcWSCOr9eyvcbIpuQp+sFg4e4l/i7rzymmvyGQOW+5wHSXfXa/M+Icj2BhMcOf9n4gA9W
wjghkeFB8hi8TjxN/GbmXc0+HLEYSK0KnsdRPBUkBOgfYCTNTqS4Vmly81BSJLVV4YFkAz0/eiGr
mXqQ3mR/1DEE5lF8r1jBST5idJ2ONX+xeNouQGNzol/GJ2+lgCV9khghxBXyGTS6QS3NvTy/Zmqw
G3yUygOfAIYPbIhtWoeT1xG4NK8kwIViX4lkvYwQIVQAHaXkdkecnXPPq+kLp06fRWvWVDbA42gt
G4T6lts2bODblsUARiocPeJf6DvnhTwKjyQtXLNBm1GEF9BCL4hXWXkwkqr3bdSzaoRVtEXFbr5L
bsL2uF31bEE1i1VjYHdRCW9DvsAMfUmash4PNrNDx5+dqjQavzYrSw3LV8q2LSM/TEViJiloRXmo
MowoMsFp/P7PW/ctVaWXpxJVYVltlGFfLsBsgkDkpAtuXY1QhEuRoOCgiCa9AA+o0ZESDQqN95yv
yBto9xiTxsaM9StxJYpwHTftzXmVUMa3mzyZ4tVZtzqyAqeF/29ZGe5pwVzeZfQkys1a+yDpBvSp
3mIXR5pD6E4GcvUQgUsW9vdOr4RLYN2DYY1AMt7LGcrW5ZED5mRQZytcdyb2y3nY1BWcw7QeXKuR
tM9QxSTejp++HXgDqKL+QfmGdgmz0avoAPDVGizQDcgwydqRWy94cHQTOyhQNvjN6T5+OAHTit7W
OYkwVt7ME8ODmgla934/SEr+/29hN/8DSZJ4vx/NtevgxrgemxNvCmkmeddNsX3CJh/kWgQTqKup
AR4guY1Cm8AkIQOVZNz7lrNU8rPlIzBNd8G6vIx1qCgGIgbMo9hJRijf1i1N1aNHGbJwPbbkTyBo
rgj3p6SC9n/bq0BCGq9ZnfUezvEK6q+AyezJSFwbwshYg8VJ2baDbwc3FHho++wpWOMAv4b/6rSe
zCW8oTI+wawWM9uPVJWdLlQPPl32naiY6si9phYBsHShzMwq5VNIybr9VBKBIdGUUMx6oZQpW+rF
FE7i4OemJOI7yhOq0UOcNncvZWULz4i1AL6ZWLY/SWiXdOA+VBKK4mRMRmSwqvwPfZ4GKeY5AnAG
Jpip9Y2j+RYu2RZwp9OUj3Kfh1GFzLus/PqA0xIRFN5SjIyauUYzfBTcJFUTG4sY3NGaSzxczW6p
AIAlUotha0bw0zwMqATgceZoKpZKqjXTnIPJvExwCCvkpYD1wB/CI+YinVOoE6QFfAKWP42Pdz+y
j5oZ58n/EChpBNc0r0360z/myIxCPQ6sEJ5BoWFVBBh+B64ibkljzUfxEkruzVDlv/0LpEDgeuN6
5p/S0tanBofnD5R2YVE7a1XXYaPSK1Fm/MvaPhGx1SaTdDXtG0HOYeMLJnEll45Ndf18I7iWCp+B
ufEBGT6Xqf81CeV6zU3uzD9upgVYEMezxP10MPrWwh7l4T/cBDRuKR117/6+fLTsSbClYgLQRte0
iAaMxGPaMZoJ9NoQVX2mFN+aI5ZzN0HpMCEZjYx9Sk7wL1Y0WCSI1NBy1G4+jlo3nRHILA2u0Xy7
nNYlY59KnxU4kKIwh3ZsdVbDLsuC/CWxSVks6bOcpuEe1dcPbVSKRN2Fmz3M5VpIrAYpeluFPC5J
psG2p0oGERtSbfQR2E+hHlxQ/uxFmU86agfxD9s2ybzc62GE5VyFkTZtCGnqll+XYVoBA+dqMozv
ZtFZ1QF1HAsAfUE5j9ziA+iDtRczsvlD54w7S2CBafa7KZB3y6ggeHNKIZth6h1aQGXGKXHGDi/F
xKucRLdQDWPrbL5udQQKcWFN7kJAaBblgqnMYkYwWKwesDeznSxH9MI8ukJEQvFU2nCYWwd+M/Ty
nTbmgaNpZVC8SM20+URRVACltKxTbJRRhUaLoak02sMJhM15izkFPf4+tacQZAKifGQC0d1VruoT
zTNgtdQE+bKieH2/Werg1a7MlP5uQDSPKvCX6UOWaEkVJh0pPh+IWlkL81URwEzOo//YbTD9RVpM
L9Vzm7xyf84mv0Yb8EqTz26dwS1kOX2lKumIFE+boDcp9xhrW/iqgQJC+KnGDae/PnlnNXaSui1t
0EyTxI2gnQE/e9jqT94+5ZkJDZI71DU0/iCrYttLjwynAaQaiHXY5C7j/4+93oi4oOuXEIQho1kl
clcbyKlzRMhnz60VpJdkFvwh9ujuObEkJDzNQP5BoG20ScNDMt/eLGMvd0LSDi87fAuIdDPWB6Qr
I7Xb8WZxEZtTZjBglgr3a1FD1ecCN+vjo/sGOG4cgv/1W1YrmzQiFRtlwqSkKgbk8mjFZAnWIlOK
H5qb3Bh4KGuDF/mjpAfiA1UUdUmcZg274Jj6AcBnMI9gAZjmsKmU6Dw2xdzsSwNJZgAfmaPgOHzK
2gvBoPWqBUM25Q8bxlFd0jQ+aGjGEK9lg9DCVeINYi31lYgr9Wh1ZBQSXytODwVCSWiQWE/tKgX7
VQOvjeLXyM6uSDKhcbHGtVf0bLJz0uGmfJisT9QYbvOXVebdiPAujvUx4L/dFNqPRl+Z8zmgwAVd
v27ahgvja3SLt0p7odiAE314/j6weofJObtQ1QVZ2hQbBsGQfoxfh6ipqoLfaCAt8wdCGOINAsn6
PCGnjOjmjI0qX4Ik859C7knNO0gZIk696M7hTXs/o1JXrxewohlmKy9L1157OVwFlXel6IOlT0HW
c4/OQUsB+jU2aJtsiTF0ee433MqU1xjRpl+sXqkjB5Tns5ghJX7RVcx2EjSPm0eSoD9MqbDOELCW
lesaNGp7GdjyDGy2tdv15Q4hErAm2xYs2pSYo1xDW++yNVkxeYI/32uPaRVa6bLzuQK+5MQiktAw
M1lsDlbi19rHDqz0Nt1H/9cw846hGRBuPjGumsxx2+5I5X4+T2xQpkLv9Kft0naNL9AbXM6zHhPf
hpEt92ClMwbbu//AcZPEmPxBCmT6H1C+VgBSOd1s/AshrnTiRlKQe1bhVePHMdfPuefNYy96Uguj
6fhMwILSfCd/iuFrzEuZLHcxYxmjhPH7CEF9dvm/W8vpYkJqa8k6H/blhgRKFnUrDsh4QroJvAkO
2ubStHT1vOQceH9oxuZMe+3yap7lHeFQP/H5aEyetS+iHLBqNMoHhM4LgMf3Z27yt/XtC42ZCGUv
qD1xEWC2q4E276h0ifcqMMA9KE4X3DPuCCZZX9XRQiZu0O3Kc0qahTUl6yBssYKmDvR8z/Z3jDYy
Iz1WR21FrSbnCnCHLuL06h5O5NqSWAcdZjg9g4cJPjf2gDZVvRZK2zOv8HRJs2nY5SEpWAXaE/V+
SyC0mivlqEY5mueKvJKIg84WyNyYHA+t3l17wDtXokhONy67vkmIujpXtWNdEPIby+fj9b3TRhHo
Z6R8jecXqMFZJiGFeu97y7vue5jgMob0sA8OJO0r6Od9bCSm+a2macnQDzmRSqc9Id1Sw6mL+Xws
Nufp35fAf/+RY2YKLXjII62V/FhIjb+jlHHIiliMcyM9UhG2CP86Kw7C4bv4bE6Ai6Bnh4Fyk5Es
DuHnvN/OaO2GRNHOsd0aOmx43Yn/soUbzNX35verj1wIG3zLMf07utmcYiZUInB2sySvjY3ak1Pd
57vzkZgH/mM7CnXusN+yVetgcVU8PcFxuZ86/e2Ridhl68V/FyGoK3yb8cyn68D2n+9O8X1gyhet
+Nk+N/ak3SYS/1zuMZLFUCMPBQOQNewGjambgAkg0giqytawxAyj8DPtIlMEwfWG9Zdg4C/SdqSN
l4BWdUNzOJ/sk3tIcVMVZ0SLZkW0MuyD4tsOIQBq6nzIzmuvTPikYkEOwFZroljtSdRVEm8Nu3+B
Z98EpliTRcdSDDlxyocPr/wpNO/r+nAGL+OjgSlDI+8Xi3phcm+zHFr4MBB4CKalK5LTaXfyvMXf
ppDikIdoI8oTlQ8/eA6RvgmxVWz5QdeNgIYE21vcZ+r+d5GxEuKyAS/Bmgf1EQ7wih5gZclu6jla
yZNNNs7K8RBoR6thw5nE0aPFPe+PK36xKEeHHMii0dfKlLrAhd1pHYuRISOcLK078I6YCz8PLThh
htPbZNx/hoFDF4Y9atxfQPcUC3L58d092MySV0PRX20iAC0nXb2c32P4IKuSIcXIfFkbizwRXMmZ
r9DAup2zNPqn1qRRLFl+YPbvjnyFNox4VAYxU6/aDMD6QNgGI1N9NoOeZCHhfGHPUZ+FJUYGF1wq
afrl06AlRuRF3NSEX3BhYuF4X+U3C+po3rfEZi99gPGy6CWGsiKd9q8vatvmvGl/rVd3syuxqeof
0KzkVdiDns3u+pF0G4cdQOVBftm1Yo1FBMY8FZ2nzZUqWlmGAtUAI03wio5Sn/jB/UtDIiDpOyWg
QhM4LtvtuFDT2UqOH19i059uv/gZfj7f0ecMLA/mdf/fDUbuwrDgio6UbRDyQZS9rFErxmrRa3Qo
QPh5zsFKB0tFK5hn9koy6vA78GfvJrCro/QpFL89vZkS6h0EJy4umaEWAsUHLu4oGLK+ombtZBPK
NiXYPOL8Mw99LaN/MwRITkAMOvEzaQOLLzHgiTmXnYDbj+pt3vn3EC1pBjtt1rO3fAoFB8Y3s9pF
yZf5+LhEfTIbktjxupsiWLxn8EIm8ZwdOBfSB1yPZafr1MXJKS8hcHcx4ZL9SSVLSvIZZC10wZee
oEIPvlmG6W+wOipG4uhly+Q6avpZRhtsKV4F1mS3eo0EHKpETTNtOKY0lnc2Ve7uyoEAup4/CUaE
UJnIwrANWBm/tvJ8DCevRrRNZtTSC3mQV7+rEGTE/oH1mgLTsHivZC5o1gk1XzbCD0C5Zwz0ILEq
rIg5LtVOWCykEiM780Mhwwu0Ej5qjfJmoAQU28ak9JtB+rJ93hvF+j29zL2DU4J9aspRVPaUlgSj
We/6G7QWqQ7IpPg+Ng/KTMwoygf3sOil44+H3PVOrJ530tvBsry1EnGVVWn2zjyBsnUJjOskawaJ
AOuJbmJ4MIYJM4aGHkYHQXMvipFuWlXG9C+RS2mOYdkCGZ8tYIGTnv2jubK7QUWQMtY9uSntlvLb
yZguuILJwpoLm5tD2B4fY0AST523oPE5b7gdyojUKXFO/4d2bJG209C+I/cB0V5PPlRSBK2Q9qNB
1oIYGcsuvocVhPLPszabJYq2nD9oRDDFlxHqWcI3x6BQNpH3aeJu7v6UdI3UABr0EUOJmqfX4j3M
XUa8fBh02oOOyG4D6g29U/dcC5XTw8qbUjgMAJgThyMZHjg+riKm1X2dobqQNUjPgGkjkJCNZ/6c
sGBpHY0R6rN1XTd16cwB6L/g6RWt4YQLdF99f3oK8r0feJuQcU1FKmArv7gJWWiMdftVpKNEJRGQ
HYRCbpumzZmPmJFnkqIO5oCOr3ckZWGjBZ+EGeN/Q+v9SMbSKIfE5nNBiWykjMJZ2/kGIoRQ/F+5
dJS+8Yj95wlNyQdMRGBLmU0orlf88132uo7hnMWgyr+FzZRRN8Km4/s1ObYeglvgZCy9JV6P0r0G
wdcVLW9UBxvB+KlhQCBkAm+e4PoU5ozE8FGgKIjwtJwyUAUQc5mVoawDgRix3+JwUg2yexe0Pi5o
a0t6smKUCv4JNAmH2XV74qyIgfD0AkuZbl1Ir6NwexVCz5ekbkXqTsfPak2qIEdFzvO5cmnPlhB3
r8/fr+A3U+2AAg5CfeWc5FmYYlPHBzrf991yAP57vHu/evrrCvQUGfwfCy+xT+OEX5c+9yFlNIxU
fH98Zgu9XyXPD037g/Y6abBsKqrcXmiQ34ixllkPZDFWWLBx//MV3YT2eOP05f/fZ5CCvcYjEqmJ
7DeETKEVr0g1vdefDq4+dwyuGWaNY9NPPzJh3j9AfL2E0QQIkhs5x+NoNWDWqKqkQD/78KDKmly0
NLGddI7DFvhC9/uewS+WG9uDqqS2Y1YzSseLivdomWncrJa2j9S9MpCVZ8GSJKga+7nJx5VUVEtf
+XaTNZLD5uJgKFgniAd2vsyVKFkgZnFzDs+QdKgv0XTKu5NnA3+vOVTFAL3dQnwRIzhGl1/E+OW9
XPcOZlf/Tp3iW6mQMlPNxUC57BUp1JR7UN+UPh5FzLyxShe/obUvTodubFFYrfmFtijHWZcHvQL5
fEmmTb1ubR2yTfFcMIP5nUpCNxWLgxqSt6j3QvYPfeD36Ir31obar4SoEB7LoKJ/zaK9k1YnJGZm
ijUJk/f7wyknm2xNdDn2YlJnlpCaIr3BPeXOM8UQGPzpjFdQklwAxf8IbF8SESCNJCliInHEZeZs
Trk/Zqm7bTaOPfgkOthGcy+uCceeMVIgL3ehw+2cN28kPCGjBQOmgJrdrkqUMIaKCi2fckk2JlPE
uz7FRBMSINu4d7th/o/yxbNWvawkVoEJlHcuXzVHBuSayDetXMAgXum61s9R2kjmCgjQOdF4FBVR
U3MnVAOMQtYlaq+V0j5ZGZ4Gf00UdBCPavB9S84eELUAxXHtg2dS4md/5ixKdUapGkg7GHe5W3MN
TDfbkQywIDHi/WKCbhMp0M9W1tz3vNmMfwG+LVNts0kyaLEgXYH2XYX4x8jTGwcYFhcXAFUfuWJ5
HA9bQMhh/dn10YrwllC2d+sBDT2WhBg78grFHfASjaQTkXGUcu+ZyrmZXRzQcjdlVkNtqRLvYgtk
H1UyfW+W8tFXRJLXfgK+fdK1t68Gdjq4qy1l9c3GEJzHpkddU+9qH21u7v3IFvORkqrTh2E8/S6q
dCH2OvFEUKyCUzFRXMtsiQltD0lT2HS0FXXRoemGg2RkeIkaGnPPYSOt1JVQ7FIJDy7QIAtVja3M
Eo7MKeJ15AjfgmItWAfDzUYkPUVr3bIhZqNKfv5l05wwDHAPL8JR09mq8EtWSUgyKBMEuJ5Iptqh
leKPGVmYBtM8Wwp4IgRNSMOKl4iwqTMGO4kz8rko8M6n3eExMmDFkJkL25n5AQPizIKG3aDvQdEr
IoBzy8DJ0Z4bJ4eX8hZowqIbJ2NT9qRELp2WgfXS+0Cfk64RQsi4ItCdA0vTDaWe9SdYfCKoIj+t
IkRA1lcKqHtnkur1Cz/xeZ/eXYNX4/ebboAjqm3/s6I/Mmhxq93A9KfglaeMGXexF3Ee9ULAhIlL
ZPoF9UTCSLBNHsTEsAchn0XDttPx2vbJcH4VTV9aTyz1gx0qAn8NoKhr2+nlbgj7Cv37k+lhp8ND
vuYRy6Chlvirn+aZ3/vsZtuCkiSvefPwt7cWQyOHw7W+cSJoKoCXQ7QKT5nIqVQodzHhuQXUYwEt
VMcHZ3wiVP9uwoqkc2l/5dE3G7Ky59/ymoKk3zkTpfft4JQTT58PHosGSfbChCchvePqhNpBtl2d
QDMGqqR96CRPS6aNtvJ2lznDx5X+Uq6S8ecKvbwOxoWovFKq4amb/0rQmzCL1/CTE52+G0Ku3MjG
JAnAY5h9tkM5Jc7HcibaLwXPEq/v1HmRJVskIlc69tfs+yh4ZnFjHjglWKl/TGg000s53ECtOeGV
oJwHCUuNKbywo1aUgsEGqcMxGF7ebXk/z9TS1dMG844WWHxFeHyin+VLfA/3JdXbSWz4j3E2PWuO
rHHqWxT+WUVHdmvGy9HrbzQDhEGg/MvpRRLX5LIlmxXAIgm6WpGYhYUC+i3kyA1rFg3F2n0baYeJ
FVCSgdmoeqK0RJickD506k8Gq203s0xw0m5oWM8tWMdgl3RfXEO2e9tnKJe1p+PlqlzCfC7Rbwrm
Kg+rotn1zf13V8mO+WV1ebY4W92FjvkJiDxj/eT0a2bLzKs6VVRr9ztBse5SxxySeoTnmtIhH5tv
GgXNL7R93E9WLd1/BD7/W7Ym/kefBhTzQ2L6Ay5WIm8MIlbS93922Ey/28HjER02XYxajDgK7UVe
CNLZLI9ui00W9XtgsNIW4XCPJqG0cKvfni79wboOF3ysXwTN7npUn4q/4wfekbnecZEvRLityn7p
M03D/LLjCVQ9aAxBqXc7oM4+7TNc5jruLjusozlav9cKowgpjQvj+4odJaTQJIjZReL9dxBpQwBt
qJ2y7hBMx4Nbhl3pp2NNQux1Vw4grRpM+tdMqey8FUHUsniO+rrAHDi47ic8sbupwG+K3JsX5pTc
Tf4jnFSL+PANBnPFaUqRf0BUuXCtx/LSkzAG2qS/ItGVEZ6dsx9AKVQKVL95zp208346SwmnE+yQ
0ldWqtoFJS4Akqs0UOKNfQ8dn2+4u3GxhaBfztOkND9n8z+WT+8BesZu5bWGGglPweciI0SW6E9w
pAMgCuZnXz6YLFg6WAD1DJWgxMRwA1imReNr8dL3iNeXYWNx6LU0wgXsyULl+QX3obw6UylG7UuR
c9Flt4fXK6xgDPAv0D7U1lpeIUCTKZP47AG5JdPEPixgHRGMpfwGORf873a5gWpPfcDAqFoBH/c2
k8VzINCfGquipcNJXVgxS4PmsUfto+LmniLbYLnXzvJCWuqWWW5VzQstFiT37+dtdJ9/7JhcDVWm
dzaEF5u2ldtiynd1V70krhFfOQbx+49aSpoWj04FRfnfOAGjhtbiLaECybx0KeoFtl6Z/hm09/ES
HQ4fq79qkDr8qXi3DanuasPiXdZ3dobUK5DLmBajodHciZ92RfLSSSoc2zfD8/OBbSMl2aGs+BxL
S4lcR1Nt+2gg1uLmt0TkK82wTePc7moVJxMJ0gWP5ZtQL6l+AWngmH2OxfonvUWv8cZ5ck0UJQxE
rolBECGEaWTTsl94gcYgrFr967nVJkORB9urPIycjdbzHHBZgc6K/C3NKsAImVe88Qqm8h42I6XK
aF7IjHEVGUk/2MAJLapUaJZJB5gfkCtsaZsyCFuf0mIjCWT9cejWDdmQGHCMfdYhSFiVIs9nXA3m
P9lRaVcZRybXRImDhSG3ECbetoTjZ0Xwbfs0EbJ9sSoHEQMiW+CuQPpG3hGKQo0AgkGHjdDy7xny
gsTGRh8NRg9K9mukBZ4YVTSOCTbURwcZCO0wc/2yLSgwskKdSMOqHSqcjUEA6Zt4jDHYYicVL8xd
tAihHagj4nsiyGZ5oIDI5jTEAk3+BC3jaruiqXN3iD1l/WMaDEAfZdRvwiqTi/DXr/dZ/K3dOivu
h4mmnUj/EHDP/UVdnqmngSDiSeg+76+J6McceewRl76HrN5Uz71XXMVmNq09XMKecK3GH3NifDpo
++vCxaeU+T54f5Yr5tV5spa3kZzQfRDsZDjeOIksicVVq2Y5vDLNXU3MnpsTHEfADS8vGOpT3W2f
ywwQ2nPu7Ine3eW7cSf2mvT3dFyP13GSCGR8mSaznWnZokvt2k0KAptAsARU/FhY6oG3x1VAHq/6
uMNli2I2UsYFB2W0HUnoOC2LfWWuV8vZuy79AgrMzNlB5cYjUm/MM1FDjJKSkxP0zbdYxU0kqiML
7eNjmTaMGxhXK3OmNsKD6+DBYJn0xlelB8L1XmxKA6//5ivINZY4FEsoJ3xMT2Tkofn4NJfSEYrQ
IWbED5lMPqbpVj0k4lFn/WZ05o6xSteZ9AnMuCH3Tpdb/izjCpKA3lGvTE8tPdc1qd9sCeIshbh2
tC7HVnnCEjWTfRcDu2xL2wVzhwrkvaeEkB/44MhTLHtFVLm+oacOGSdgjg816wVkOvchHFqm3wVd
4+HOb/b1E0NKjBkn1gK0g0cjgFJZDUp9TsvMoWhLBDX3CLrtLxhoMNgyYyAGa8vkozy60hq4987q
PZesoAyzqiMs5s8uZ1o6/sQ1pjTsRnUWwhxWa9WIsChJjDpRGg+ShTG76IpumOQxVTgxe8WMPTlu
YOzjfngTqecH6XmNXFYDq/uLLbyw4rhudgE0g4v8G7VFBfqQJw2lz8G5zvT9jLbZYDEVZxo2KlTt
Ltj0eQAKawLMMh7JeYTaoV9+XPXHAm0BqBrytYI/IESCS0oIMgBZIyOdQ6pvIpj6EcFaSr9cNxO8
2KcE7rMO+0KttYPE3nccBpbh5J1DyH2R4eN3peUyVdOVLUt5k+RyZ6lKnbcD/bSa/ueraFwD5QGv
IIQrP5enNxOzGz41iLEe5g8iZ9k24kWELlZ1pHx3DR3dobtIeYiX35vG3XFJ5si8LsT6ztkxchKD
vkuTNive2c+1E0IKWFxgmhGSsisxXhqVRPMHoli7OTYgkO3GtfHVgDVXdEfsgK64Tb7ZYMN2DAz5
CGBgT12B9GXymi0y4PFKw0iB7rdH+BQeixwByES7Rl3kFgrKyA9LuJ4BOYlgsMJfJBbAmVxC1pKT
u6eTlQJEn4rf7xASvG77US4MqzrnHx9VsKFsADpCY58WLeIQlVu680mq4sIEuHDrW/WwCSDz3rUR
YC+kD0sVJtj2fzwg6UCKsn+1uF/EDHprSOIOsEbRP57x8lx8KVpFx4XZ5xqm58eKt6pYECgECmAR
/g0RkXSBdEuaXAx8wVAIsIZwroniY7GjCReD0Qt8yiE+LjEPZyhXFiZXcwIhEz7FIKCTtAU9IByG
y5jSTXsdDmmlPdRU5A4nMPCqZZAaNpBJyApFnnxOVNHgA1eoRRXgdXy09c2PCeF3mWTAdjsuPpX5
H7E/1FgdN49dvc5vWcrrFNX+6OcTNKxB4YJJftyJMQxwRcTpA30H7255Yue+rdGZ0TvcrIXhvmAO
YMdx2KaXGk7PVqyu6Sq43v8AwWl0EP+yfVJSsCwjByLltpiz1UBIB5zAP5ubw/k4/ahytdqaxuBn
Yl3vbRva0Mb/9GR5A+rsef9cGWWCYgp5XK5xBmvdF3yLcb8vIqY8yMvxtckmzQXLnEn2mBrNowPD
lh7TrzQKCxgftdJaAXoSpa6rRA1whwp59ju35viVfUiX2tXmGGkrCsL1WiOrjjcd64tU59oic033
s0PP+EuafAN2g2DSvncHxRW0oytYJCvfc9Pzrb37aKsOPZRVuppZMtrtsYk8+V5W7GtueawR4mJY
l246Esh+AWrHpAM36VoDi6AQQdJod4+kMEgKUBoczlYjMEvIZr6UPRYznXUGBKO+gqflzoZRp3RQ
L9ofcUC3Jx1KRMcdej76OoxpeDExZ934m245cmDd05rF0hUJ3SVaZBfwQdsSPD9Z6snMp9qJTwwP
YH0CtewzDMBNIIRrSO7B0G+CmZO0q/XKncQ+wmDBcXPg91xBOSC4byryCm0VLJLLHPhdJSop7zJt
AuZ/s7Zq84DTsrBE070vxPn+E+q4+AIxS0UaQVm4K4QBA7OLRPgtRwJV5lqSOjrCwZ6C0twG6HHq
AHxJXXvQQeZ5LVzgrIe6k2a3JR72lIAifCfcCfAerJwKYp4eeb0A7yHnihIBgtt/97YEb6iyYH7p
d78iavETNt/Gk2mf1soKhN2QiezppbrBjuEwIrBuBe0C1BC9XneYs7nj3cAJNwclHEhclW3rmMqV
l/luYOoLo39f4O6bbFnL+Yq1fv64S7pa3hGebO3SHqyDqdSB9KrzOA9Wc7YJf1cfTK5UmjR4e7aj
87lohLuPQezwdhQOmn1/3gBAoLAeZ6sjFG6SaA2mW6MkwdGqPO4Cwo/9KvzO8w5bhbNRQK/tdatg
5MGs2zE3nx1SxzuoOPzV2Jj4heI/iDWj1dqAWqdkSQD1M+6Zg0XyWYyv53rjbi2gZXlpKvIsWN11
ufdIOa++JryROZxx5Xi2lB3bTMqNBJ1SPwxqcnM/Fc8A7n36ynbzFYEVWHXq4tacUzsiq2RNRgEs
35a4bgld1TUnsFuwg7/WIHRoj0K0+mhO7cadyY5uMmeXxGXTTYNWc3ctieMUSO9NxknqOlDFcsGQ
olBuIJCP+Qr0j36jwJrHxc8SrrNRgskpZzwmNJke7OZylENqiAQ1K/Wdy+R4ljy11WInegdrkAHy
tB8rdXK3+MMl4he0PJrcZuVuRXsr0llxQKeWrV6D8OAYcQP7mFZjrGomt+OWzzTar1hOVKHuzHvp
W26KJA2M/7QzD9P8G2QD48QSat7kEHWST5zT4cxPtUbkZVO8Qlcpr6jQSfOrVfovN7iE8ZeFdYjP
jzOfEh2PbY7A/F0KQiEmgwclpsGva53ijxNvd9Ggycp2YOkq2pG9aDvhnWN33BqdkkPWZTLt/g3D
jzFCGwTy51j83DESe3DkbmJMk07ErdszU97+wgazj1gA5CjJ3o1te282Qx5zJrGbOgP/slTETpSj
CQakaUItiY0CxlmZhTjgxUz9mMT+immOayziRc+Ana7laLLPkauCEQizLW29PnznpSKpdwy14Odd
vvE6EHCD6lixQFdjW/aXMNlptDjwPpO03hMl3Z0+prdEP7FbHsf5/5HKw0Wqhs443M4+Kfn4q5Un
YEbxwRlaDknyl12/CsWeg/5yAMykbui/0SNbmCxLz1DM0Nvkk+QzJyVHiCQ4WzSRkuFZN0LhFi7a
DDjc6QWZB/9ne09F3ieE3FdDdRLh8zhaS4Tr4b3ieCkgxvwdGKBuCr7Z7VnbyoUOxwjddM8h0gEF
uxGjI5ZK0zi5UIGFFrfqkQU07DoFiUZ/k+ot3w5eNRzOEIV647VAfJLzixNgSGcM+HVXhIcF1N2o
rBjDAyJ/GVAmTjbQD8ROVLHs/6s2MY3kcbN1R2lnuaYdB6U1QXPTcqTV4CanlFvx6KkVlVuTpPkk
L6/2Phgi6YbvfsZv1meXOaIBDnxBIAfoJI3d0762CuJfDxSNU0ny2gaFa9Yz+EeaqbqHG6+g/6uu
/zkzNaSEpdHZjV3PYr4z4HjlvNJR4c9N2QfDqoXRHHP/7Gz/Pk9dpjtBcA5g3g+NPaL6b8l/lPg/
bfG7uRTgZqDhRhhbXHJ0lFzGjLotkvYYJnzBjB2AJI7XJ5hOWGi6Big1AZRau78QzJDpiIgL8YPe
xUVqyifc6Isg2XYe0IouiSu+ZQ88F9o3c+Z/MOf8DQ1N5/3k2qKMVFyJiXLWFjKa2OZ4HQy9qXf4
XMwQl/QPTo2FH3o8oM5yrvxXkWNEpXzOxeH/OAB07hPUBzlG9FWdvBewo1xCXZ1htRBqm01t+XJW
xUVOTsq+0LB0f3eRLWYy4F93maOFAewk2U0Ey6KXpEN1GepZKbbgeuvDlSWv26VTKHJyCSEam8jt
YbpfHRcpiXFcz7S3jpva1xW11nY/2XFdMSNgwkPsrz4kOtEvGoaCQSUqT8JxXRWTYpERFQji9dAr
gsM9w4xHoxKhBEHhMOeonRPHcNnBLQW9uxz31UgVcuNpo3Se14hwWCB2v1j7fF5IYOKGdR1pSUvr
1QO/JrV3daXVcYqJfpsxXVUjIeUdSqZ+OBIbqm4whpLeS7NzpRBu+zJETAuY7Eao4Rauif29XvaS
y7klfWvjCcBP96qM17gHmNP+092Lt0Vu/N76nnvQPIt29h9Kprs/mrTXZOfbrtOUnHzo6DS0e2lI
kfpfzi33rmzt9mG9zfTuwhJi/zGM2N3RLdbhd+iNzNZqMvDB/rSeVXQ1ECR4PTLcXq24bAiWKV0S
VYGq3gyxdHHQj07BdV+Q7a08An/2a26tkPTxE5CqikGx+d1cTnbn5TVqdDVeA+4B69ntuFMjkwX3
Rl8q01LhMMwxnTgY6lkQnINCJE8ktQ6KcaTE/5PuRkBww6TZn7A62leO7/81wKyvWluYP2HuoO0p
dK+tXX0Yh9m8vEgTNyWqDQrdPIw78Oz4OCPhpuJYZmjCcab0jNmJOjySE+fGj6PMkuzk8+JSC5BJ
9iH8p5miReDEVZropxM3yiBdeEvpl9+L0ncuvUwNMooq3vG7BMh6F+aGHyWPN7Ga3vQS2OFbyOCM
7qzOaOX9csT5IiabgBivF+fYU3AF4jPkiAEcz6GMUKAiOyDWyCgah7Lvza8I9sgMSUJOH7W4QpZ1
a1giT2usSR0qq+iYFPtt91W9DCoGzituOKohU14RBISc4FPHv0tXAvxcyM3QD7RFi8TS5yix10WC
1OZh01I2ahkOlu/2xMD2xTMpSc2AB0NR2vxgV+vMS8H2eTSY5stMuqw+WCZ4lC7j7dQrmpApTAZy
KPElqszcY2/0kw+OIuTIwGv8nIDjW1Q2T+nIeJi77ciWooQiTP3sAZd5mthsvGBglPUqtgE0d7x5
oZqzvUpIXLNMGm99hIFjvq82lZdNvfctOYj9WGQEtwzKgsC1y7bGKWnjJRJ7munlUTdCSV5bNAMF
iaS8F8Z6ewzF3R8WVNtUDoUJGLK65V1h6Lx5mL9mW4PzJ9HcyM12/nzQg8KT9YM74R8nXyx3dKz1
UCgn3tQcNeVCmu1rbm8+ek7Mscf09RqSFqS9fTb36SM795erZIVDkcjQVayaiHgnJlcdfmfVdosr
GezxMu7tjXJb4KliqhDylZLstASYw3QinfNGWNrvphWyqV+0QhVNGAPpmusoJywcpxJa7lsH78rB
u2FZbfduQGAvHiBYgcjWUHH7/mA6J2SEjT/NAyRF4BePDuzjXqWlKZXBoSewds71awDOIcsMhD4s
r6fB2ml0bWzn5VWAU6mM5Yf80YXGCVKf1T2DGwIYu1EbtUVjz7SpZfsf2yau7HsWFzzYN78zyTBK
DQ/iTCQYSm84e1dpP37qfBQqU0GK12DB5dhrIXh+svsTBmOeoLZDTK9MEulnRzMZYHX5IyaguL/Q
NS1/8EoYJktQM/AHrVjzIuZC/UCXkOTHPNnHqmUzGcXkG84LrXIZbLfNxSLG9v/vZK6yJtNO8CC8
FU6CA5R6sIkZpoVVhac/vABzC+sGeoQ1RAsQEUgDY25EdKx1hOma6wZ6iZlupW3VF6SrMhc1VDaw
0RR7elrpTShDPAtX9hqusCPwpMbFJ2jTGRtgYC362gZ58Lr7V3D3VJVZqee5LZVQd0/jg3Sazswi
s/5j8Llnbjui6iAaBYBSCoc/8sN48jrsfTsTv37YbSlDPCMeVKCbcEkOtixwkHtDskvAwMiQt09D
BtKWBtzl8RRsG/qoagxFJQ4nthGwUjb/6sB8gIXfQ7oo7pVbLUY3txjOk6QkZ4GEWoDrOK8NG7Or
qj7ugVetR03ghR9ZkyFJyI2MGsLs4LRhlMA/EDIF/cJtpslaYPNAO1Coes2kJ84adzbdwbjzj7fB
RR9ogOhHiJUBMXyaA+sch3zHzVCQdDGtqXN6D3ypff0cE827mEO8vvG3GXQ61d/Ui2BkfJQZG0TA
VwZUVNg1Q/ief2s9YODFqpbZCGPD/NM6pFh2Mod3PIGUAwGDIt0JOi23yMamyz0MlpYB+S5e7qxd
YsMv03Z0ooW0WQxYfjwkXT0+VjMoHXJ0R1RdLZIhng6dnnKKfWj82mvKXiWUoHJDpsfVwgT+w/2S
Qyv/bsGqGNsz8wnIGNTH5+u/CCYamTRwD3OnjUsZ2eY5ZY8T9fJwMKkgmw/SzTRcRiOOdpzw61nx
4Ezv2HPJ53LojxxGKozlF6QDrqfcctiTZcl6+5nixxEPRRS2LEoAgfJIeh2QTtrxTnTv4pSRcuTK
DwTHIlgBuLTcNoXmq078oHu75ThmtqV9sg2LePPHkxP/KwOtCHSvziqKdCosoWgvEH/OalTkpjI2
HgAIyaDg7JtZpYGFOyHnQu2DGgmwbYu3ViUN67jeLD4W/qjbOg9MsOLlVRgilFM8H+vc3Wy9u2P+
QgllxCddB6OVhIcsH9euAZV99bqFiyEubFwtRWzCaCvboUBCc0iVQRp9pc1VlzniSZZu6rCLJT3c
+E+cymgA463d1whtAAbSdrVcfwy7PphTaIdFlL+6aSwhW72Qhg30lN17rhLcVgJOTfoz5igu9bYB
SzMNRgbAg/50K0oZg4hYeW36V737rGHzI8z5EXCDp2py7+sAZijymNsteT4hlBsDGEa2hxJes5pP
7hlHQmFgTQ4bm3ddXn4itGJRlSmQnG7xslLZhWqG6TYUwb4/7dLvU8EnjttKHEQLpXxpCvaEbrCO
MM7WJTsY0dOkN56p6SgqbpyyUJHuPy71JffSgTOpIrgWPut2zPDa6OpJ1VmTPjiEFYjD7ItpIivk
YRXYDBVAUaxyyydyTWR0Gd4YofWcemdzib/L1ls68juMX16TOcCvMiis5CkkDPb8nHX/z7rntxze
xbch0PalzQkX7fKWXpNs4kYlgXVug2zc3dblN7QvdNRAqJ95d2VLoDMnIikMz9CvcHcggsg9CK9i
wmn6ixsSYe9OWurI1Du5hZPEJaSYzvQzaG6zpgWznfCI1EUMWNsFPhwQxw917M4A+pK0bzpox3Dh
zybOk45XbzRMchkmWifAIqK+fwJn0GX1xnBZ7lpWwWXJV+mAA7SzsuTw00RLHbWeYGgEeY4fBbRK
Wbj4hlTLfIstL1mx/NBHQPDM9sjMQh5jS30gy65nxASE8o/F3pz0xaepDdgsqGCdenE2tN/KA0c6
5HQxMPm3GllMP3OonPSJwxrz+WfonuBzXx+uT8SyDRZrcN0xHIKf7jQaMI6bcMAzWqza9DSFZn1k
aW/cEo1bAFvhYhwsUg6fzOt5j/bOtD+G2J7GLouA2b4BJY1DFuRkRAAlqEcYJuB99qT6z4nbiIdK
vFrtdY8hZbQvq2U6zU1dCh2V6V1ztTaB7TGb68fbMYW0r6ftrmPp/wyT5ZMXjubzVDoZRUyqKQho
eAkSCd0tTfsX+By5L085fGdC9N5PrscSLTlNt++Xx1wyr0H4YtUnP+mKzgcZO5Sii0r/RVIbKXAA
gE2YNj/5MPG8AVgqselZdXvtQqXcV0796WY1n3DqqYyBO9mVrHR8m55HBe9RKrkKLvIjfq0sCTH1
HE4x89GUH9jKLo7pUIO5K7J4sIMurW/sbKiMsTsJpBCrJCWHoN24aT3MGwW5R2irUnpTt+jc5WC+
N5vxnO2a28r+Oyc6jbdYNyio1DITzgDYmG3B0pQMFwYtHVUFqubntTmWSHEtbUtoi025UfeBid9A
I3UzfyMQpwkKkxauq1aJrCGLAKtF35bgc+L52Bo8MrIxiimlpiSYoXg2JrapQwUQpUtFogyvx4AZ
zb0ytyOun2drpzddCL8hsm5NV6+sPXntxOJaoRG94fxRwY5A4mjEHtm0z7ZGFHkF99qKCb6O7j3/
k71JzGxXgZX1RR9FjPJwmEbIwmnJecUWBZ85Dx6JSctiTngvLPYPGLPW5kU7gsN8+3dBMDWbczYB
R14WF35txBRHRC+B5UD5YHJumXPELtXRbX4Vu0X7t2ot3jv3cxJrLdjR/iS1nUcFgUvA5xYFG01a
Y6nq19MwAUK+tfd8IeIbzIStyGVqsThDbhr+Zoavi5cwbEG6PcwRv315JZ/wGqp0Wg+VwMzo86hv
WD7eRqrsnodGJnZwaHyA07wIcr1r2hrj53KvhDHuxsf7BOE9aDuFxmig/ubcq+WbKONffT8+sUuH
B+UcV1GosAYLqRLklOM2uJMtpwOCOnwaNcKoN4v60GQWZi1DjjgngdCjLtm7yiIeTjOfGY84kQ5o
SwN3myjGECWqNh/qR2fGUpWcxkbDAWJxyS3LysaDn1ehG7KPyEQEnOirYV1l+csVA+SOzPfhhhXk
CgsCNOKF8h4hZ/seKrxcomCZqweK1c08/NDeZg1zypk4cRl5BfG0ffadqKtxt1dpNuAZD67Qmg0f
Lcs0dx++2ZIgDNVEWB1N9pLFKgvpbRofonviUEqR4Q/S51UAGV5iPBjA3gn9+0//X+jbcLxCPdob
vzKajg36DgeK5AYSA2KbbguT2R7/20w5heb5Ftw9tkofoZst8qTJufQu9Zp64ivWwN7N3GaiwS02
fLPGTH2IFDDOSBRaVITo5zIblhg1s9xOU9cRRA2C+vi2gn98Q0ikbXAaBi46Cr0utvlL0XjO40/P
5pGM29ota4Ym7HrcfDnc3R+Sk94nDAtRrgZQjNx1YGQbzIgwsrxRKusjTJ0uZkgn4BjBmqHzTPxf
6+dBdYw/7F1Q8N+82Gh1sNMxcDgPNA8IqmGFZ+DlBZ7zjpp2qnrZhwXqO03F9rUCD652zLSMQbSQ
CHeEEex6kukfg+IBADQ55WIs9DrUeng9t8vFXYec2oR74BIRSF/CznHZkLEUzKv0WutgucwQnFph
9LXSdQfoVAms5rGTHFIsvT4WgaXcdpt2BVFydOSQ579hid4tQ7g5tlo7lXGIOnvX5opAdWxEiVCC
U//btJ4Jt+sUwVI5e6cznfNrgzw5fgdxeCgwDnDCyH6NDVksZ2J5fJN+Gxf8UsmWc4VXIN+ltSXw
e0AxSxYKuE+5I9cHGms0O2l1SDMctBhyuQAxOnPiTrOV//wn7mLij833FIUwCD5Sy28mNIdboiXI
BcyBJrQXoD4jHVK/e5yaY+MejdUxdb2QQ0+CtBA1HOJjRxhW3g4ZImv7b28OjxJC3jZXV3D/c7fY
wb+/WNZoSfy+mrBSBSH1GzcSZ+emxm8kpvWOSEPn6FTVbDrIWsUf0xqsFIbQ2B/yosKOE5TJfRGx
cCug6SQtUnQMlkjfiJ70XMxdrMAqswenouHhsBXvYKuuSnU7qsnDmhyW/aYNJ8s1yMWv0eLAvLsJ
FgqPaKAYPdK4Fq2Mdur0bnfgDNz9OyOrL3aogv9uFhWmbKmvTGxgh0zTCIqhbkcns4o2mQv23Pfl
2OrQ0Zzu+2JEX/qx4GQ35ThOu4rS77g21amZOHNNAUgeUEN9wZm0XPs2xWGh3XBbuLZQH9Ws04Oh
KAo457c5colam28d+e3RlaQQg1cXGXzbk/gc5UKwjf5ddoD6/GKfBCumTWVnkGxVx3syCp0VmE55
f3r9FFhAF71r6JZyr94tUG8N4No3AzV4o0PVHxgFykyIcB5Sw0yIsvEitkDfm6wyzyNbpM5ui73f
HcDVR6oMDQnkMKhKXRzw0I3/TFGstjihVDWFM3fei6iYeGFSg5lJvu2unzk+03rD2NC85xif9y0f
p7oVx+CPPLaGepHadn6neMGvW9cqV0fAPCVcp+UVf6xqn038y2tEzad4JOM7Y2IFcHCyspIvGByF
kcOW8ylvaH5AZHRNC75X0QlsWJcbohVUeVcGHi4+8ezLYmr3r9FcmK1i+7R6xahRLaau/b6ure/7
y2x5XXpmd9/CsUGZ0u4uaKTAKfC3Gb4OMXryerafxSEL3WIp280Z4x3b/B0FxITkHB+lRwz3nSKG
ZElN9fFigyNuLB70RdEMlwMFx8dCs6brN6bS1MHBnfHCg5TSOwwbjzaZbTyPCMc1nOQZFgMDiACj
J2wjubUtQMS+m8jmnkb5xFc8w+x42Tr09yZhL9WihBedxwSTTJwWOwdQWa3Gv/FksLAAL+YUeg3Y
JuAegx2lrm48N5h8EwXBUAyIVDvk0WUgTIJOkv/YuyTvlAToGxxtBTcuSxAlBX7K0VXu/xejgcum
S5zZEtdYNIX7y/XswYANHB8hJ2XxUcOKdIBsmh1YEjfqmyVvYliNr5PIy6iE1FyN25mu20s5GRIm
i8mFrWj42+yySFSkgJYaMcAfCzrThoH6mq95NtfpYwLfdlO13edijAfLNVUr63bevLcXneu9KqqC
QcFvBPCLBjx/EzpT8i7zwHX+M/J1W3olxlLQ/q0PoAykuabKnrFpRQUE3R2kYCmRZsGOa+Q5SaWK
DyiazacK7NrfdTHZLhOMW4IAq3E825i3hozTHWhKjent6JjFDz8paCoeLtHi1G9Mqw/7/RghW1ij
OyxmOaXDqMhNteNQHk951e7aOFC0YFQ428dSudDjvMfFSROoJvw8HbTKFi+4UBhvKXjs+niG+/gZ
vgQa6toVZtYQGpGRKmt9HAOdwWDaJfkbfKfnkIVddPn7MHmvY/7CWNxmOH7XRA1nweWQCCLZYS84
P7BOHQHlDLheCVd2qkfkbNtIIbXG+zcn+qCB22+w2K1H8ywwLDsofjV8gxPgRaYbsDVIcq0QoOf3
7gKKyoiuA7bggtFlth4p/1C2CK9rcSMhicBorTYtVIsF9VV/uuh3/+F7MEfZYY5TuFnFk6QyeSzo
IhJK2MCsYpErti2itPPUsqwpUIjUf6BiN4Ztja12ra8RxTET76hrk85mYV35KiqYaSTRSVuDVHb/
HZu4os6HWEBwyz9L8ObI5oxMs65nV97rIv8kaawlVHJuMdpiybetKU23qeEC7COoJMBzyFYWS60Z
UaSuKGeN2mT1QnixXNP8rpCKYWXHdusfwviyWt/5atBPUKvOQ+1mAqOzupJcn5BnflIUYyzyTMp3
k++KeBS0KJZLe120OhIvHI0IRFTkmDyymUi6vMJB9WDBZY7r2V+p8of3zlusNgCAshwgVngjKHBm
isZRijLTt+c48XETYINPd34CXMQ+R/pkKn9Ma/H/+fad6lecl0SieWdB5SZLU2eUtzkpUe/3XBYN
x8xhNzs3qbH1rXs+WLI6KuIYnXvTBx2LP7UPyjYgGiCFA4WFIEsR/AWQ3yBO9q5NPqncOFKhTjjh
lhaI9DSFK6bN1n5Qf8tf1iw6ATThtdTDVRyQ9e5BVdC9jCxB3USr2F403CLnSxAzXXUTtIgGK5YI
yZ25Ty+a7Q+Ot3a49XVtXAu633GXzQLPfBobKofpuCnlfr/CzCjEO19PN/3PzgtTJk3j2Rvq/V/U
wSAP5l36C4n7sOf2A1CvfrQso5P4JOf+esfAFhyRvSq3x9eZx4c7foInS/TySH5bUb+tFsm7jn/f
1GZpDHVmSfuZKNCjX5tNDyW99XQSZ3en9G1Fi2pTWLzRmXA/XhM73oBCMGmHK9SvOd0trBKzk5ao
nx1gz9UdYdhdhFCZdXzppiRN6y6nT0TlET7lLX5sP0ruwEI/s3sVlh0+jc6WbesPTf6qPqRIka1E
76BQRTAlX8jrSK0qXPel8vP1T7PBuXK7hNv3nXDcTyDgdh2m1BQemYiBLooqtbTCiDg2BR6TErSI
ijLRh5SoRsy2e9tsmdX/wvyFijSquYViPacvn9zNkaSZcc2uDLQWr2zrPX3ReajmZlvimutMQ8jx
Ua854et0a28zLL6pSse2WDh8GVXBYajzUpGW8MzY95FqNogIb7124DZO8KVIZy+12rKUfBvp9ErL
MbBXLz5wSIXMs87BVnysBNS3XJVnXAv0kA7L0Tn3R+gCjM2A7wk/0KNTDcSN1Dav2YF3tq4PKppZ
+51HcLn6QmBUbUs6PFXpCDPeUQIJfRIi4MxjRVtDXcB2xe1KU+PhKj7Za2gClVDluJO/xKXm6Vsh
8ldmOPvA/jqZyhCQXPEO69P91wYFMKVRrmVApBvIIITO1rrV4PwP51wqxto38VeFriep2AHBTeG4
ZlGUBW+ir9+u3r8VGPJfa4Hmk/0gxBVuxGkBZU6BYvcH0AEJeMr/yZfrBQDThm6iNegGWQ1HgZic
2t0wcdhK8nkOxQZ66c28CM4lwTuUMu1qBehJ+GWyLnFUjZa6A9GhozH2jMjsYt5L/DRkQaQkeUr3
Boxo4qmXp4i5PIHp9Ofj8N1cS1szbQlJPnhmKH/oA7LiCy25IosTVBHRn3osIWr9ix36Mk6YLXjo
k81WHQlMG/lmInrJmZDAREV/HLns0mF2A8mZYgIZrG/K5er99k06bniX7C6Il+rhZecnLFo9nZr+
yv2T5Hzr8DoASJ1typghIOIQ8DJjo+C8G0/meB2qlIMok09QdzGVSjnXY6KH4vMaLPDxDAtE8uhA
wYwTnPah2kk+5q9N6azI5KSU+eUKn5kT24CgDp8OmRToukisFmuW86JozI5KaHiH3562Z2uHfMVW
xG5nPUm7xDO/CctfnSOqvnofGzbhJhTx++GAaBFvTe6cF3QjbE8vZ3R26hTDpFZw8J7H4Jk0zPVR
04LhalYMDTsQx1u43KQXGTLTCQhDfZzXga3KQsD4fr2AxIdCrdmI7WGHg0fvvhgm0ELNx2pNGXEq
nRSKgC5yQIhkCqQlvvLCzkLYB3vZxQCAK8Awp/OCPRo4VqF3Snktp58LgFhn6xxX0j4ldeoGfKTy
8jekmH2WIKNklSURW2mXTblSenWYLMr1o/fyPrpNxRDx4WtM8Q1PyZaPxxKt5YUbWux1C5M9pGRk
x6/QgO4kxwl+l96J0VWE7mYOVjy4N58uChY1qVnqXVZfDcJqzcTdDFG13Jsudhffrx71B7YkLDqP
KWGoyzdwccH0n8p4kIevuo2tyNH95dyHCbAoxMYZ1EfjE9x040dAxj/33VTSqbfElZDDpI5UzJaX
KWdRgI3N/syISDYe4uCkOEltsibn7u0cuYjVlX1gCkUyZd6FPicmsQ6RteEP9tG9cTXqW0EHAWwF
dSx2vIOKfzvuMHlDL67Fu4KQnhsnLyzzvTZE+g9uhRWz16K8IGh24ukBQ/h1ni/Fbz7Oms7svzQv
9k0FngsKoD3eVabZV+XBPqiicIUTIDGj3qEB0BK8vTxw94zAbxTgO3eBJfA7IstKo035MRUMFRUy
n/LkhT6gu6k6dG5B1RN694mWXlIj1DfCFmSJjzxLFocb3ZFDwG9V3q5m5810rHLHJnAwAvbGIB32
QHIKsyiLrw6YpIOtA2YQtBbY8iGbWD2NMal5ICEOf0+oNc1VO9hiiJGW8woILyNtoXaLkitD8B/E
sQ+bLBLa522kb3tXHTpRZFauxjYkFDfQynfJYcbyotlwS8hdpm+eqgvr7NIZLDAMgSifgzfTsM7V
3j06LoEcdXYju+wt8X/aSsEnu2mX+kKSDwoPi2rVlEd0K85Zdi29gjAuXpIpHIoEC8TvHmDGv2Tk
2DIEAxZL3RqSTRvOIU5I+/SPm1NIhqzQSwW1H7OFz0tWoh+wT/GSuA6VClrOeJ1C3GwkmYMP5Qcl
PuQamO4yHTfP6AA4aDf01rDW0YNBYWj7WpHRZMpNm96rDx/gahnoMJQ1bc4O1N6FUpHeFew+GrhF
zwaUhs1XuY+w9vZcSZYaEe7NDLoLSMy3V3YUgzx6FwBseLfD2uTS0lGFx8njQXj7DYTZG203jOYs
eSC82MeiFzgAXi81+Ymqm6LS/eKN5ll0AA8Iv988RCZ8h5CSbYjjMh69950r3g5KODwtYBYfArLt
94vxdN2bvNnb8iYsbWUHtZezoPBrZWvnQGOUGV+xehSN0GG9FvbHZTnw24zNuL5MHqo4BDBbUjMU
fxAa2xtGUjnkUAZk8njyVSSib0t6oAIT1YYqptZEzCb+p20wokOwcwEoNgLktAFG9SF4+H34RO3/
Xes6JTxJqdRtJ02qSybSig0MFg4S7iaD4YKdN2QrKO2PAABpa1qVzEUefu//1aYS2QwE+5x9+XHp
zo0IV3Vmp3H6Wu8cnYq41JXGkP2wdVfBJdctsq/Xv6RKTUHhYu29rC/7iWjvGeWu/5rQgSHyIWQ6
QTgnDeCc8oOaIG9ZQrP5e1c/+gAPbyBCKzcSN5dw9PG00mTWSyVEEEf85AxixNEt5uUalxgyobz9
27dGiCHTlxEvqAbFE5EnK8ZE8vnXVu1TgmQBiSKfS1tIglBL/cypIX8UcUnpc/PoyqjKJBasDGT5
0kFCwDcfHMmU/5PhOJlIPkjRHY/pJ30/YEnDgoJMSD6x3w4gypoB5uo/0I0hyTjM3NzjjiTt/gEo
4HSG1YRkrkc9VwhfOVN2DcUepNlQXHgclJTEPD1xDyGfvs8KlSGtGpOw5cs6y8Qycq2m8hB3fpw/
T8LSKt9L7yrH06R4HeWf5XsWF8dSM+H5lshF2afwGvEWF/zMzoUBeBjrMayFs01U7Tjm3FcwHfbb
OkBY2XGCm5PY9fntBbFWuMpxXlqGCEhYP7YNyHvHFBT6EtFZ0ze0Vj2uZI/M1yh8Ls2h3hTXVs4d
aJihWc/3mg7mWEUEs3yP25sUnocpjx+qPcn8DoZL1AoZCJeiXJPvtvDoP6AUpEB82veAA36yoQyC
bbg84RDg2On9gRzkIbT9oVGGSQDQD/U3FDCuzorMCukb1LHpGjViUJ+zp2CYE9uBWZ062dON8354
ECSlhdm9tCMxpGYzegG6tXNu5UINr51KCSM2+QNsaDz4dPblhd6BS3YbWYJx6YP9RoG/+JFV4SKY
KMD1k/dsWNAaVKIKu/SkNG9WLMHNXqOzvDA2c+HDddVv5sPJvrkgOmCIuw4voo9qn3LgXsNf9r1U
k06LKOE87xIeoZbpZoCXGhhDGFsWcG0OCUjt1+FN6XzYjKiBoN6S6HQaT67b2hV1T/GZVg/YEBmv
mppkmPUszeooZ7L5PJYl27YPy4ajYP/rCy7fUSVPk3ZBLwEMuGP+w7OI/djxW5GnT3bR16AOHU0I
fyBkd4PM5Azt46OjeCmjOPoFhyCJnHDpl0CVx4mia83rwokYX094eCQ3vE9dbbaGJ5NVNqNfpOWp
TNN93wO9seyxAlQv8+FNlRTq/Wo82gubXHGBauU08w2cRZ6zRguqkcsT7zr8/77JMsVpQXwgVhw6
js5erLjAxwnkx6stjW0Vn0Hq/Osl7MeJzfxTlYVaO1V9CFslqXkU0NKkllb6ZpfTsymKt6BMwibm
G1yhN5S+5wdT9LdmqY3369900A4B749lSps1ivJMkvsiyqBFoQdj2wjOY7wluNctvvR1Q3Sth/Rs
oBiYhYrESyE24FXlQABdN1Z6eMmRxnjUyF2Lh7LdNCx2f4yCxAW9f7sHjzzHD8NVHGAGCan8mk9Y
+fqBAL9JnqTRcNwHotAEU2vkWTt6c6Rh6Gh8osBbjp2BEOJS1GSWZSROzYKjC3AWFkGrFZG1Ky+X
hiD80Pw/aRU9Y5zxbKV+IcT0mFdlDBwkdv8yUPkrp+nt8WmQpIcjTZoQhxJBIwRxYz3HbwdJZKru
CmDO+8FWKoBDsSPQLA76G+nMWuMEXxKcp1dyhZqdWMyle9gd9iOTNE92rFIvBTzzTHUG6qVu8QRX
IZ/fWxYGxfaXrdlMOzTrvl3jS1841CAyceEjUY/0qGZ/tdGesYMw8Ulf7lHz/OniEtsuD8xQkaE3
KPFbECEyDIfzj+XJ2zKJY8PAIi2Qb32FBdZ+zqW1dz04s3h9SQgAvcIACvJI7CudnoBqAp38cqAU
63PFhNC65FBCjRH0zXx16aH7nTV4Zwgyl16ve6ML2hNN9HszgNL+cQtuJFVAVB9klJfuLJixt8Ka
OBEcSXrVZtoHni8t/rqufjex/LSfEyfhmXUVqEcQwRjSk9ra1BNVUXePbfSDK5EYEyI+TwBfUf0p
1D6ZoVyShmu6nzLL7srTMcP21LCMQaA3JO+rRCzlCBWFn+IFSFw8Vj51HfAKiA8d+sF1ERC9Fp5v
DXtbqUzuzI3F4AtZxvx3kR8vDbOUV9JJYyOp+karsllE3GaQIXqA//hi92YC+HdRGgmdVIoLU7K5
kBBLJUSF/DBP2pl0ShNzTuiRq3IAsVoByKk2TMeoZb0iDGjsXnaBROEqz+mbBRUmkeBEWe9sjTTv
buuWi+S0MzLBTTTd0b9v0j58YgAvyngVnzpCojD9qiQaZhyiN1gLJNzqoGHtz+EROTc/AH0CoYo9
d924mh7iePvj5cNsTr3AUQ+R2Qq7FObqVhWBMaXLRzmB/YJWjG/P0Ak/FbwSuJjuZum06t+KS7mb
kz1CT0/Z07xHmJwdbjqVP2bHBMHYKoyQ/4+7Tp7n9NkQTqwPYwCufc5AsncdL+KfL3usAPMLri2/
EKpVb4owu/dLl2FBTI17pTiNeIGYSAVC8NQ4qfwisbD9dMGHmUXAbLD8CIpsJK+yAcdMj1O9PGXL
2Jnixhk+3saLnwKph3WRQurTwK9iOrnF3hfIWk8kWbiAF6pIZKw7T/3gtXd1AAZl6jSOPUBAe4t+
JPGds+KQ3yuMPMCaojejXLjhipfDoacpyRnDVKmX6fYTSHzbB8/RLc9mHVZpq/fXGj0PqXHsDooO
zAfZ/jnmcmowMSr8yoKh3Vam0up5Jn7qsfEqQ0JFG1LWkD5qRbmH6Qm66LeVosRu6S1gC0RFidYO
kJZa8gHx8ZbMNOWkFD6RR4DrYtkJcVJ+Qo5UPCgGLGn1OtNV9D/W7HwNiFFRQ/OCDA0MqnQXZlnf
uizx74OvRkAKK72M7YDzYGwbLJMaVZjnqUFInxx3r/3r0rNNXw09FwjWmzRU+nLhO1Z6jy7T2s3e
l1E0sRPAxPVN3IwDEbPBfeRnVCFfxYDAqO94U8MouE7hw0rIjD0HE0ij8aNe863c4N1qep7Wmkl2
a5bPV+ndUwzIULvOvWwZeMikIc7wmc3NKMLYt0gs3XGZOs86YCf2W7E1SZFU/MTGLVyvRi2LSbkt
t1vZSqAdp+ux/rlaK0hMaxo9SGVWDiKrbV31Zav8kTSmNCMJCjBZjRjTrgIYGkcL6AqqRkIaLynt
QS1BbPSOcoANA6YrBveuVTj+Do1Q8xecFb1K5QqHnHj7UxpTYmPDPxaVZmLmb3gvTszEzHnrXtZl
xzY9UTYxRboxGb25rfxgIOtQhvvlVd+ISdYYgWt2+3SLAaINNL4RRmdBiL4S6cqPjSHRhTZefdbN
Hxo3zsqxJhIYZVCkM3vvhRDTWTjuCsZN5hMBVO7hnopMLFHPKQef+IdfvoBxbcTlIHnvACVRv9Sm
rCummssxHYd2BnMXjkCWFfj4Oz5TZQ1hltiZwhRE0ab8c0HbdM8C66GGv8aQWDjyPwbQXLg44JT2
EcmLKKxI7MVsVOzDjPhvlmm4Bo2rQd369wLHKTx564rHGSExqlCy5S+mcfHEiYVxITvD8UyuHEwp
PLvl2h2v58uXdJtqL9U/Cs6CiZejgmr8VDVsUwqq74W9TMeqw0wuyfDAuUauC/EG7RwpRy+hgG8C
mDrtwwJ3zl8nqMYG9Ky7SA7nMMasR4MJpc4d0l0EZ9wh7jgGOH8ozw2e6QK4Amvw4JzUSSWIJZOE
KDIiuGZFKAySjdPpx23co/EmPIz1F6GlA3Qut6k2O4ojYjPJwV+r0QqQFSXpB8UTDpHjxbNjebNx
63YWeyRHizJRZ2YaebxKYPbHDq1wPBxExgPtgOQpYuxloScvC2lzszn5BJ/wj1p1gY90Xoi+xUtZ
O06TcBqBAEGFF9LC5A+kpAdTAdl3zIF3gCwBzbwBvB6wYtYig4dOsOoqxXUSHiLnHPvxSEQFRh3Z
3Ciba2NoCMcGE1dtVT0nU+Dvtir0Vik3dX5TOZHtU3l870q78aEXyDdPLahBQf0PGc5sqcuN/Koq
994Ex5raHAZXdOh2hUd1BOpJy865k5TmVgpl9MOX8ouIP0jOwisGCFm0U+pLEur69ZZxEj/vCsvX
ZLgykGrQwVoqNZxBeD3KdhFuYKilDoJ5DU0/9cNO+j6lw8vK3f0pamjC8icoaGgNEMo1QGYaxHdd
MkApcCI2ckXPEQhAC+ivrvjDev3VcsY59NrxPJB8QB9YuNsLoPSrWUUi6co+hPFxALmXLwWbBTex
E01Vprx64Oq351nj21/4kWuo4x8xllIk7qhUA8Vjj1qLn3op5v6ejfJWcdMy5+y+GDjkICONJvgw
SuEGr+7mIP/KJJsj3zDFUhiu/atEQawK9AZBXGt1SvNMBvK2VAFsZ8ZEzbsKcCA5GAvqGRelLF2F
0DqsimwOz2SwAHoUQPTKxpqEvl6lEx1DuS0WabYPKEDlkq+il90Ev7L8Xb6DjFepp73G/P+XgSjR
HqPaGd000P2c6dDmcje38cCI9rSfkg1XgCfc+hyDjUVMyjQ2rav9qeXHr3ikZy4GUgXB0+YHYc4S
Rpgj2h6g1ogBxJxbHEtLIeGn8pOYQXUSisDFNRG5G1zUKW3vE6r41kH+6nJug3TcQWbesfQGTeMp
SugxnIuwRr4NbmM0VUfd4eQ9WKjO6YGh0NucV2LoSKU7Ys5HqfCDZt9/ve+cxlQAJ5+i6xci03We
f11KjEb7wdlWvRJ7Tg/q+cMzRSRv+xexYq+mglWDkSb4NGnJ28nfp1AI6D7XRdo0iNr+ScURxyoN
OV10mac+MyD5+ezGcdUWmhs4yqsbJ/VDiE5a7c4KHiVpZBWYA0m/mKeNxOy25mcrFqL3t55AuWXp
MBArkT42aLGw6QfOnpo5WG0BEJLHmhdCmrn9atw8Ed8t3EF4YnaKxJCMlU7247rM/s3VxvDXV62R
Y2UY3jjcFLgGIOvpGHEMxWLdA1E9iObzhlmv3+Xuf1cQNui7Ddfch1UEVOqDXVmlUunRBHvz3hiF
91xli7BoIsU11/uOeAp6y+XWMezs6yEmgMAWl7KVRvHWlM2m6wuvuQ7fx9sCMnqwnJrK4NNY2ks2
9VgGQD6Tl6yeVlF8+ptDl8zQryoL5PvwvFyi0GBqdRaM4i1A/CbTCvma/JndKGTvpthNqoqXhyug
TS8p1775etZ8vRiAjLMroWHJwri/0Anx7WB4dlZNjoeD1dn7I6ZrslalsPTRjwPbsFqiKCx+2Hpq
Tp5EpuzSPbeHrIMMCrcNukAtf8j0bN8iLi2o1G2DJvv3k58FDzjhLSYvoQU5m0q8qbBz6zwRjm4Y
axYWjCatsdTzHkm4TPA6AiSsOKoflDiU6BKgqnLW1vyfMnpNV08GpYBUe2G2q4lljXbq1m9LseAt
ZXjALj7G/i8uC70X6joOs0B07Z5NIKKTtAj5WbE2DfMtNfHu+Mx6R+Pp9LcdhTnJ/fJgPmf06Z1f
5ZIJb0oDY5J/Bf7xHwPJRetGqginknbHQX/ddLfhFsg5xmciou7WGip/Go6JFMe7AOcZ6PuBW5Sn
1p83OEN7CJjLC4nWaAs43SB7PIAhwh01KXRVoaNnErccgLzGnupnpvdEYbxVl9kwYHSejeDxZEWh
1YJoRL7gW1TCoHh2tK8iPecEqsP0WSVVHs2PYVK4ejjiTDlsMuUffXOeiRCa44QaPAGGN+0XTY4g
z+r2D5+Qra282Ka7XPfqbHe8M6Ln12XBpKeyrOlZv8sXRNOKTmQqrQ/eL3OgDBadALnxVJVqZhYE
k51GaFHGBkYIswVYUNPpLxVLXip2n5qyo9s3ZpwygMWurKqqTzIZ0MP2nwbUok7cYyUmXyGc/kYH
8uUPT3siEcRUwVn5NnSMkCtdEW3xEyGvP1kZxB8ojeZ77wjruIV2Icg+h3s1R2rxaW+BhAQvaAT0
g80wcuWejxy34YTTo3BgEgvG9UuwQfEavU/KeAVSk9ybHDpd7RYa9JkGKTC7Z8kgWuJQgwZn+YBL
YGIWnMtpBdF9DvQUzggaMvi0Br55QVVgXJZ7HVFEZQJIrwfg+xvxYhq7br7omGoB/X3vFlzIjhXR
SVwD+ihDk7ht7GP90fryXsnaW//getkDDhvcwj6x7VCrmj2fVJXahuBZ3NndS560rDki1FynQBmz
sAjnTyoKd9KuLWwKKL9fxLmMXQ3kUtQShC3tpnGL/RGtWjiYa1h/LLAW6n5PSDhI3X0bnlaT0ZnS
bzDy/5rsoqtIkpsRiRLgrJqAdzc/mYo1OLwlstw8L9MPZu0LoUNPVysFyEubCJNzSw31z8tJ7Tj8
c5aIb2fykl9jZ3WUwpjinnfZObcdQxzyIIpq7syrr7lcRSsUiqpAeqhK8Rg1vA7oNTMtnW0KmqGM
Lk8DlWa4p0zzMyRNjhruHtKhIsk8Zdm5z95LBcX9COo8leNUG0qSYeMiVqgVAkhpp8Ke2Ej0APhj
bk8MX0P+pIIh01S6Q0hIyqCJHWhFQG//Qk9sJrja1OAycyrHrsWqvdBX9BWuYjI0S/IGS3r3KCjM
Ltu44nr8ZaJIHr8Au+bOU56YiKQJ8jSrV4YQaivQlpqZCcsWtDbClvu76C2ceu0cBDj4zkDKD7O1
C9+FTOY9GQL5jeZ1rFEqUfgEhqsgoaHuuhSgWvbFDTWNYzrVwVNKvh74o2ozwKtgSsxJhElAiEDl
ztT42wSW71u0hDhq7j+EFg15MWQwrFuHDjnBAXYiXj7zmyn4r37vBfL22/ui0O3qlAqiU2S/6f3p
eGdhwp3v7FaCcUzydPjfQhCj7DkgR2wFPQFYmCrZW5OOImXoOntwhRKe2nfie5fuXGFQ4wrJXmRl
F5GnwZ5pcaCQLz4mOlRoLmY6AcZGArldhOxLPruELiIYEgOnDQr8a/Qj8vDLJXPMhmAmKg6wSMLG
2D5kcPjXJi1cgO8I3XgQHcR40loxboLPx3eXvBmwjo+Iu641eDhFCiQXYDjsrmcAj8gPQh1WuHpJ
cgXQ2IaM5+vko+AeQhx+C+EdmpTt1thmUmT37OTzk0KGHZrEMg4C+d7wkkBhMv4dDb7EPD3Dcm3i
OH/ZplDO1ktpNdqnprK0qXwVRC13WYBPjkDyDvqhT0W0whIT9EbXIkAYldlsrqNfk5X9WS5++Xl+
uMmAcOSN5q/mwHSpNkvPLAvzT7DItQevNYvCMHoySFbmfbEfyApov0jHGIJ0289fuRjLickjDwZz
/nBG88vEB4+SCh6nczL6qrash0AmsYa0lErt1m1cWV+swuJuULlfK3fYACZFCcw3UYBelVgwFuxN
izrR1y/e0gvYDb7lJUNeWkEeL4L0MnzP0uBdPOQw+djVjEKhwI1hsNWQ+NEjjBDtd4Ysae/WJvhU
s713VDNCCj3bfTPxOoTsdNPPwWmWsTfsspbbG3696swPGYqxpY+EXULChYZpJ+lrVVwXZdAV6XbP
GlkvAlCjFOcM7eJ2WRQBYysPdJ62yG07M+tZ5wdnZX38eyQ50bqYDfXOyaQAp01p6Dk875fGhOT8
GHJp3mGZCundgTGxzKJ3qh385YqWyr/HAudS+R7h7RCMxJgdz4TmWxkctHDC8W3K17IIAV3Ma6hj
l3HIRF7MKQyrqKeV+PdJq1fNJdDZSaa3YCf2nUbvbdW+Zna9Ha+1oizCOWRoQBFy8f0q563ZPUm6
m5fELukV5u50t5EWiKmyAEMeQnM+u1I/7iEDwl8g8rezTsvVlbRqFky/J99JkXumD1reRaqh+xmJ
uQCk3qer2JdYhDaIvzEYhCY3Cu/zo98lYCY9rUzKPYpQODqqIOmps4WbA+x9u3K4VKvxa0OV5S0l
V5qIrvUaypvYe/PEbQEwUacAmAIBKpRa1msnCkvptRYUpUyh+Yq94rYxEbH7X6IJtcSz4enq5AlW
dL5MYr0f6XeD9mehK1EY1Wzyw8iC1rKd90Jzapo43hCk7LWL4qifH5TuB8BgwKPUgRGmzL/P18Ig
pYy0+XXhfpdx/r9IrQarDSrIoSPNkgbX3m1uqHxfOy+ap9i2Zh398FllHj4Kw0WIZ1g7lF+dVyc3
MxNUBgSQF095TJssn60MLKFdEvQbAPa4f0z9P6mBGBBRQCMK1Ww9zuEbgSv2HfyKe2ZaxxyzLvvw
qi0TyrDdC1NQUWAZzinabdO6HSm9upgXgRUXmFzqKWaYPY7CHt376WMG/RLk8X1TSF/eNqs10re6
dg0CeD6KzmV0HLZ+xIwnFihr5Ew2RVz4mNKgoaRjaObKt1fZGOmp7kaqr8n0RtobDk3odVHCRZcC
DAxM6ggeiDNSmICir8uA17XDNvVWsB0SK1eUwWKYq8C6UJS/PofmNCpgQ00/xUSGjmU3RhfY+HVx
Lsi23Ps7AMHIBhVEz+FGowsWk3XGOk2kBZiCorDlfHSYlIHcBHwm2N0R5w/OTSn6apNeNCZKXB1P
ocGju3/DwhkjiMr6VU2YCiSqabGHIN1++zENkGhScyHrx+HIq9rfskx9vVxuCS03i/AQv0WcSXpM
tfwjzarA5gm3fd/lwIS07LzXUf7yZjZyoU9oyE5ZxaQbhyZ1UXxNY4TjGaO8yWyFEovt5/Y7XqOd
14/B/e0s/5bkDV9nixuyhDgyKwgbm8IlonVM0LJ2l6krTRM19r154ySi6vWjsn+XLX6wtj6qTM2K
nkC2PaZYb24OWORh3CsKLHJ6YbiUQyWyVXwPpWsG7NgmdrXUsN1CMD0E1/Xyl6X+ART6rXum00sE
eWXeUeOCkwg9IPmKrTfi6ZUFVQ5ebtPvO6RP9of97XVIIYUjO8MVXzz6bFX9/7NupFzeicb5u8ke
adIfEL4Bf4Xp4oPP3WqvvoemYTeZv+VMbZQJPGfPL4SruIuugZ3kQm02u+SGWItkjn0iqjYTGRic
n9l3kO+ppGQTUVuqSIOsBowoTuwPGDD6/jTQlhg6Pzed9q6O3nf8HzqscNemocoKkfSnhBFJR1XJ
9vUqwLMVGqQ5NksxkZkhjrFoVavl7C2kkPs2y8vT4nbtRe2MCyd4ZvC3tD9jnm9LZ7WbKNIxgYSd
g/HNmIz90i51ROs2JPXK7DWOg95F2BZq7p/j5RUZq6cjYFOFnI1sftK/dC5k2YMdxXuCH0KGmZny
cmdWXc5bGE4cWA1CwUVV4t5vjKs2WLaCA64Fx2aLhlQ2uG6poaiEYnq3/yNNrLJVl+mvTQdSZi9B
eK2A5k2OjIgdr1DYCCo3uw4WuSacKz6gJ+Fgvhh6WKBYw0O5tu+2UEHSqrMGFlOIDbATI8bb6/MS
xUCdO7nqWl9svU/tE+Uhner0w5GRSwaURHA0I9+Q1cxXO+2j3bF47ys1KukOIZT+cwVJxOyUSQ3h
qo9jqrOdOq1kX+W19qnz8A0QQ4aX3fSbA+u7p94+chODDYSosKRysZxRkGLEUiGtPm/3nd3jE77W
s7MXE/MwmlqtG4Q/+pAZfUUBmvRtGADRIBHFAvziDxzCQrHlAgAwSh894p3LoLqlL/AOYL0ndQN0
sjSMCg2fM8rCpi3vWK9RtKaz4prQQAGLatlTVN+s8IVHGKFheIBk6mR+3djFzksH8m/4y71EFy96
o93C82EOoN+goTWcHpVUHyuMtqbw/Xcc31g5FtxvB8bFLFM+RNIk27XxrnHpwi3uYNwo7xZCKKS/
d9Wi2o6X753o6X6TuF4RC0qCAGQpIA3h06ORaB3nWnHLa1G7n/WgIyoIaWKGODP03C25wa5PD1nw
5BtxmprTLwFqQjdCh5Zw+yxnps9+8Z6JC6SvNVeLcrrd95h4rusOfX0hVuQeLy1yHINyhg604XKY
QWUENhr/qgu31El/JuuPF81fIGeHVYMKONm8jPnGoMT9u1eOfmkqo/3AKftt0sDWVAtcDAQPwoZ+
0QzpkUNXcKVmQOFqKMcDGtwYaHgM9Erg9tzM/uWi5zkOgWdtftbt60w/EGr84Ed+3jKBieJEZu61
hdXs32xKyUcN9Fnryd3ReLJi+HCr5AxnXeZRTvz1WDyeTnc0tpGQ8deGw0w6sprDIVgNQJhqeU0z
1hbYHTga/F4aHwR+ab+YcQyexuKhYH77dZ4+w5E7OJmM3cCdCWKEBstJotktJONlA7VhnhWWJRoy
FvDkMLc74WP/souzpVUkUR1xQBnVnd5lh1cDnbiq2XV4YiMegKtmHoMOH/Zq6MzMqA4xapt8bbx3
u9ONSqa099QoWEYKImeXEm4wnBLUQJoCo0mTTq29TpXNZwsSeMCXQh4ErFQQaSGA/dKK7Jpsm9HO
L6bGws/0Ny4tLNj5TNVKdU13wfA9CxedBgJofEnODsnLgTvWK9rgDtkddTuX8A8SZcXZIXt0nHm9
B7bj9IILmQ+uL6DwHqV4GEhu/qqBptGKC1guB9qv6tEa4y68ypqmV3Q3ZHCnjNTspTgfH2p0h7wn
faqzKLeM3xR1Cuc8stK1QYfhtWXniWxOuj1EPKtE/O2FsBl7kTcpjUXrS4tzejCeTnSDN2QrVdNc
Zc7YBpdhapqUv61VnbeYOGORMTzy5wH20RKo3RkxFB5VnMDMsQ5Ij2zQ7nDGZ0QMpvSQqARqh3JU
8pcDmzHAzheKUiYjgbujcAq3Mzq+OSXl2y+6vLzO8CLv7iQNeE05Hxph88pHTuUtouHqkf7qSDiA
OzwXYi0CVivpe1nb23H6blPXU4V+v17OFwLyicVHKg68gzpe3fuVh3WUd2BSCUI8T59Gb/rZ+hPs
M90GP7DAnPyHHaE9WgiflA4Z0hlxEr2C3Knlk+BbSJIIaH4J4GXBvnkgzDGHYYvMOpy4qKbNqySc
n3rE3aUe5qKogk2nx5mnEm34Lho3hLGhSMUcuGVaeXmOVvLy2NHSO6qxmbIPf7J/qT+7oc/focbu
5VvboeUjvYIWKLZ5hGBVbmoURNQJs8rFjs4fGChmPseBgc/YuLMx9nHVEgp7Z5GM+6ZVhBF+Ls7E
kDOqUkkmZS1ztyrZqdL54qjGoAakF+lyYYKUJjGojCp7rt8bbCKxrwB45y+BhCRZNMxbWBdPxTKC
rvoaf6wxs7xhUcDotM5WpyWO8+PU3Aaosk+UB9LLIHLnKDXYMc/R4GWEcKSIIyORQH2QDwjtwMw5
0RianDHXGiffAIkGpgp6oyGz95yo0AyhNhqKzNtQuTuJ9DKFyxoMpQfnRiYfcOyLwQg8XWLuwIyP
mOhQ9L+DSkuuHoRXtpA17njLjNxtCOlZpSOdR5xUhG06+rXA4EGc77jOmF9tQTV/qAIIEDrlpRLV
Yl++rtUiz62ZBriJBfe3kmbqmXeL1KW4BwGMdt1AKvLFpjJxByMYNZKT4S9LkB6p1OOXFN9OcNh3
fuSOo05Cj6hdxI2Fyu2piHJPW6ov14EA9iedQ+sZNZ9z12tE0WlAYuwqZXEAZ13C+RiymvXMLh68
2v//3V6OfSTQCl+y9/SsOz16AaEi78oC5uAjbxB+d+/jar0Z7s7tSXxxRN7x6Z4zO0QCm+loyU0s
VT9A/wEmZabS3rpMLf6kUFX3lCZOXvwN25hpmJkMTw+CRmLctSZaBfBZQNb5kAg57tSUHOOpc8bP
AvtoY/39z4zthhkYLKOXgzWQEwW6JeFnVPT3DI/GxbBTeJ4uNflFb/a2XXrIgrw9ewGVdTGhiTRz
YPmbD7lHdLsyWTU2dsIjjXbFJsUEeGZ5futlVu8ez0fsY5C2tgISzszgBjlSbByeAvACUmcAYXQ9
g99JF/YVBC8g0MZY9CRxL5Un14rCWHLejyDVaNxnAD9hRjodtP0nYxl+Ik3UwOB/0Yf4uzWyeicQ
SPXWGXuG1dXEvYbeG1Oitj667fL+vMiYMlMoWwwhHd9M4RoSE/iwmjOA9ytDYY4uu3lwUG2pk+Pk
Z/rI0mbw3cWts1C9Jkl6ZUX3w5Fp3oEy1ltfpfLj/pN81tGazh8XPgbiGy7idfuzBdgHIYHch3QJ
jnEwLMGsR+C1xja/hJRmHsRWJ78x4iFXcbgTpSISVjkc3OiL12hCg1ERjQMqJuruN2TvdDFffHP9
nf93whHfdLixSjmlj29nNYHTpuDQbVjrtbfEmfxqU5ij81HfS1yaDlhUbIYvIg03Nqn3aZh8RTjC
c9Psw3PkmEYLYQL6d6AhTapb1pElkrUcDgC8i4UzxXhcL75PaTCwndpOQNHsfxu9d50BT7CsGs9M
sG2pI8lrT3zdlD0VVZvPIzwYrRB8CQZG0Gdst1ayDHMAiGCAoX6Q4XqR267V6i6FEsJ22eDsSh4U
lppweT/yK7tuYH71T/FRzAEtKYsS7sU0rIPoeg6LKCuqImsZNXEdg8ohbWGpR4xSP/B6mgUvTxfD
mDJDYEZ3rnC3QzWq1S8mDDG5EhbNWLCGgLdhBweuKm3svgp3c2IITLs1h0zg/HtxfQ/xnzfKVCeH
wtHxFvo/aH9ZyW6KtgvMkHy8W//+Q0qDBs9EOgRfT3/fTyw/X1CN9jcpdPaJmagQ1nQ/04saH4Fy
ipfvRbgDPO48ArhR05VyzvpPiVlZhnr8GHMJTnlUWGSuACA/cW5tos9YXI35mQ74aNnaaszNkrmN
lBUw39w9+UHkUlIBgDTKdJFxUhYvfwCRwsQWh9XNDx4CiW7ujDKVhuJrsURxUNtkKTAaoEdFFK4t
GnPFrItc9bxg+LT9+ABWjDhe2wQVNGY9muxBe+zHQcM9kkJroHmgUrECC41O++TqkD/XnwQvySiQ
517Gcg0OXpPBQU991iFQJIc4VOnTZ/cN7ZmyHnlSFhAngie+Fn4dACtHgy87hgpFSLF4mXN0IcrT
3zmIE8NFbmg4ffI96/C+l67xseTQ+HDlO79MsUyKdXQGOKjpi2hqmT4aQ5Y8EGBp/egpwx66v4al
5WkdOqNl4btEjhxrhTX4gCclJONZt0rfYqo0b0I2PIh5sw9EwGyCKLZc+CYH0MHu01aKXA4jCcsd
Jc5OUJzLYGciVeJiffVJxn5cO3WXrq7UMM9un5dCdYrfh1IS/ZMP5w5VTLBkClgpJ9c/2U1RwhZf
KdSWMd+fmus5vq8zb1t12s2hdD2yivCYtdf3kUAmO/+L7j7HgtuzX92irYSi0cnWlHiI3EKhmVyr
4GMNySJYlhCng0E1A0CImadDup2Rqm9CnEiAT/xNljlhZfcOMggmGtVbAW/PeEivIdg7q+BfN/Y/
bmV/ul8837z0lVLfNXZIj+peWR+1Dm5CV0z6MzJQg2O/O5d4tFB+fouWPLSERHc3+Jrzm2+9W8H3
6iyjuw8JHo0AKzew2nRgbFFMzu+80jvSzJDfEExkVFGeTy5htVRRpSyb5StwumX3EtdMuTohHbuy
WWwYM+Orgjj/tLyE91Ex0xIiMJLJvxGciJ4eLLcKyddx/5rNLU7H0GUFDlK+rHptsZCzuoERkDVz
n+1E00VQkNI+cVio3sAegUHUn3OJGujaT9ieWea5nwf9ORaw3+fkTafB3ZvbuZptFCjBVhDGfyU7
/1YjDmdgXqceNqtaKMEGpy+Sj84g1+lz1yT5nsUPatH5wY4rMujU08b0r/hl6GUMJu7EjGBV9Ixv
Njr10PVfcJZ1z8QrZjL6SGkbX8KNIBrJzIvUWr6UYgfnhL4JZ2zNfOhB7Yyw63oVwOFpTrD4ddao
QhOVaPskEs70kR+7dSEYL4+7fQehM/mNiOPwqJWkO/txSW1uSqC/scvauuUgfwxBNokutKpqpu8l
A1np2z/fD0yilzaWlIZsjKEll6kZZAK409DG4KpAYMawISzdEe5kX+yUvTIn6+WCXqphlqs03kM8
cqyhUre1aXo1sZcdeW4v670lXk/70UFVMkR7w/4gf0RFYqlVWlaYmFFE/luQwVwLmUOxFmCdGzAZ
mjH0rkzLZlL5ekr8LptlxmM66GXlOn+1q6AUPnVFZT8o8veCvykIXbcQDnG2noie0dO/h+fDCsPc
bK2I4mcezxylL1ANCniky24PnyPBR+k3ILr2vuee4QLrbqVdKnaSVItJntgkJY14XGs7JnrfKutq
60219PY5+qLWuXLzK0HhzG1qxqCYG00ZbHnp/1JQ74gbWTlt8rw/SDNQ8qJSV3LS3s9el/nZe3kd
XuIP3Q+yxqXY18yddxdt4wazPl4s9Vj4G4Qnbg4Tdun17mhPsGXXdmv+xcUukwb+dmQ9wzz+aLM7
8AP82EFEpbDmh5pGkaZdX4sqOkDDRNTaAxxl5gMPJVuZ1R9RGy8YT90we2ywVo9xYz+UTNm3LWAd
0oh+L2nUSao6Q42FBNT3R4HSr0bO6ZSLMlQmyClxdHflsqr8qGYJySXKM3zs7UdSWqyrzFo3aBaS
ihRPoqsFa6mtY6rEgThB2SY3WY8g4BCQU0R/B3LQQRcSf8SBk47Pelk3TQdi8Lq7mgc6+NwJ9Enl
3qBrYcWsO2clOEd4vgy5mxfOlLCHJlJFQ1HK/1fJAHihP9AzKL0jrYmgkrsrF8W/jbY1nUtP7GjR
kTAYhwCImUBvGM+I86YL3z+cyyBH5AgXLN2RX3v7be+dnGvAyfoqh51QcWM4na4bJCapgyMsYYSk
6jGQhklUh9Bx17ylkAj8aDUwv73JkEWLnT80cuRpcRm4Tc/FZ5Bb9luySfp9orm4suhUI65kZKs/
uB0Bt7NQ3pe18hH2LCfhnXTeIqvGwDBnPgoPkK1VL1TZpeLbVrGrdp6iGurjSX91RKdgmQSQrfjJ
dq94IwjEpOpoMGpifYanQvcpG3abj6ikummLML5UpLeisLz5NqpXVniD13yjt34PluMTgXL+cICV
NtITvlsoIgVAeUV+Tcoxhcx+Yh1VhL9a4wcxQ4ADapiSpkWhG7n1GsigRUXGRIGQD8g4JDReuX9L
DZEHH2PFJIaAm7ODa3qTT8CrqXpYPPmn4lDXzZ+9VScgUXPAOAP6ua02/e2E9ygPIzGqu1OSh0D2
Zq2a3PzcCbGFx5dZ3Kou/nQi0HZfVMIjkdGpaILEXcgO6/k8Vga/1v7LSTLDWK6HkEXs9FDl2zb4
nU43H9uAaoS0nr8DwLL5798uTYyjDNDM/5tlMt3uuDxXIcilZJwoPINUbh3FwWn+hq9HRAiteWjV
zUo0VfGGE54X/y/Bl92llgR1/tZKgNPJqmZmf1rH4lzc7oRbYmoUccVXhyCDviC1hbzC7UyHSnKd
N15XpnB+VXjePQtUOiGChoYTjoWQx+Fn0UD9P+X+R0XiVQiKr+eyfF9xx9T8T5m5W9Dq5ISitojz
6mSuM2Rva3EAyKKldANjYtF7K0tfwezmMSDSihfzYzjUf/FBK4F5fH2E5TX+0r1JAdaeOrfeVFxT
m0TNJezz1Cs0w4y3vHS2mqHpPTB5njr5UTdhbYatHEzERcNsEZ9iMAmrjR6z2i1kaMAgN3g5oFKR
roe6uxzokoVNT8oVNS9m1ExT2ckLo9OJp2OrP5NQDvd7uHXSquNIQvv9mHUkQHuFvAYmsPdn22ya
lI34YnOSpM7mM5Yd9LQzYvTmmOG/ZRPecZv6PdjjIjfULi9Tk8QuadcVUE1uvzxJ6KGrIkhnT0n9
w/CJSySN4MJ3i2ZGK7tuYbZVGa8W2pso5zY0Fa0qMDIexANDk5JAvlVaBEKRv++znrm+WweNyKSn
xTpZA1Ae1XnGU/2hi4ygxARciogLYkUBRHV3ga/qdCS2VDcHoEK7PKoz4iGVCMdpXYBfH3R/pkSa
FpsgHE5Woej2uI9bGovRzg+GCwQCBQ2OYxfqyVyG4eEnNDLpUYjkl4bfjbe76BYkkFEi8bQBhQ6x
ZhptiFq4wNCxngifcgdsv4hKZQWMzKOf441JdGp56p/4lOJWQjkLBdPkbpePCjw0gFu5JK3icsqS
8gkA1nBamI0+iqgMxLdNWyKUUpRmfyAkpDiWux8P7mHDW2MhxdvIVDgXweDjSCDQrSk4IqGLclZk
fcVzfnnjDmuvlPAGqOkrwoX1P1YvzvrzuvTxjC/zUY7HYPvdBmYFlvdkS+5Yo6TkJ2LRlt2GKX+g
hv0BXI8+ZMVGQQnmDG3qgZKopaiE9O3VNDsLvhnmjIx86WKdQngbjWzT7MVSrS806SqD0tNM0dhp
Gh6i5RrzF9qXdJPEHcre7du7TrntogsSU8dFGA5ubnKMHZRIKOJipjSK3JQq8UvlVaC4tEXyj1+1
y/jlLK0xM4ZsTzB7IYFRulGnOr/hlRGAmQ+xzro6rMi4/xM2CFqOO02/W5cLGJimbog6u7lOEpvW
rxOvDbZrQse+xaIHO1OxkIpPwySMBdLqWh973wsqj1gkKy2PfFtCHpnVo/lcUQxZov/ckaZ04Vbs
KfhKvowzO5DXlxumgMVSS6XOFFZK28ih6LxHrVjj2uTN1AEIAJqR4XB1ed+1wysH5mqFO/9XxK3r
MsOL6y+2ZFQArW7PJtu7ker6oX4Nf54c0l+5MmYRjrsLmtozSCbg4KRcfmjlKgoqrRzY0lozVlgT
5qNeop0DP/FhtcP9kNm7rCFmB+Lg8m020mWW9dvjRXxzOUk0z11sjD1hSFCaS92mH1fgzcbwSlhy
QwXo5boHM2+9L6hxBGYPdfXdSL7hpd6J2S0KQU34Miw+5gCuuaGbj6+TpWxL3BfRWw9K21+502Kf
ENX63qBwVdQcFJYHRvKKhK9TztXsluale11PYHw8qaYCE4JzA0CFAJV7YgI8vcvSsCUdKdLqaynP
/6RjZPtbya6rYtdglz4pBFEnRzSVaHz4TVuDSKG//wt/6oUdz64+IwiKsqSRSGiZzEJgSpFdA5OM
YbEcG4A/4+/e17cU5nzibiwDDV0ZhE2q43SZyrPV1r6V2oDiAXck8yLk6ibn7iydwmiD8KZGBHGe
EM0ghbPPjVPzgRc3YYxds6fyzLu5qPN/xkstfRvgzMH11gYUumAUGd1vZGgP2AGwGLCBgc2V2Os4
QBG0HFbmSaxqm2Jdxz0vdLqsFo0qNPHArQ2s19CGUfNZk2QayH1ueSRe2OqXdmBd5J6+5NirWbhM
nA/SoHO05CcBDmzXUrGbbDHFH3ftHxl643qcG6p4sgq95D1lSQJ1+P3GhK4rSsNGtRGibgdDYIhG
6hU+TEqWoRf3OPuGTkrQ/Mn8QVN5Ogs39t/+50+eoHYtL0yCc7VpoAvxLogL59qJ2y6/cVVuTCgg
XXXhp54bwEm/n2emfQaFd6YukKh8m1vn9/p3GqrhMs0uX7O6sZJqI7F5lzAQESzNrd5An+pqnmE4
cRnsBzlkSuUrA1uNMrXdZdErMRB+W1ZtS8PlH5xfWlPGqxBDjTwPyQ0rXIEC9w3xTmikvZSOuy0C
FJyx4PMq08mGZPLzMhd+BWEp8KvnhC8I1W4IGrB8Q6cXjzWH2TXrFXDNGffzinylcdVRqZ2mh0Bu
FQXMzYe5HvFVwuNoqrrVFtm/K0EnecUAkZQbYWmKKzjKH7VW/KYrQ7+vW/C4kyrh8NkVAk9XPTpG
e/O7xCqBMjbq6eDaFiI0lVGM4VwJ9zZRtw3+Aq495C1nGl6zFkvv8d/n9rkV3GJQUheuuS2tQakB
PX+/XoHM0hpT7sdQK3+IjVZK7+NITykQyHARmOYcCFsXXXTfsyk4gBWIgUyMW1SwREoV8wz4MhS4
2ZTBG6rzawmkiodyfgWMQUME1yienaS4nOUz6fmH0RCu83PSyfj2bel9GnWhDzeF1P+z9ZFuTI0r
4164S7O5RccUe5uA28ge9+0czywDqRFYXrtJ7PPAhoYf/Bm1OjgdoauL+pofWVc2w3MnwNs6RBbl
M7xpXMJ0HC6eHe3Nj+utprU+D5FIXOZOD7Ahj/2eAzWKwaELJVb7xdJR2WHzCCJFHRxdozKRFXhk
HzDmQYP5USV8+PCheDD7JFO6lQ4mZEDX5RPZA4DRLESYjdT3ACFWVdA1hLe+iKNxQG/lnv6sxN0N
ApMqDuDmJ7DkIUMkI7KULZIAMeLPB6U270ai7VNMHZRK3TPSQ8Y1RuipzsO1cm2TeIAYfBFD3aBQ
M9XUzB6v1TO4U7/8NsK20VsG/69I/kYWuGTiVlosFhSpJ1nmGNkKSx5bHUAuzTwmmXU+unV1HfB1
4ZgQIsT6gxWgFy5qW+3FcEDiZRF/KB/Y57m3L/6VtdrEVKibinRoExIis+eWzarzA0i3UnAxrr87
4bxuXax6Yq1bI4GOZwlrBBozj1cphHGToWee5sOTUmJQSlpS1WjEd4MlOLiWgFI8VuUShJSuqtlx
Wnsxw14EjTBRCLp4akVDW0IgrY+WpCNJh+Lfi6OM/MdTAnTKEAfALEO7SphuRA9mPL7CWsPtKipl
XBhdshNeyqWTT3uBNyBTmr9jLXm2T+fnDXOD6F4KQV9MlUq1+zS0vGKApaL/JMsEY4o03jDCuh0j
tC1WH0wOksXdeE220FA4bXbXssPybbrmxGgxRYLDhIdX+MfFxcqfOVE7I1yuCuPnjCIKtoy6uA99
0pdh8XBRPSyT/hpEhzBXfNwSEn/nLMkyI7xZPZDrRaKO80FH2yEHXWEw7JgKbwaM58xy8Kle8713
jgDkFEEuZbd2KNtsfuxCcwS5cfxF2pgHagLgJqBEWplUWSjjbCxu9pi4TihcsZmjxW/MQxanSUbE
G0nN7ON2vhl0Kyd2oeYf2O7e8yKoqBkaH6ewi2BtXfkEMcwnNj38ZXG2rz56lqDNOpAqKEkCvvUP
caakFWawFpfaavmCFirCmloFp0g95PFn/m1niMh7XXpU7MkKUZT/tq0Kxf+u490ezo6DxwDyF8IM
Jb8l6CMrvrhqmvCK21eXKJnzgBZC5wEr7eZiNEAY+KxwsvG3o1PRPY8+4I+yfV+Psr8t7SfPPKn9
AyVAK+A+Y+h+yC3jooAyiZBZWBwdTxB6+nNQctCMH3+RiX4e7LTXBoVyGGJLAislaHvAMG6bKlpi
SY71QH8QOqSDaC/9lXV8wfSu1u362d6TwUkhaqLMsHNs6yg7gu2wuWTG3LgrX/JaRDdVzgWQX0sy
WMEfphwADeqJSoUMc07gfAJXOzP5PcKiFXMGmvavCkQvfKyF1l+Euove7sEARf9Dc71cqq/WxJ0v
wFQoziMqHDWIdNLgsD605nuAWN2v1Y8otG1yQpHh52bazKH33YuHGfTKtJc7saac7OC8ubdEKwzW
JJALO3D0O+MIV2g5fbOGLcmIvv5h73cUSoBiaULwbmIZPlMCsS8M9dv1+QOOd2Tmzcbw+MqBqLCa
ufWl0pzKgu7Q0a79nk1mOsAYuJl0xYdj2xgWMHvnCw6Q+KTxJUQB//gUj76zDrTOr3UP2MKGcEup
GYEjTz370zmiy0ZmsOkiy+ChPhSaeDAibARtqaw3C/bAC0NeJ+SUSHqLeyQqg91Z+LjJyCMs9dCI
Ig0lgI98CB1E5IRmEdqMVun5v3FKb0Wq6CiFZpbOfeJM2Ephi16xxTjGNVZ775bWs/jj3b2EK6D/
/l8nfmsOA+Ah4P8CTPp/AjkVUSGJ4zxWVyo98q7h0TXiQs54Px5y4O6V50TOKbeVwA3p52A6zqhj
GnwzsoH7qeB08IUIEx4l3dic9ODar7JN65n7jtL9sPkoL2JLcN2dNDpnpBDzJg9FJRf8AFiN0q2z
jpwf4e5V+u/AugIM6iPlvNtYtfi+H20TMtsyiMRYoBOIHaQSDRAhHS0hLYtXJrJHLJ2GzniOX4KN
myoDzNpFHDImlpk4xxAKMKfCisVU5bg2/jsNGkLjhpCQ+UrVPhLa87WMBLW/F+jdozfA6kQCRecv
KmCIXFzfgec5ZpKNKjHUjf2DHuC3vfuWrNvYruhs243szjAz4fsxiZ4BX6ObU7Z8ncyKAc6DXbva
nEHfrm6j7yYiKHIFEfeWovykNYxKenLOkSgo12k3rThRG9WgT7k0YQFuEtXcHrr13PrfpkRHvUND
S9ONcKyBps/3k6fIaHKPqx9ApGcRmGAtxZYOjQbD2eaN8aM2f+pTnFRTZOSlD0XPVsAYS6udmJvr
6Irjz7ekOQy1DSk4c3PGrrQErg8hHRGDt/EJHWrbvswTSWuAHuMbC2wznPGX/5jLV7m7fZ4oi8Nc
6+2Ovm9ikrZMQWPvLFX1HnNDBLFg0O+MoEKpJfuvIeAL/TwGQIPh0moMEUqor4KKhR3Gi/yK0Xuh
iJE8GQsVPq9DU8zhfBZ6aomIqNqVSb0hNcwFD2AuPuFb8uQT8GD5lR4V+XZEbFy+B4wOEws0NChQ
Rzcu8PN2yJ2cRCf5g8dsuYYCJIlyYJsYdWyXK0frB/Slisk7qjuNcONqJwTwkfXwOgaOXWVp8fzh
rJNdB+W2N5X9kk8mxrReYTR363Z+2Fo2PSML0UCan2S4a7KOXhLHlDnP9SfGAAFKQ+sR4BsV/l9J
3l+SdBM3usx8/VxUv4/B5I8xv9l0L/A0XZVMPLX/lugdngX92jAwq9FyZsYn48kI+DFV6AkPCJB5
XFiR9knYM+zoiAYahd1jinKTvh8+Wc0qF9UDMkHdQDEGZlRgYyqlyG65zB57TkNUShP+HvpoVF+5
uj6dXIKpx0GnlWQTA3prjK4NQWMPrYfif0/30kSAXxK/lCEaOYlj8vUrCRLZ/tzIyv9uQVqn5IXE
KxVwgTmoNGzbg/Og6YOGer5qaMSXGYzJukHmaf9JxKyP52yNl6de3H53iFGjATB9Pb2vCTQ4RHFJ
beFp/vi5Zyy/LwlNh7up/4occD6FvdMeO7euvoaXNXDVR9UpxZGRUEXDrj1Su+WDVvh48lB6qW/t
ngROzOnhv8ISAuEWgeunHxUVZoOPlBcIT+TeHd0Dq9H5+qqeJ060TxDLmR+8h/06Qblvo3Kp7DBX
gtCs/n6s2PxACCnplkn6CnCPEez33cmqU2rVWaiPR/BE7BRTgfecQGrwZSVfKnRpnkieA7ICPRqj
olH6zaQEeLVUlzqyD8s3w8AFzJ6zNQDQiKszgeYk7Z5IL8YR3DjvVHieD5xiH7q+ubIetcsN5o6K
7fwvTmjzpm96M/SLdMT7O0Z4+QRuARfAby2UnUv+aoOmLOzr5FlpDLxGW3eAFc8dsEY4cvuwI9+E
rI/Ovioh+KFFQDJQOToqUEKevTvfBhxSQ+y2ng9hhxfG5vUGrCnr5J6wA1tT8tPbMXRQATJpkENC
BtK34MCsUO2MSalbCWwZ6VOeS1w9IudP5VGpNUrRSam1ZOi2mjgcu0pak6owYBg5xgOhKDL2cL3s
8fKUxS5hNJ+vVZXETH7a58VEGh4fB8Z1JJfWvTRlgMt6DNISHRIRxDTlhqO1S2Sbl09Y/kiWaJDG
jCOz3ZqwbZP0U+ZuJUK6u+cD36WnPgPiN8Ils9j4POQQJUhQlTymPUTr5pkjbsguKwrfhjetTp39
WmLK3fjO+PANI7FL2i7XoNOXKSoQ4l/T4WkdT/gU/rt0XkEY8N7QaGx9ZJFBJ3v6m0maox3rzgQ4
QEs4dvsVYzB8xj9REJrJMkcpNbJHnMG+LB/ebma0SQ+cFMPpmxmjl2eKOFKBSifzSSx3jJlZg7f8
yOZsYW0Q6trcaJNr2NqgJcudVi6VT7pNBXSskvIlIeHnuYfODzoVDumK5HPEChIky/wh4ZDNLYz8
Pe1oU2sx152+3oc/H4Jh2snZAd+YzpQ8JE9g/iEtmuhtAvHl9dmc4JLpj6kEdG9zrGIX38KcyPMb
PW0a4a+gCfQ5D0cREraqVRPg1dbzFXwv60oywZIJa/I68eszsP2kDAKC6XossRFqr1tof0MxXkbP
i/CZNv57okY8mil+jeQCspHcIJtDGiW67eSdexMkF8H9SF3JTPUIl0e0VEatesyvVeb3QMx/AtsI
/WphSyWuAMI+CEPwzvUyXOIo2eCJokcrr8rZT2GAdEDBrPL+fdjyIfbqX5tuR0VQXggIJBBH7DOt
gOjao+DgDCTEYHtJbOtaqW19Brmlz7e4OBdVq6E7P1MaNCJX89lWW8i0Oa+N0cOwOgv0OKkQXfbT
JTg7yVwvxl62rKl7GuwVKUWnvrWImbtwBhFy9jahRXVhsoMZYMKeTucmXBmm6L9jXt+4IrmUwHo7
8FVA2Q1lpsqw4I8Kvla0TxqF8snihkXn+gX90lqszdd1dHc2hV0psl5OfCR5EmGLmRXJcmSN7EYj
HyPngImii9VlPtecTnKbuqJl0JjQ+vmTmZWcBfGMrq+xcsUnh9Rz/0Q1zM+QfKaGRujzBppg5KQ1
mql/SgkVl4LTUF5P62mJ1WMnG3p49xZk0Z9X2sQxizaEcz8sin6vCf8DUkONivXQ8o5rAbhzZC6I
f6xvcmkDshp/IAIfE8ZXnAwAc6lyN7UoKoQPiUi3PeEnq1BUPVbXrQqXkC7d19KmOSYhu/gO4q29
5HkHEPrJoV6EbMPQOqIwsLLADAHg39M8ENLqt3+x7OBPIJGhIHgnN8HxGR/oF9OjovEbhfELjhRI
MAksa1pzzCXuBpN+RkhisnyOAZVwjJYrpuPhg2v/1GnbjVhSPZ5NFFTjkll3oIPhdA3RoqvmPl/i
JBjw2TMkKmnXnrjkeDA6EOK6WDOeRn9a3GF/mWDQJVCUf9Xq6vfAO91mkZ45Y8bZljzD6SzxQdK8
bXgbafTLAYgvoIVmX2FkA01FO6xGmh3ky/jrT4Bqv79zVoDpT+v+bcIBMDEBSZqVuMd0WijV8wSd
ZRwGBLfYFG5Nv1Zqmdgh4czAiuJiwYMx14O43Rg7FMLJbKm2Mcu7EeaPc4j2i4bZd2EqEYZeaSVf
py2SQFfCnDfNX76IS1K8E3pvzUWzmFih7v++WTCNnJgjrmFTi3UYMq0cbR5A5en5XG/WKTSilHJi
KYcbS28BBJSA1qmOdfZeFZfjAALn4JrKtwmiQw2DSCshdeyFSKRGUcNQCJc6ns8J3F4xiqlAWhtu
Aa9P43HENzXAJNmeOYA7pQ8pkYVL+sbQW03tA49CtjJ9cdc/WkSOBPGj7HIh4V9+DiwLp1Bh0Tks
E5ksARKI4oQWfNUn2FdtPWOoneyMG0HT9T4kTbCiI2uaBOBM7zRlz51PHtxp9BH7nDW2f7PBJXnl
TnTo7NGiky7BXsafNAooZPpPAkJ3YBGZ5dAiomBA6Err1xdlDCsa7iM8uU0PD0FWEwg5NIvS+vCZ
kN0we3Er54eCl1AfWZewyoFBPtBOHIjEGWmYB95a1+yIGRgGgy4ny46TlP/nnAmfba6Rj7eQBnIM
LQGXZ9KhEWEUuj2yMiCubEuBKkbBBmtpidEBafJXmSQT6lN1e4X7f0GhMY7ZntMY3R3z9IV+a2OW
sK5V6mHf8LTtNAZZyit4yP6p/mmftk6GtVrL3zNzUdAo5tIhDepIzXGUOnNidROLpCJuA5DyUJs0
BapMB2MHa+3UKfz2tb8XhmvqNIiEy7IbD5B3exDoLS73VaEynHb6VRHr5BU/UTd+dthIcXK0XK0U
PWk+p+L4UHnw5pZpkUuGQPOOg8k3r4FnK6B37Ne1dysDl5M6mo0WgzlzhgjR9h08NjYuMh+P5hiU
sLhIPgMc8Xiy4gFwd5wjYh4Wjvidh07czyYtPPQ1B8vBObfWDtuR9uEQrc3Sd7oNIBs/gfAnuQg2
lm76kaN06d6lNX0YjeQLt5bZU+RvT6WWHU5gKGGRedfT2YGJNEm4tGxyXtDWSwztHnnimMeGnEwO
zAefUt/cikuW9V6MYa74XWPK/IM4mSebDoZihYmbkr4pZCRpPqfNSYtSfryfwlCC9s1gALwoDloA
N4YKkGoAOYWs3SqPDaBZa3FKJUwmM28JE9NCqPBah8temdlS1gdi4UZWA+aQ1aEJD9DggeG9+/Ce
E9ASH/42MSiLmW5xqFMmpurE5hJQQgiPr2SHlR7lgj3GNWhBv3XiVuJJ87cKIIKX2UAo6WaxxPdo
TE2i+W+tlFMmxkO5IglIlEckRWMMLhv7t7nDxzCJr9n1uFTipkS/tfZs9Akd2keznTlQSocflHWI
4dV53/79C++RsE9OFiYxZeJ1j/xghxGAlZt3FZQr3RMu15h53KEvDLllxaP6JCUucZKUonPb7nJY
r9I/Zavqn63uLFl5uoGUSEtXImUxTD9dM96gmWhJ1aJuP7qszRB23O6Tp45pXHL+F6O9wIcpqjzW
oFOYA1v7oYdrTe8WRgzo+g3DgssO9x5hp4VXzEEbO/EXE7qRqIScd3yxwdI/qrYxdFNxiBVHD3PI
fkxmYQto1O4kzsaJtAbgsER6KDxopFmHLrNRncdIjjSYY1+4XcKAKdDCAmlEAWWz2Wrw+LrRhXNg
arPtsfSctpKQZmDWdB0oTgymIZJVg8y9tQY6tmEZtMrseYdOuQtuTiABAZ92Enqa2JPmrQp7yTa5
XHmqeF7BxZSepV8B7QNp8Etqtq41TVnpdkdPeZYF+WJDfAhCJwsUUpKoLbWRGbFHuBp1f/+p5Vnm
BB2OCo2l+mG0tGX9l3iyRMQY+MnoCrRitiKqMCa+I9ojdt95wXcFAyTVsv+kOVf/TM16c+qe1hKS
bdXrLJhf6z2E2esBwKNshcyVnrs7SrI1RE4PuNlk5VwExRXwsEpUiCa9Hqal6IUaDtjPXyR4O7Pp
meSkHmSAQkWmvkKeSzc66sAUW2CYF8pDFDV+3W0DWguwaOa2OpFmLFHsRDpX4ZOcuWXRhlwXKUkW
ejAUFXQoM4qcNViwvFw4jthAes4+X4W78XJopgjD0AOXzVTIy8OecmruwscTi/rOipygDVHr8+ll
yfL5WMi0rjnfgJkP/jZboZGa07mIxVwVg9JFqi+XBuOxGovvSVkdoEVSp7tcP6qo9NvcUw+cR+rp
lqMisiqEdgrgy+RITZtmz20A57e0W5MQeDxNoalt0/6IG3WIckaF9+4Io6bua6rOgTvIl6vQkKDN
Lc1odzOYA1yHnZgMwOz/FUYMvKYd71qqCu7nah/auwaGF1wp4JKGk1kNA5eSv98DGaFXNRjlIAn8
U3sZh/oNnUZhgeRHScvWZosZ5cS+/GRLOjtn1DFlXvdQafmt5Xbcy1Sc4iLsZ2ZruDRPniax17tB
JDAsLx2EgW0AeqBnoEipNBtsTZR+7FAFq8tOjSFKPo9ykF3HtAfwUJLafGt7kXjIXRD4972TzTPu
vjmOMaPy9J+Qj8kjEVDSnbCeXI36Rq0fRGlrhQ2JZijMp9+q8A9vuz3YgRgE7XYxKuNLPzSjGl2X
TnbA7qlth6nHR6UkFC2T6Cqkij6iYfobBi5/6VQj1HNtRyN+NnCJBWmI6bXwwZ9DzziTotTpzbWA
zajRb6fGYaWCvUyzNN4SCY3/OEveSXk7mq5VVyBRYxPYCdoGHw5gwn/O+ZKMBmP/RdYGe0FHoos4
yf3W38kSShPzgsPp6KolJkyp5+BAfolvfwTTdxouVKX6TuHLSXTaX/mIMAyAQbXQM+1bmc6I91LD
MoU0UA7DH5xx4cZXw993W3BPj319dQTP6V24PSQq7W6sruQUssGlM06XxYYnw6nRWdDeZOmOPbzO
cVexYT5fQz8bX/nkTk60IrycsTErYdhp2NTPDXXhNTm4F+ehHOlOpYANajd2pWZfoARNpj2kMWFY
AsmsFnSNNmYpDLIvskT/iDjTEnk/DGr7x1zuYy/cnMkflCGk7/kE7bNoApckt4rIj7P9Gd+CivYA
4DssJP4JkLnIfGEgxJH8hlNebAS5QHyiZV8Z45hSFOd3TdBjD+CSljOtRnFBm/kX9JF5DcbAlsIU
9SgWAR6WIfedzd8oEXE6f+5sSEG3EaJEgnUL9bT3KucjTPUBPvfGh9jSrv0UED0SbO7W51asyA2C
usyt0G1lXQFrsaZTSMD/LKJ6tIgoGlR/+j1NeXhP3dpGCWnxibEIzGrwXbI9uArca6gcIpZzoMog
e8cjXRyketc4K5XU01VbnbEfg5mCySl+7HcYEHt/aVkpin99v70bAJ53ctzFzwEb/zcgMROHEy3h
svof5NB6yQJFydvhaJ72g+QXPeCBtZlB6iPfPmlolSa42XLWn/7hmrMRz59pZRVEPwG/zpaNBfmQ
X+jSSLjbOBZPdBDEE4AW5nHDk2rpMzDQ0HaW6CPKHxjZ81jZx7Yj+3tGcP+Lnbwcm8Np0KI0o1+5
s85dO4+LNDqD2h3XPDuWbY/MsEfkXErpQ5PrdHEcU0OpUvZPM17HJOeeQTmnGv7RJh3IYTuv4eF5
UcMFBVUr3riT+9uI4At+V7UNJodqr25Js52vIQUBm4YEukfnOPPwAtZcX9rJAKbQKLjbZZy/S8EJ
RMNo0AVnyfruTYrOrCxFb51aZPz5WXUYAFx3IcsBx8neuPO9yoA2sjemzMxwVoWJg6qoFk+NB+vo
w2NCheBoCs6FG0LR6QxmUjFSbfYdrowRa44VtYZS3K+4cT8L4jD6JTjcfRxftvKjUFYgdDLgwxUg
tXgCgfhWRa9bdg/72d9MkLwh1o3Oj6U7yU7WJPJrD4iINspLgvART5sa3OQcsdnxezNypIR0rH/x
kKa04wsbAPFwgwpY9+yPrvfBsSs+u8ykx9I3P/vaJeL0H1x5H46VVP8Q/b5jWVaHqAopjzVhRpab
X9LxC1eWlHGm9LAQe9gK1gpMg88vTOXrkpns9sL76c6T7tAOEu0I0Yr0QoP2lZK2x2Of9SNd5yb+
CFgizGElQPmugqvGuQV//0Fp8/HO28aNNZaBFU4vB7FrYcmPgBHC/4yp42NfDQ6FqUi+422fkN++
LDfOX5bKQXYLjw2mPysRcqSca1u7wKpfcHtK9gZqBdrYnWjYcwMkFZdJ1mbzt2hV5SPSR9r0MMeG
FcnCmbzrPhPs4PLXncRreZqHx9lgtp63i2/xodtzjMUDnKkXev1Tmzvdgkr2Xy8gDQftL6LUfQYq
bkorwvDaJgFKJEopYXDCrSYKuf0okaqwf0ugxVy3E73ioZ3rGDO5pNx4Ury7W8pTeZv+RC/u2oiH
eNlJk9P6xkEnaLkL1oEdKcmT0AYAj1iMWPRzp5JuJl9W35aozrFRbDpwYSmUsPsWRyeO8JajDniM
7hncKExaYUVeZItvP+b/j7QoHqeJQ2sr8cEp9eZfTtc9arVEyK/K+BzvopMTminxa/RsOsnrGAF7
R1h9BKFPVKUA8/DLaf6RACRBHvZ7O0Pn0uty+oXO0mLDWIZFJ72/NpTRcn7vbLgmKT5gGGVcWXw8
mRvHS5jv3ury/VhbLhGeZmDWEuc8oM+BDGu23P6owYASHFH9y6TnalHrvHjTOchFqRfbTZceTRsF
PJeWfuz2sz4ztjaaCxDv/ZTn4d4IOQQeUesd28MdcS4T29L3XLXViXjLdk1q0elD1h1/P9mMnVad
Vp5JfyOUJQxPamVqMRGTpm95Rn5dhbaouhIUsR9aNEpwo1GepTaDnd1tu3bEnBF/w1S+WqTqp04M
XjMXK4FIl+zTCqfCgW5cMVvKhZ4L0Edkv09MemOm/tnQ5ulSNxS+Y9zs3PE4rtgM6aY18MSZ3x+z
yNoEgLS6Yb4NGHq/QiZ+heWw6Oms0/vl06BteLaKv1TaWcMibdTmIoSko4d7DvhwPUp/hTXk8DQh
/gsFcWFxtA8YTVfmKqaUE/MCwDqhHNa0R4t/APbw0uL9upYCXRuvbtMgmeSWfiNBnhV0VZeZZ/ex
nxXz7l9CSHepPc+FBco/Pppp+W3GEUlKhJfAOYrXrZHYfN8bU+PDwKkxboezyBfW/Lfyls76M0iT
NjdOgl+vb8gPExvWxkyyJB/B2QZkIKXEz+MirxyZQGw5NWzDnr8O5FLaWRghhnl7b4i9qq5+5G1R
4Qycg3WvSzw5oqjm3+5PKakWEI8Sp3YzwP4BVJios6cuQCfY7GbAKVmmGRPT8aCNfERmmswp62X1
/W8yUTP3sdPkmuJeNDxnDnDML5KxOahEcot3tdCyceCvVU/WoS13vK0cGuYCYZAMZ2w2Yvlagcpd
+GIRI8TtaA8M4+zxEbIFAcUqJ45X0dxOVOYBii43cScHgayZWlLI0riHldZwFG88BR1Z78w/N2HC
JyWaGKhexIQs/Aede8otZIgcoC1nsrFFmQRhrzi8QxUUKC0LFnKYyYHvtIynCbtbKnUlAVlwkIbe
UiDQxBWyRfrwcWdL1Gjj+jm4e72YmcGMJ5lnlxKQyKcSCgnc3Uun/pyJsNg0QvCd64PzvmNEcmnw
8HEX1I0w1TRE7fCuxh0WIFMKQwFSJpBT2JsAOlPRW2+bJmbRsNkmOvN8BD8TKseJCixyJlMUdXfN
4xS6TeUKxuiFzABTHCJQtrMtJTyY/KRtJHYuDGcFMAnj6ob13cahguxn9iEDn3Y1qK7Ef5x8oNgR
LV3MAVCK1V04202bsR0624Q1lnYzJ+PWcatDsbv8b4e8ZE2ZI6QX0mHPv0Nxpzr9xGHn1x2DzxCd
MfS+tqGWKu6xNvDGkfwh5rKmZxyCnYCSQeujuXYGNjqz/AE/ToyY67rCaXjSk8ELZtXIXQanI0Vh
DtIk0o6jqp8uZ6TTgOuRU4Vlr1N41GAzFbMgy19h0HoOD5IcABNH0hn8kitcG5eitS2t1MGU7rEU
D/ppNdHbUeTRwj9uIsBfgeXPD+WuSL+HydiUpTdtwqnCRldh2rDSfPeDeYavQiCi8BFZPA+isCAx
2zSNYIUoYXkpp6WlF7X2gCuNZTLq2gVHC6qTBEKWWdjIzKT2oGZr2qwnp8wtSCLh8sB2i5RNjM0k
cPf9s+qwooR3qBiqTKzGBAsczTxs2kfAdSRZP5dIlurB/38MpVrp2n/KhTunmJfreiC7DM8xltI8
pivRDNHsxuQj9jq9nN9w8ZLIXdrrPn8jqCCX6hJ4b14YoKAw2v7Z+DChILBMrm/su1aRxnRa+rxR
FZ4en5DANckZecteJWUg0D14iqQVdBq1GjxkPjkO3rpSkJLAJjY3dFA5uU42V1ZqVudPddh0ELMN
C2fFxT1QAMqvzLiKwHH+FR35L42vL2722QSqLMryWi03DiHscEJ+akN/xBFeOlKCRvuYE29GB2f5
f4b7MWv7RpYDZ0sONhHvYcHeCKJ1Q5x1tQ8Z5TPybQaqQ7HqygiBk2N0XXmLQmnMDYTwkSdwtdWt
OcN9BvoDXYpka91iRuCeIqJifeny8Jd1h1VUDU6XAouVtrhjVrmSFj/3+Xm8k6EmcUQ1RVYQNJU+
uohtgf5hYIIFYjlmswJLVGgNkUDS6gSykWWVT4Nxi/NX8WNBa9iue/LTSGTeE2X3T6m16b1LAWKs
36+CNUutrkwRm16jBPbfdrHBglLLONYCALLDd956rNnmu5KjE0u3dbr2WEp11Q2nHwusEfk7mMQN
dc2X//P4YsZDaCvjvUGSLFKnPpYRrOlVL9e4jp5pkVSDZeygFmadj+RhkMXqGW6zPRzIcXZd3Hug
GWUNvTJu05DWwwlrEw7VBsoblTdFAhcZdmHtO8BKXJgik2x/eBbmBGx+ZsoEMW8mV+uuORcWJFED
9S4Q/+mBcSpcDFa73QCqadM0LQrSPS2kzARlYGr4fF1dn4zo7OkL1HYNigX8Q1/pDTr9RoB236tc
9TzKESvbNmRiiII8R8aI2aH3zEls/tcKb7y8tmG+NMCHe/H/Paed+gT9TnLCE+bhRVx0SIhL8cGw
b/MFGl9I8VPDMWgEJl8C2l/el5h9IH+O/WsU+ABd1Fobxi5oNNHClK8P3xrdvFsncuP9Lc3Fr6MX
10qeK1D/a7mReN5Un/s7lwCiUnSK96hYr8NefVJtbGkB5caBhCxTbXqXm9ehKkU2wdO9DKf3H6o3
WlbAc3bMIAAYcFJw1Ui6r8Ys0Kuklzghc7cgpxWLMROiQnzvjP+jQsQi1sQGOaJtqN05IT+Iyc+Y
XJN54NFIvKhMuhUvfyEUIA6bBHD5tcxK41v0X2deje/vgVWOnGVeqPVRrpq1aUTD3a5HKLw77Qgp
FCSIkQzxj/gs3AheniSWDznm/WfomDiU9i9yqKfhEY5ksJd4aCwwLHLxqt5KhkLOT+KV/FQy4REC
UGrM2HwlIWMP728zmviLw5AHme2owAbFuU9dbr2JTT48gp9lyuqndGGT+EeNKhcQNAUZ+NXOVXI1
tAwgAHDkryHY+zXKEt6dxP4ho/dYq/2FJT6+MmZjrti968eSz0Kt2rEyF/GYBVSRDium1mgW0u7l
D8SaTrP/2x23Gk0f/h0FKLODa41IYF7MQpYAO6g5/2ZANG8LYrK2oV2cxcrfbFUhkqbUfOoKHCus
Ln+Qpt6o2Qq6FPMNAgaFXBgzaPrpGfOvGnprrlDErMCBJFbaingz6DFbrra2M20HSCi2RaKq+Uie
3ujvtuo2GLHvvpbX85zG1iquUQoMe6IDuivFWNK9A/UMUVM+F5gWXahLzkpsrgYoBCj3bRImHCS3
x2x7qxXmJONHFEVUq6TvUSUklr5L0O9NsnuaCthuo7E8TO/S+fcGxkMYCL5OmK9t+i3bTW3e8qmW
Opj9DHfKJqWuxZfSEEkqwE2uJ4iU51rgBsEri60nGL3CcW/q8DQRv1YYdKZdX/smDDF47ojuT1p1
Ipr4ms2QYzgtFXYRf8BN17GmhoLDmxYUkx0bbtNE6Y2klfi6xN/X9/w4Un/Qijl1EHCm3ytIDyx4
P0YLW3VIY60IAhj6ac0Je/vuicmugYNm3UPZq2zeNA+oL9X6b2ukT5Oa4RL3vkXasjtdONr9Dm1+
Tnr+Qd6CJNL5THBbQE/8lM/XP8+twZaV2Yaoh4HGMS0+9E5G/QxU2nwfN4pLVbLWbBpn9+QfEpvj
96Cea/MMiwmUUICy4ceyzRvQmCoaAwG2+Nl86oNukgILOOhHRxipUhSp/fdTN3YPlJwDs+1YVJgt
9szgU11KiUVHtgebBD4GdISitnA70fCJupXo7XYIuVA4ZJvVhpXHBHbzh1joQn2sI1LRS6NFPWmO
O0MMdgsx9FvD7VyH4IXpYIoPoDPYZvGIbUYcYL+dBOlZweYlG5PSojKTy/VZ4oZrTVhKCvvj85N1
VmZLN0aQ5MsGPX2LNRbIyCmWeId2qC4vKhJVp0+3V7JHj4rVSVOuCln+oxXWybWtQD6cAW2TfzZf
yp3RioBcmCYyDVoS9a6cpYecgAACyCXd45/bWFrHmOFtej3XGkrYLZrCp5dotskOh+40/QHRGosu
r1zSZvQHi8AO8iJjiS2gTQm9M/z1VyEBPoZQ0fUzo4YO1sqGsUmwPgWQRUrCw7BR3HiO0bdOyUKk
GIurTGkqf9FSMt+YzkEaL1fmS0vWfLpn7NBOBhKaS2qf2G3o4ncXDP2ZBmG7qEEmjdmqc4HdOvSG
0W9Dm8W10W7/MZSIgigNtKIdjIbqfr1ha5EFJlaJrJ8b5al26iKRw2mDNAqnMzKXp27uEw/QAaqD
hwSdIB8SGgmyFargS/TXWykv6Eas1iRiXSCO5f1pWIO4nO8hxnj8bL5+id2BJiAcvgTVaFSmE6km
jdzRQicxI3RxWbzFKOwdSmypZXnxUcEXc2XdqSrtTabwY85o8Mq1oJQDoWDIlVutMGDW1BO9GSlj
QlP0zqfQi4Tll6WeszSs/HgDEFfqxWSvi+ZddJAI+dG1NV1We8mtzMarXV9x1J2/M2Pm7cOFp3Nz
aQqDbwfrp8iHRh9VRe/s+d5gR8RZNLbIolACuqb4Z8qKKhc4+JLHxnoI++p1HaqS8lQQNjLLDTq7
rE5K1/L3Zrg+b/h7wkCMuDN0G3kTwUtujsFXQ06ruGoOJx3t9bTCC/umbcvv6Z+K0CQZ3WULSq3X
FBUg9xA7B1Wse1FrnByHwA2GmvuTXjSTuIQBxAOgDHVOGs+PMOvVhRnkBrS8lyOy2hMNnPl0sZwH
v9/impujjbszms/v6FnWAsULUS6MdUR7ad+hyhlOn+VYGEL7tcsO/0CV3fwKXtlxFNTGZb3d+6+T
AzZscbrk/X08Rlre5QOH+FwQ6z4JR4oCurseMW0b8fn42mXC0zKNgYRg6hR6/EkEQ+OCpWmDkO/3
uJaF0Lkt2LfV0Jch2fV6QJspGAIex9OzjnuNTmIRn3k8/yfi/TXAJkPYkoEDdAtBUEYa3cOKnBkh
aQSl6qFx7FSRWFbPLqcFtH1XlXnH+nLIWWSZ2j2ifcVHCM4uUHnt7KHPMylhq7rRTLNIgjrDORVl
O4Faxrsm2Oky3anTGAh6T74UKMJ+gtZ7U8+Gn5kEpwblVjBE3ponZKV1skoguApKlLomGPgPz3o2
2uPkowjb7Olubm21Dm4/OOtVemHOxMdKN7dIDQ9qwk0ylzOH9VHm3MS9rCntPqVwyNr/kNuNBiVy
Qm2SRs+OG/zb+DVulPtHaApBBzguAmUfswG2P7p5aXOid2JfRnK4esqYYlV/39lxW4EtkTnz0+f+
ZIMB+8k4BxHnNsEilW49e92bjmJ+9aa/p1/0Fc93KbS5628sWjJ5u6UnCS9NsC5uy9B30Y6v69hd
F4EkmqNhikzMwS5dnWq9DUFM058o0gFDnfjYlgJZr/Hhm4Ww0ZV7A7kvqjVt3MI3L8TGHbsUiTRZ
z3mt9nvEB1H9RjpmBx2JPOlFHIhvHrwp7c9lOcnYfd0m0BlYD5TX02wZeyqWQJ1R3hpVnGfJo8Mi
8k3VGMAPxhsc5dqvXoImvpkNHZcSG5Ju7GxXQR2FmbLnU2B3ZrTfGuaamoqNrrGHHICLdtqTsVHZ
ceOm/ogxEMdDAe3R60ScuhMnaRxViAbQ7RS5WbmE4Jyzp9RA8H1Shl+VH6rQ9t9D26JHdwLcjS/5
PbOvgHYUHWW2VLB/K6VGp3r+hVzdNgutvcYtFpwuf4y/VSv8hvFC0TvcWMXNPy0G8viqWV4RYCFB
Pc6yM8v6m/HZKScBGMDg9B09L8cH5ebv4RV9FKj8HsY0tRpj9Y6wO9bo8JTWq2zcdVKSM3Yhvbg/
zjD+WN0Bj6WLGB+FfA8Ly7fX1+8LrIYM5xUG/YRHuUL3hj5qdyK0TZAm06KkFCs5N1DJqEQMX5ce
UV3rFuNtzNGiRg90bapmjx4yGgVtavfWtaQr3pT83k9rsr26c0YqM3QdIhoIAoC0PqJrDDHf4VGv
SgVXkSzxZFn81svIU8KRkrKVchfStWH3UzEDpC5wy+sjelOHiFyd9iO0EJiJYibfQ5wMTGDryW3Y
MTj/2VNl7zs7UUyotxX5lvE/r17CzWpx/GE5Y57TgYjHpeo1lwsa3fJuMD7iBAxGRwKiN7l7j0OK
ODx2h4sN2jtgovF+3TIGvH3enmpI9tAe8JwmLBGfN7N4lwc18VFW9fbhyxkKbyRd+Tc/p5uzUfuT
BJldm4TkI9LvkOXsFRviW7eFOIl0LjDHM2WHNgsImydaFfvEVVX1qeQtQAXvJ07KESFFt1q5RP+T
YEUEUvoUmSMmaZtL5WEu7/Az422Oh0+VVBP8sn+tDX79zzH25Ryj9YscAvE/G3P+UXv47xxYp5mp
q3qjbYaifNAThalPh2HOC/883OtW1hQaV2q1z3FScJkCqBCTOFEfsAFwPoDTDC4mXRZEPJsCFuLK
g8OfX+L5aHHtLhUxAxvjy2m9acOAuXm79uIZMZ4AWeMrtXRm6K/vzzIqxY443soL3Tg9fef5j6sT
Jy5JUghcdteJGTTXPDa/9t0q2q0OnHXid9oNHMCBek3Au69JNFmLK3Z/SyjHCgPNWSU3GNknY8eH
mUd3yx/xsJBTpXiLCZ+MqmHY1a4dQQqY5Nbs2B9JOgKfnhwJjcc+LrriFsxfepCJ5gIJZS76kODx
xquOdW2Tum4Sp0089uPjDsOvQ9Q9Z0Yh4EMwxEuGZrYiyOD6tvoIQRkcspcqDwm/Wvh4s8V7t4qa
eNLmPqxZdeEc7aPLLthvl7+ICToqKCO6JpFqF6urLjwHx4Ej5vp5IkuEMwLO9CBlyTGm2ZndY0I4
m2Ks5r/wcBryiYPwd1FmDBix1yg8pqBsITN5EFW8Az4Kgp+hEZWirhQ4CVPNs6Te8Wkni9g2/jX+
u/ocFuqJjvTZ8ou48FnSIGGT+NnfZ/VylQ0WfD56nfYoLFyG2BCGmO0Z6nTVgqQx/Cn50NzpX7UN
vQl/puHWs+i4baGnm4Ouu0b6r1Tyx6U6kl0XZ/y4jE6CW+0Jo7EXNa/YXeAMfzP29657dlKvp8MA
gfC6GhFh+X+ehqjGForPjpbSFJjEVWDXxXTz+Z7BuPG7XtXlt2PfJ4eYlA/CeCMEdgAORuYtB8Cb
v6t3yiompZrjCajShhOd4nFtTgewdGjK3mdKqlYF2A7qJ4GC57YB8BV76yK8juvp9egogv1/rx6d
qiyjLT6Q+J1aRZlD2dFzxxAjxF0weJxSF4I4IElOGovTFDrDDt/1oI2jDcjhe+nDAGrgNfDTuBp/
Y2iexFZ5gRk2LdrX7g5DrenSwg6p95fHJLZ23JGJ2VwWwfCsdtnFKKQWNMgDsTh5ygMfngjGhNuP
H0wUj2D3hMkbi8r5MS3s5LOzUEoXPNVtWr1LJxOnSKCi+curAAQXU6cJJ2S+DrPMy8XTJYJgJWqP
88tTM/iLBoqBpH/DEbrgqbXCmKnP3bXG1xMkcLUMg5FfaaIQnqD8Ga8o+XQQ2FFgZnvrBcAeKU3n
/kug5EZZSWCCAe9yUfjz8g1j1ss6WoF6fwHK7yZgg3LlkqlpufO+FDv8oadqSTDhtbhfqJ0Sg2dg
qYzMEe+XJ/ZcYdCli1odp4fuW5Zd2+5sYHrr3B5b2CKyNcc+2KnbOQTXkDa5aK5RJiWvTn06cjpD
dFryvhK/VSxZn7/Rfi7eudT/wRreACXZfgqv4WB09m4a14i/hMdTjYlSConHduG5l9IjY8LOpVS4
OAWWbM5+pbYq2V0uqWuwXfzGdcP7Qsrv3/LAXTaNIyiWvtJdPWBc/kxCUtOh8yqjyOzYqt6qt1oy
SJiRPtawrX6V17fk7kWwL/jTbQRRnklQhE/0eP7oOeEdLU7ZBXAcsIPeN1eeB07+e4fp5zl9bmsj
zqL4H4oZHMkJIbxHsaB7BhaA8IBQbxnoe/Mo+gJJLgw1PFnVWE5Ud+wPkqsyOelaRjvS1CxMmkyl
rlNAdVPwASC6W4JZNv05cDbnzwO+Bubo9q3MeP02ot66SO3ZHSIvlghbdZTHqJdLRwfmA/4xQVQv
r/5PjecHxKTKzV5Q2nhY6ckq1R4a+DZ/yPo7x3cTc2/wKFZPuXPu8BzVlAdHjNYSeetzYy585Kq+
QiAhOgWj6gbQw3vLPhakokvKq8WonhakdfB/DyCH6wYboqcM4mDoz77OHvc4i5sxGb3zTC/JCM/B
XYe7RVYN3jzaElLeG91ASHHcxEWBFsitQh87E/YpH0R0zXbWk4OXLQ61d6Tb19ENPA/sOd713xs0
A2WVHS5u0X96CJSfnChtt/Leab9S6VRtQkIA2tUNQVXGmTUN1op4FOQoyJdr2oofY6GxTHCq//rz
JF97LPc0OejyZ77SR3vH7qyT1DVvjco61mUddqmJU8q7jnsEdYoYfZukMAce9bKB4TsDElGGW3Gt
kEHeS1knaAbvG4pqYJYuONWMzFOD0Qquez9OnkMnfP9g/4CkUEoSUxMALifl4TEt2WCWOx8r4Sx2
NAAdoQXPcRimj9zvZx9V5WIYxdmChqrD36y5Onnrf39/suwX0fE03PXVi7908BnJ5lJpODqH9CXe
kaO2iXLLdpf2m/7e9Lui+xHgfUQNsRbDpr1w1gwUWIr7ObJdzsfPmgitQb28FQoJHc5ln6vSANVW
36rHbaIU4wTXawUgF9r94mKGnoiuaqbGVnKVfyxffRWqF2cvBwAQnMAp4BVnWoATONEh9JD4VQva
YtVgEEqZKTiXSNJbqWQnZwTLTWcGbZfOV9hdZVbDWbSz8FyDMxDtDD+NzCSyRe/0eCau7IlzJgZk
EMB1dQ9PlfkRBkXMK/++9EDb4QeAX8KWNVgn71vU8b2YB2LGUCmiWUq55UFfAYl3KvRIXdeduljz
siqjwhXvXT2h0tMEwno8WuGP98jyvOdFeWCpD+PruKdG4KzbhKDzHOWtG8EXj+HOWodrcSgYL6kb
UwcKlj2qyUN7h4HIyWSQuAG9KoY4FhVHQVbCcYYJuegJwhHwT5fWs6Se9ARjJu7V5/l7Mhowq9Kq
7RU6OGyENvaGWdHnm6Ovw6+bpBJQfcfETzFktLN441ERHO8lz/PzAY4LlO47jbhKpIObHNLm00ax
Q/nux9z8f2o0ljCQifabROIZN7p0C/XG6i9TQzeRkmcq/i7wj2lUSuZ1F9cdgSq7pdqaAu3YSDcP
SpSPkDii9stQxOITslW9zK8j0uGH4E4sAMM5PW18af504HLR/kGKV4Q/OjDAeijLgsaAT6a/Rmhz
7xiFSgHn4MxKcXMrDuCafBCACugG/J7MTOn/C4/tOyH4udG9+kBYRemf3SDxArgh0raKerrPgsH3
67eH17QCKOXg+W+aje4szxnbz/aw8lMQWrPb68V4Zbb1KmUxpLJjHIEoGN9w6WtRb+Yl/+zwm14R
s5smgWeGqfuR2H6fgEEbw0c/92kSIrknFOEFqTu/J71t8oSHhb9SmJsD0nfalCay0TbVeXRM1jP6
R27NHRezDr39neq+CWWEfF2u06a/WdkXXtn8Ur3FnEx21hrqvr7Jd9IcbboB+6CqpIcyz0E1/RDR
OwmHdDH3MvHPJJYSBpRf3rBPjIenp621+rrzGJ//tbHSgwWVgutmnhaWN077n7hbD0ddSt/PndMi
g1gFzONT4APFRLgAWiNl39i1LlIx8FnIPvcO27aw8KQ6o0+6+J0baWvTYLgBhSHSdCmmF/mgFOWb
WN8HYUW4r5rXiKkaXbGxHzpRoZLKW6uo5+GvGry5/AIpC1MmVlYgIImRWKXI2HxyK92MYczYRR+Q
YR8ISfnKEOkWHlJIkFFfLBpYoqWiKrWKUelZwRbc7L+FKV2UUtbt63zIOBH5Za8LzuHsQqbsrWg1
petMO7O7Iw1nK6Qrhux5AUboWztZ86bfa+xGnDvwSnx+uAk7T3dqVyTb8O28W0cU5en8QxXBuu6t
4B7rGt8PXhQ25tkzBV1vYZVC+z/NISII3SMDnuGr8WVy8HfkHOJw83DcNTahI3L+eX7fmH4Fw8rW
PvjszLXlqADpqUHKPc80t6nockdiRKdVO7VG0ltJmIvXYXtSTmCYV8/mYQMal+znlq+fohHFiFsp
xlg+d9Kv7WDMmG8SCpfoxgDA9d0I5A80w7C7pBiM8WryX8X1mDY58U9jCBJUcnQz0x/8l9Y1SJmm
hvp7kCI2NzX7AhsJ3ydgUAo1WIkbqtMo7ifaL3vCGNj4qdY1vhsaaIQ74R1vCzMiOGHNelSDjMHn
ntPYCFEFl6gsi1IEAdZCXhLryAdxfCJzuyDPe1XYdBx3eMILmSgYcWmHhsmLPkZSm27TAVuCsBUi
laa9bOp+TUlifqrU7i5+opqwYxIWa5YYpTipzTMdpuPHzOChaIChnlNmMF2vf/sc34ZmM0MeVpZO
HFsA2I81EQLSTjPFCy6g3+DkUsMbE4JDtf7OQDpJr8kwUmQlYc27TQ8usZU0y0huc5SdZ+NfXehG
i7QGiohnwpsFsgvvBiz/mOyZrCyALF8r5ASm5fQgDavtG2alkwaeR4y28mmd74O+0b2L4nOjpdaP
0rqTvIiwOh/5QVgniIvOaHherWe5NqGHuVAtbxecNPLptZXJbC6xvh7C7THpkhH3nl0TZ7Odq5QS
qHRkXclJ+upm4xHCwrOzJOnPGEyr7xzOxGSKYbp1iqrRToMlQvTBGQgjZHy6+AKNxqa9CfmDG6pM
HkExkmENVVYkSqyj146Os7Vw9XLk2bIKbfFVscEyYZhDKG+08ojJHgPrcb7Q+a0HULrixU7k0JhK
QGUykQT5f/KDc0LM9c749bvDler7a7H9/6om/U4tovqCgaXTwI3rIJhRn8+yZiYmCgHLrjBOu/Wz
UBSMz0YrceJ1HnWx8Qv3kT4K2ziZhUn4xjKt6d0/SZQzRL71e43fVdDIUImMjTf4VFv2/OJHNo3G
mblcrik90nHXNUiB3WWfseKn9AK0y+goE3ID9LD2Ok+bXhwS0MSQ6APtZ5BzlcKcCkiDkI/OSubP
vRzRwYuwKP0WMY5QEQbZKMqOROYch71FxXg4jTsyNzfWH0dLwTCbNlAzz8s8snnFyYW7zAbNA3nm
j1ec8toXWpgMTY18IPQ7XY+AU9m3G3V49QA/dX5ts9usoqUT8G2fJH2lQUTcie8jh54wpxfnW28i
cLkz5mRTRDQghSCR3+E+IXTuePQNNMakkHmjVWoqdnnA30Xp6UsdpcKeXijIXesgo6gaCKPBG53e
r7bmeZi81gtdqlispN0ZKIh/8srSprRS9zBF9pC2fk09Y4D1WcDXofajfzXMx2gwv3REk1KLcCVv
Zgh8ODJVFHS+YO2+8ItoHEfSFkoRd7zA1+8rbHXCLlEuD1PjY/e7bcW0UWC2heug8k40gDziimGl
OoNVNjFrbBJCVhfzEeS5iT3YUOPjdbK8QIfanIUT3ytMlHWN9tqCnI2gIOh/VTSElan7CDGEEbWK
QDInbCd2+zSQIUTp7PWxwOQTdg4U2RpVAtaF8dRj6ftNgC2Va07A8OOYbZ67OBaB2urWWsy0R3tE
Z9akHIsxQomcoyJ27J61VPCt+KbOiB9VbqnO3a0lJHaoKj8+9/iE0/LGYZntvoG6GZE5zMBr/WM7
hal7a+5IUwyyNlPiLDRQRukmJr9EjnRRIDWYL6sQN/xJLxLkw0/kL3rNelTnb1I4ZNbQcjFCjCVF
QBT1WDdSiWUJSs+ML6xlyT6qofq6N5q5jlSyrylxBSP5Q/wU7b+TOfqR8gZA7znK0i8U/1Hl29S2
8MNtbKoPKwXujfUf4fzD/CTXQW+lG2i7fG0F/aP2yfnPjdDq1KY0esuVrGacWQCjWgoRl2CsSDIk
fBSv1r4AJOXUOkzG9ef1CfN8D2mDMkoOepzI7s5ptxNSyIM9IQoDby2m10zD+ycxmG9hKvoVDw7l
FxQXYqMYQNLlbea8zBA3XqZqH9WvYZk6V2x19qNgWPTSsPN6JoamdlXfrgCw+dY5TY0qSqleZ4v3
pYujv+7rorN1Gsof7x6s8TEN724LeO6Pef1l2dfKdm0UD/sjhM75gtCDDQwXKC2p7OB/1oQBDdtF
ZXaXm8hVYcuT6fwmIgYoSlgVM+V83hRRP7uGbZzqeWJEm2zpJdpPbObGASOp3iKB+YwP9Vc+JSqD
0n06ph89dUowTaSWBnXFVhJfOTExiCg1gG58z/sgt6rzOxX54gfiu/bd1/04rWTvQz8GADVB0iK0
V1xyZVhgDr/klxVvXtrHECrhtQsa9d8PR7I0/ix+FK8jEf3HosOPHheomUfpNbva21UpcRUw6rU3
obNEMSfZKgugHuv4cRZtnZrMpttaCMokAaL/Sn6ojqAo2dWROI/iLgwJINMz350ZsfB2HeIBwm3y
r60wCmXTluK+kuxWrQ/Ktg1lMkCRGXemeS0RXecBYhI0ARsuC/Vakn8cOe773P10XBa/BQ636Zia
k4Ovhq9IIFVevjvZI4Ya8T3lgG/Cv1jBVepZ2O2URRSR1Oim2wqdKMp3YFsL/flbiMnQI5TUpWPy
PVY8+A918ev1hkt/MAJrVJ1nXJdyYDc2gW5WDUz/3aeq7q4QZ6xvWWbv3Q3EKKT6/rgn2G85YvSg
DixZqz1DU1EO5j6ksmq2bFhtDTw5/CbxaWRao2FyoNj4Sh94dMg+nNANpVn98GT9RwrKT1i582Nl
XMLP1uK7IK8uKmAj03LXjN747TGHtWV+VUFq90RTjolxy71GUsJtKl0pMIS02YsEYUzW25rNiOU2
G6XJ1o2cj+j7NrWQPlv/ekYxEFZgUGx1ofvF4zmBmMjexSOhiGI9W0Ddz1+gUuTR90fAWmYJclKc
GOU2XPoLj8rxPpxWjtG9MPXPoOA4SBsZZX01PQeGUHrcQE8v3JD9eDipSzRozdRpngqsEVFNJgkZ
MzS4R9OYdeKh7Gta5HKFK5AUonkIvt2cGJuQ8UacTCosHEwdP+SG1RivJNEBcQOY1Xa/HFqFmn5y
QkDAq4NNz0sJ+3VH/aNxzVKEdPplnFUAjx0iVAwTsTwsLxEpCPXu5iYCerXocnmVN0lSN1gaL55g
SjUDz3nsRmRdImzrNCXGDaVyBoPOiBDSQFnS4tEwFlEq4ZwxscOdy7iYkWNfUa0pg9ak8lWL1Dgp
OInYz5l0SEEYfOAxKDx9oFGL5HiD8iVN8vaHlk+gvcHG1Ll2Atdclqi63fKxmBuDnC/Yd50oLQ1l
tMO2Sioy3AdXBatBwtbRVq8XRbbEGyvwjkHmC7/O0XDJE3IYq0pkw9gHZ27vfaq965RRG2Ad98Z7
2YiiG1Kst7CyB/eOi5mNtyufSPti3DJvky9GggiYFKFAjLtvVegMo2K269Fq9B8ev3cPxsp05KQ7
4kJuP4EU3mdE2pf8n1Lmap0Ja2wiD2jIpjPQlhrwzNpFBIv9xsd1RlAIRNJel35jGj3dW8YUelLT
gg5GC94Le7HSHjUWzpdeG2Dm4+647tzadgUx7MpCq70xdCUrARd2In5pWiT+UajN87iLpu6Cb2BW
K3BO1tZLnesmZR735i5Ts118TsDQliR5RM51GIOhCNPOQoeyuZai1aT0eEDEtI6TgDFj9zm1ggVf
g+KMAaZufc87oCTNvp1GEateS4uPqUnVPj0cCMuKSVuY3hQzlV8OaMw7Tj+2yf0sQC/PrnRyg20g
EWQorYOrooXdLNEiJF4q95d7DFvMagz7zjoyTBQPD9wzpgHdriHvY62lM1+R9i+LK+UUM/6SvFrQ
wbORP5N5xrrd+TPUMDse8SokMLJTK6xn/CamRleQm3dEY95jTo4iptDsvmEO7V2Bjo5TV/QTnPbt
PL6R8sUrc2QYG4Ul0ZkI0y59X0JyJtnDvFf/PKS1Fv39vaDcJHzYI6SwwobXUPqsVFMIF+W4c40S
KIJpmh0X8Pef8j23WiRtPm3ng9WM7h7YhvQbMHZ9dkH/A3bdRujqPzekIWQSGOxh7Huyjn0nk7Vc
slTsB+V6LuxTOI6u9A5C/Te9pXjQknYu3paWV9MZ5ZHj0FoeJAW6G3RCjvWYtmKFVeoCT420mrL3
qlxlepd/uqFaebspkpb+VeTLaxVotGe+2pF+wBADxrcH6J3WPPdHFbART8zN+Y4Bqo64E8/sLzg6
zUq4GWpbZi1BANT0cysCGobiy80zwAPxdN9cXTOpd8xoaorCUgp1ITs5oUl92HtHmW8WlkBELw1R
HyQqbrbwOqXtnFHwZPAZIbJozvHqAfkEDl/ns7uxhnXMefB7TO0lgaSYS6iyMK0VQQSxEdjMtKLY
xdPospZnfdqrQbkpbY5BBxKieNN/ytIfKnh0fGsZkCDBQvHo5wJ4YI8EVeTWYnb+quO+Sabm1em+
FVhE2CG7L1MA1+Q2A53dUjAHOsg+DzersMj3NiiqFU8uKyA1be+YOtO2O2YORpWrf+22MPVXW+0T
yTtyIem552f6TNLHSVf4TZYz/mkN2rGcpC+RgICWZeO8hxg3WEp7faunbXE+X1teKXWlyBoI4Fda
FPA0jHqpHMj8Ay1MB58289BZICM5mF7PkKizApKewmvBw1IEMGo1JKEPsIfFrQPiUfKwPOOAjdsA
XMZ1uClm4uj7igvxpO6HhQNGDcEhwIudQ6Di/inKYO/zWvpmsaD54uxOaS/qdKPnAVKxRgjOtlGc
TrVQD0wr35HzYknuQdL/Vx1qeguKf9Spx5irqsbsQD2WHzV4eUpA43/Utn9G3//YKa89WHBbtwrH
IJuVIHgr3Olm91c3e2kZC0bsN2ncQ5pvw6QiaacQUfAeJBHJkeWfm4oklg41L1dpZTgJKy+W4PrT
EfkWhYcj+0xd+FFbmFFb7cpf8FkHk35NnsmuIL5ZvGA1dCjJDzhc1atASh7itnQa5scgeYC8FcrN
sIJEhSkRY0BUEv/eK1pbHvA0fgrDLToXDttr3HUB3t4/s0Ero+wQIjlBF9nWiUUYvjAXtGkruGln
Aq5eYdR3Z8MXoxLCoyZ6VjsaigCXVavoqtuycO4rm+XejqzlIqba31To6jbo6wOhxpbGeqXBjSIN
4tgcLY74FcQ7Auv1yDTI+9Xvi0op+QZpmzEPrx4wk9pqjO7n2NSsDCjpLsdtAp3zpvwPW19aRmCi
1khX7Ae0kJhXvWGsSrnXMquHMJUBw16a0RAE+ccZ+E5t4AwFAYYLcxeOIrR6RbPwmduaZbqXWDsA
AaIYoSdTNwGA9f8TLFbzjfpI97V4LbmRt1Fx55hoAXWJ4sX9iyn7bqVo20GWo14SVN4pHkcOparR
HEBYcwZhCRLWO2EfRG5C7LgpE0SoefXZ8BvU4hUEYcRFET4jg3rgFxxbpPjE7sQQStZlIT4OeZQO
M1NHwk0+Zl4zF9Vo4NqcgvDtGVPqYsZk5ORy9kSLr1ldh2TLAyFMETcP2DfGOvBtJL5Nfl3Mg9yA
lTIqOlvbJyuDPohlyiA3xJKmut/t2uKogMAx3GCavnwiBZ8X2NooyyzD0jwfD1//o6LRAwWc7uJ4
fLW7jL2NjmnWvQT5Q8ERFRS9fuv9cJ2Y1ZohztwBnvPT9Skn82rm1VEa22oFbmUYRZuILa9/Tzrw
zEe8noAe5FrGB3nGRbSvSF1knN1rji6kiYSrgcJjkJ7mzbkWoM+IH5+kmvtlkgYKsku7/vz9asT+
0la8AWRXJivkucfrVmWLy2iTxa1oZr+K2x6drWnKVcwZiGvfdMAd7NT24Enl4vQMA9oNLqKGSWqS
uJiE9Mxw052ApD7y9MPe4UgHOzjvLbHc4rgWwfQIO1KZaGzs4al6pauPUDRGeAuH9iXU6Nj1j76k
x5himzufsPEyyPDJxRLAU1SFPPyWh7cTorYaIPLc4BkcRbWJ9P0gwOXZLqyw9KL5KUeP40e02hB8
ITvJjAznNKcOjHCEjvtyOp+tn5rnfwPdSVhnTFDoqNwJCH9pwPvos/ICNWmZyzWfIHA8/DSlemki
kgKtXS3ql+CJ2XX0gtahgh3oDqwTFa7A2957LU231DfJCUf9d3GPN8h2tmXmcZNPynTaVjBqK4i/
rh9/Pe19WH8dOuLmosY1bJU7Z2pppJDWYzXGVDS1cH2pOYfwrBysScHzIm+G4/cBC0HnlZcutVf/
oJBKk2dComOr1ZWlEY5Wp3f+p/t8ch/Bmjf2ISzpKY6OoGafl4x6UirSiHIJBowQ9DM37XeKRL0C
78thVKqA01T8AEtVO4ffFtzEc9icpHEbRenGGRzrIPOFSLOTVq1gFzRdPQyqir54KwzWsgW2+mYA
UVXap5/fK/7kP9j1jrDkDeWk9I8IPcuKaekIZG6PGg99h/U4v21SnOj3LBnGp9RpLcHBMiqk6cQB
BaH/c6ihUzBEDPDFQPIKnneXKGrzwqhwE23y3EJqG+r63t5zW8n6PzQHbm7dwK6SBGDYUF/svcN3
vEdx5WyhRNpU2jCTfpngf3by/fXoVuLQeIwlQTYPBh99JGdUy8IyCgsmFJdsCNBNp1bSB1jdjOdS
7aD7YrGeVBif1ms5SkQ0u9OKiV6y2PplFGcuYrgDFuOj+Be9Ns/0pkyIhQVuHkzUmOceDWt2wzfF
GWT1tG1x/rcLDBiPp9y1+dwGcF43eC+Wj/eQtReHOnnI0mTDAuS5x2vmHt6lq50UceP3z2w9GOpC
aq8JZ9940AcPOvLBpktgieZiyNeuIvuF+e9gBKEdbNdhwX/5DhuDTe3DrItT3wO8tQuqNEivC3Fa
8tqzVyq+3AM6Batkv3mzEll7N+1SExP+WDUntGkCWq8ckUf0ETPDLGtU3VrWESZczwFoTmmkaXUr
f/BilwZq1wSjQkxsPSmVVPKerWCLGtHMd6zMpzwL3lZNugAlrTmurX7wPxzjG9S/aSMyJIfpqe4y
kFPdYJaOx1WSKkUdb9LBuCJlSf2YP/YANVS259P2t2kORyQxP9zgZCAGDa8yPZpvrgmO6yu8PZ32
vS2y8f+2wU7+unEGAGfjecfvBLQ85RS4pxOGVAJQsUlLiTfBxmmZOkxnbg4qUBhwn2wdqdtGpAvk
OpB2vlwU8ypO+2b44U2OfTqeUn4B1aMhmHN0x4ba9uq4dJRBKhL1Nt9peLwJbGpt4WT5JRnFtAp+
IpvrOP+ZK5kyE2LVng6gL4EQgzo0WsfVOLYRc0HAKW+Bwdu6AC02YKa/dAZlx5lowfFMffcVfeB/
eLRfhH6UpICO4zlMuls6S1iSHkryU9yFpbGOWSyjTGC6R4Ob9hpRL8D0p63ZxleE8DtNAvu5pV25
GQl4/teEqEmcoeVYy2BNSOYn5DC0UL5Gw7xGkTsZa8Lty9RV1E8h4JyFiHM6HcuPvjKz+t5uO2Tx
k5aLeGnzuIsQ6AnzXAhsWePG8F2e+o0O1t72iU8AnnXHkUmfVLyO/rcZWgezgjSPgKRzLkWtQexq
vnPSeKScrCjdEH6yT65XGrPv5kIHl7d9Bywhj5QIuQR3jCRpLub91qQ78F8GP21IcZaW37jgYhd2
1OcoUXLVOGpTUXVcg0P5SWE7e9JYwe30/Nu4Aw/qLX4D6e7ZXbs2fc82kwvPmm1B02GDw6hJEeQN
V5C2XfDlIKHOApzSxq6ndQVbAki9QcS1ze6itGSqWNEOFYNr0Y1MYVtYAchxEl8p7WvjSf88wrrr
26282ssze+dvQ2BiReaBQvF+/10XNUAy1ISskIVfN7FK/g6r70d81pnly4tE1b1RRW9cn+vwUGN8
7bkSLZXztX70s5I/XbLkz/XB8i0e+11BEmxST9UGkSfOuu0zIzR3eaeMvS+vWJW3J9lYfJNVW+43
E+NA9Xzww4r1UeqEUeCDr7oMTrkJZpkpx4nTZcXvJ3fWPnRzDTJroDTF3h9uMDfZSObHwrO48BLB
EeVSykBBuFaDIXgJd3HDwen3hVgT7CQ9/2lkFEvXwsXV/r2tq6Kb2kUIeAgT3O9SVIQfqlPGPOqh
knWZfTWZEFpBfynu1lsa0oYee/I2R+XwpYnqGleCDepkFlCJY+pbmRzqyFruykw0nFMByQmhxUpj
VCKlajfL/74mNjceklki5kGIOjXy3MCAEdQqZdvf6pCOXn3JnqEC3J9pWkvdfFcSIl0hIOXOFmGm
/SpoAAaO3FxNNCgb19X+FspQEDyR/3LbxP0Lu++6QqZIAAF55LWi7n7gMz9GTZhXyJPOdr0cEza1
3QKZzjx53ZUzxOvlfGm5kycpb4ZYZk7x5G+tk05a17svUQDBNh/Y/Sx4bgCUHP5AcbD6S77wnDxU
vve3dKmMtVlA1AWL+xmqkBkgem/Gb0oi5LmsnHo5ino0JBMKscPIqU8fUJev08MKRgESijZb/d1Z
wA11yV1UW3GR21TIaFfslCCSKQEH07FdZmDxQ+B18/bmq18HH7Vumdxdpja+BEhStdrT5PpPzdZ/
egL/53ex1NIenBcw9UwfXQ4/4BmYgoRJ+eLQB961JZUC3KmRwXHOolfzjP3+RmKKKsFh63ZL20Fn
eDC5jspEZEqan8FaMZ4ddEJBZkMndeAhxDeEs3rKiCObofrY/rL6v8IjyWTSyClTnl4sdiss25Li
kc5jPbPrLvjrlzvIp9msQebY+fiQtmJGQTLSV1SHt+YTyjW9ZdjHwEfWCxyi5C7ZNCN9X8P/es5a
L23j9PdjHnRr0dJEoJ6wlj5pI6+L9k6X8h1827kUTliicbHryJMUcMNKjpR1+EsdUs2IEf8UBpm5
KH30cGQlyq1iHqDpYxvXeVhsxh/m9t/NgeZoc2/VSpF56Oz2omyULdoDYYg/GXzxkYMgy9Nx4ujk
PDpHYTedI56D+vrxeliI9hvNx2OYS1ameRRR7Qxg/M1qMHla0fTmEZsajHVeL/ClSmXrmDlY6TAq
pCMdfbZv5Il32T2m3XpmcfGqntYQr0iMIV743K/cgOqMeYzd+bX6cus6zlunKFa/x3QTvf3MKP1j
vl3MCPcD5D5Cu1QLRRH6LX9UDZGm+o0o4zgGFUxxD+nlF6yHBTODbDJlD4vHzqpPmAzdDgfH5rZN
bS081JZ1sk6dkyT9OhQ8lAzchKgZ1nJvSsYvZJHaHhzRmdv44zHdFYv745SsoMjl01nssoQASoXA
qTK9dG0vUAaGZR0wYTJQnQzRNPE4e3XyIbHYa/K1N/t3WwC9V7zu36/PI5X0hGoT12ZClsfo2g/r
APAKrljLMx7lEKgCJ1Ox5/+BamZS6tNRp/vAuZdamExsmN45xg8FhHf+e58EPmaph7k6tA3pVnnK
Hf8hF0SDxfbmcdz8u5BzbKLatTQ2+zL+mR7CIfPScfjK+7l1ndXoWetpesSPCX2uhvrd9cIfka7j
z0HdBT3HX3fSbyadWJlXnuvhFOl2tIoDqQEt6MvX0lzFmTumsH+cO67RAOWAaXRcGtiEIXXf95Rc
ROEi1JJCJOo0JWtiBya/L128j4MqIEWgCRXuAcPEgkSLrlguQraID8Ls6JQoVPOF6qa/iRHLimJ8
Gt/AoxcGblgR+y/9VKqf4CCtHeHKj6h0HPASsaARi5Zxp8mmMbCQ17kDT5Av1jZAdeH6Dj9eWirO
BuC73L1cn7iOI3QyRTIMsmUOmj9ws09NlDYKT/Pa7ohRO7HbPvF+N0AVC4XqoFT6RoEmE+3baGMQ
MYX2eTYh04T7iBB9ZARqQ+ImynqncneZo7lbIk0cT4Las8HbPb8BQuqPrKxsAA+a0sLi2guMAUh+
qhkV8pxD5gO3ewy76jfTwFZlUU/8u6LeX1RbR5MHxSQLlgRYcP9tnLZ/DkS2Qj5+pIVesoAbSP9J
7tJYrWu/nzu4DQtJ61JcfRefsDZXwumUEQUYolfyALYdlT0Rn4+qhcECP/tgEAn9Yyk8WXXF9DMw
s4X1LBn/dJ05YLFClFuF7Uhc4UWn2md9QiG6XMvSK0lYonQerCc2lc0/rUTFdFVAL0BN3WCbbmfr
ve+CNjMEWrPcrui+yublZP9iW0TEOm1nij1ho2kalFdphxT/i83Oyanilvpb+aIXH5D6xJLBsq0Q
DOkTfZ8bgPDWIXuvCvHKVmPFGboo8kM5EU3fY3wjHhRkGNGOlIufJs7GRw1Zwhg6PnQxFRuwbhNw
lcZy8eriqcxV9fsrL0TVmB3Qqum9gqyyXEkY8T6Wj8qB8gNuLDbfPqXqvzyhuzzUMU1ePAe930iT
2l7RTiUKaLZPq7iUaST/2UsSipEXYFRSL7E5SuiLR3pRHFfo4WaJoANLvqYKbaW0QYHqhkGXF5Hm
OTi3o/56qjpwGc2i4vN3d3kON8vEf6xl02HnPP0Mzoq5pEvl9ibVHz9yBdHZE7j4K8stK74MmFN4
9wVHkRcE8MGAYApntia41GqJu0Dcj10sP7ddcUDv5nPcMw2QCpAt2NnBKZGvxOx8pJfZDJ03/ndO
f20JZC8RPiZflAcu9vZ4TPKPARjo0o95QOwRlIT/VQwOiaG8NY40MmB6alxWZCSWbnMdTSMc2rtl
0HggQZzwJ6Nrt+x1/tNSi+NHuXShqv+E2avjwAditJXzbtMzSIgSzHcuRGdmMawh4b+tA31A9ig0
L3uyu+x/gXxgW1YGf1SyRHE26Gm2yLMKNEnpOj5ulA/xn5/ho2YqGH17QjBixIFJQfc4aHKA7+WZ
KAOCIXMlsAySBCzPvW4tliqzKvT9YD2sxYyFbWvJKztddhvyUjnYYnLAaqiuaA3EhhbW8+/8SkSm
rNMaRnN0UbOV1o3E4RuWq8WdlU8P7amZmWDOvpPMgCsjWlx1xkc6ILVTGVwtI7IYCPRpDiP/pA21
VJ6gIFbzWNDqmyvSAXPZA9njFGeDvSzNS0MuWgt5YZj2uGshvyeNpX8HWix/1cNELJe3q/+V+Hm3
MEn/+konpPv52QM70lV7696/hKNVpmEIF0bbeFQ/2gIQMAUr7Gc6jYRD6vWv/W3TcmIrjDAxBfNy
RgtXqxxlOmxmKn4v5y0X/6n2Iwqc/ZS0OygsliM9Gxf6+zD6jNhyqwUQSWjAl6Buvc/wxNubycWs
2BmMbpEZ1TkjZsCmfBGH6hTpSIIj2uc+epQftjimJzgpseV7XFpf/USKmbXCT7pbkD1BsnOduil6
V1GmTw2QPiID5RSw4akqbg5cwHKyJTm559Y1pTu0AZFYl178CfWWexPH3CmWbU5rSYUw5PIbhEGG
u1eATIIbLJhYTjlpmgqOUmOEmnAnQEkf+Bya6+iHrpnTRa7Y3uVtyEamePnIiZTIx26SluaBBrIW
ypaE54ZZskklG3roGRzMy4JbnJMewrSGyeoOoddO43yDeLvCshTlpzU9NBlA8K4ewVn8ryPKYneN
0bRJbeq89iNb7RoW7PEZq9/6z8WbkWdlUL8Js6XhlVaLxCzMDz+LdglYDT+ntuSIn9RvrILPSP6z
XrKAYb9gAnwJzExu5YUG0uXTLPSxakbawU95gsyqLcxHpy0v5ZZOxaAkhx3pw0+f6u1g2UywfMSO
OJDrdvjqlIomalGLPbVcRpOR9ntCtWRzvmGDVd7GrxrTgbry3O26n0ld2qujAM3TMe0lAW32UShn
zWRXfPdiD8+FznIB5EuMHggmPe6UGkkjvZlUiUR7Ncg5AT1Hi+7jdoCETSAZnSZwUtY3D2MN2OIh
Yoi+s9A4KOpMK3TpuB3DrvZlDfQrns0OAVmpMFNnCt1icbthvdgzHkDuT2Z/VC97UZwTNdNeGa3a
AEwqeVeKE2k7m853KPAhcBHCVAMW6koWxt6J4PuNW4EsVRPbehvvMr7fJpNnaYsFtLaIwaw9Es0m
PpNdU5zveHskYi2c9VuPKaacfZk1rbqHXYvMjYD6JrtnzC8i3kkH6AlBn/lZccDahCCy6jgY5e8/
PiRbIs0id7HkbxTL7rUzypZzDwPUrOqbVY8RnNmtk5rsqgRqT0tkvAal+xqRsGuk+KNwog9e+9NR
gyt7eAxb2hg+9LnMz62MqQp7Z6JC8jGbV3NDsP8HKTMGwr7l2/cuia4SUZ8ucNjl8GM6IVPHkuDz
ys4iR+1w/XiJBx2mv8VOZ9WQQSCqgO/aU3DUGdRd97lgGr/jRZ1uqZ3f8ZD46SQwMA4V0x751CPE
MjpTS4vd423bnZpoAJ0WkEuXBBM0rbcjoOat42CXa7bNeDrBWxKrhGb7ToIP8RKxCF/wEtnxSAf8
dgC4aqabrB12s+ESTDwt8rAee5/lOqRQ2lDtF5OFq1UK8L2XTZIL9lb5hwsO8nkrGsWV0XLPbsnx
nK2OdIoimVIwfc3/Gh8Nxn9PYPLlc6BI4H7RFu6P6xGfjALVd5pPcN03S90IuZsucYgggbYXmJE1
EZVPH0nsRw/dChMawysbkwJ4mEAwpHuJ7c+qzK6NxaFhwod1xaCTjDvmsSZzoQM6F6eBMvBdWLNW
6a4W1JZvUo3ihy12GnT+1QAyVu7St6Q/6U/FhR0QMODqTx5iz7/ovv4XJUINnQfgxoYKsKEKAZXg
Y1ibifjnsLomz0sGnIBDLNs2FUQ5fiKvhdo9Y6PDAhmbJhhWsPyC1g+PsKZk9WxulcDvd46eusi2
0H6RbxWXfeuKOBq7eHGJju3R+eQobo0ZFh/TD6ApiTPGpH4OfCZhk8CT6mAVftbqms6OMF0dl3hY
MDB5E9gKkAMHLCP+05+QMs9Fd77b+xl5gJCvPJP/n6DDAY7mQtL76hchK6skXHUSpHNCrbAt9E36
cCrwHkXAguTJE28iMTgpRGORQsoD6LJJ9GgbH5XYN6HjELPApk44In6IftDQDgzyaZA4lz2wnHFa
FkapTupAKONt6v+KvdX7bAl17uLAB7pNH44j3jDJJw8tBuH46tKrBG6UThJWB2HuGfr7IXPSsjfQ
7uaKHLvSt7LZOpXaLyovLcFQwQtnlYYnVSpDB5J24I/e3U2Pl8/i2rUly85PSQSMlmGF3xgIHGgJ
o+x8qeS1/SRiYjmmSvmm37a/zeiX4jv69HIcby3d6w4/9JbSdPU00ny5sE+OIK3FtvP9iwR9/dSU
964ScassZx2g69z4ivx9b23qMJNZdmE311p4YSKUIuJZzDWMUB2UscPSV/8qT+DtzxVtKbGJljdb
EmkBMwYJhBBP6QKDDLq4isJiRwYD/pT9a6zZiE/zL+x0QCOHjA/zlp+uMKzeAp+/6o9oaJDRwdKu
svhbjOQeGN9Y7wT11GHD7ich3X2TO6828X40b94RcGLedRlpWA7d5EEnE8wYmxT/c0SD1+dQwLe/
0rkSXJDHFf0R1OqvsYkGfzRdY4SI083UmtXszXDOf6HneZqj2eE4GrBG/HeQ1vsnbG6PEP2XSKIC
oKokHB5PJQlXQILJIjSEc5UIbhHsc0IHgJTuQWTKQDLEa9s8yUZcAqtA5xvf6kxcbN15VJuGvj3i
k2GyVQNkNLEs0IyQTdUwTYhuEejX0Z5Vhbl9yzO1AN0DTb+GznpKKzjPw6YFS+NLPzWRlp/wb0X0
v/4Rf7hMpSnDfisbW8uTeNDys7+xQcB1+SJI7kaGhq8MSwBjg3O8oqjcfb88/Lii8YXvI8kQsIk8
wTymWMM1DA5kLxsFeBtk/OehG3YNtXa82czCbBbUklWErO2e3mQwqoiCklwjWid072YJvLFUmlyv
OvkW99okmJH+AyMN1mgkwzTnjLs+y4dn/1zV9ap6V+eL++SJfs+7m37sbGXMM5IUnFoBtUwHuCsx
KR0boJZzN1Sz/OlZCyhIYPHd3YMeOvkO1+YVlMNtlDxqsPZuIHivdnhHU9SiTDZjdEck4LgiTkV8
TOLDJ/VtQ0NwxFhCnbNP85r/ihAMpM6R4BtI0HCECOuIwBmPc6nol5xwd4i9gjjuLpFc4uBkkjc7
RbeRUV0fvOi4uk6RdigNva1q/BsBFJfdpO8B6bcN/IeEDvMsNVIJFHW+ttQ/6g73UVHt9NWBWEJ9
vtcPEY5BIEoPMqm/V8wEifHa4V4kOjLyBLqXSvmB7a+rjSrPmp+H6LpKf0HuUm1fQWoyKwtqWqfi
I7AhzzFV+qqhLRglNOT3w4XKaPivNanx02xfzsmiA5V1uniM3QV1qgDOtX4tPmNOWjuupUd6/sbs
VTQgewvywPV6y24yeZ8IdKByLOF+0Lkfjhc2QgeN/dTKDPIpI3mvfo69xYSJi2wBYo1M6mqBQnCy
FIbcJAxzdd6skxzsL++XfwFnosUEdfJM4WBDvNbFGxOYpAwReRrHmsTO2AN8HHMKPf1juv9gTJJJ
t1GPAJ6nOMal2wfsxAJxzTZ2tHI65xUHlJ9fmajUpPH+TnlzhMgvKYthQR/a9wJFD4Ea/snzX/fh
kB6kW/hpvFZ04wOIiJpviXs7Fvg6k61o3JtCFCgeDJt75iDISpOSymK0grKvLRJh6shVXVEvmGG1
w6BqrWEnSmb98qhlKmsDhRHiMCoVx49g2FqMLhE7Bhgb4nfftkhqJMiYIe8PWmm7O5U2eKiOuMIw
utmaq+i4JuDphsp/f/uHSU6ok46edBdSnzPY/NhNWDsZpFyg1Xm91mOd9D1Asc3VYnTyqgcbrBeF
Hf0TQaH3ky5AxQyqRI8PPtWfxvt08i2nTxdQofqAd2/9Xaatis+M6onWfWZjYmQ7lj/ROfVFeB+N
f9JK1FQf68j1rwSlpy4f1GL7MeaZzHdq+ncscuvxSP0/Rb1RyBx6tJLJ7E7LCaV8LZkYoT6q9wbC
ehnBfad61DNoEo/tuULh/ExwIpRPU1p4QMJ48uEsf120C7r9KTbx5YUftHESMMD+Unh1snv/Sgh7
XUcsWcAFozOtFNuqPn2cso82AF3jSpM240Hy0EPPbvI5SZMmQToUs+cOH8N9Q8GGzToABq8nVide
apcBStet6R9c24VrUWqUZeSEzN8R+HHvHRavMzRKT4A76xl/CoinRljsF78ElWVvjY8v8B+MyPC8
2AZnjsT/eIXSYYgRE4oH5zXlqNP0hH8e1H16ohszbYTSUxXMXAWdI9+cQ4/+1uE7dth/HAV+OLNs
fX6TvF/EIp+GP9/aIyr2mBvhM/YptqeAE2cZJfwHdYZppNsg78YyTAK9KiKnrCqz5CqdcL6WIX5w
GV5wqXT8bQuB8SJHah80yazBoumM0sxZ/fTK9uKCoofTYOptpHgcVMsnrFi/oqDCprpNZoMRx2KL
/PAGv1OB0rf3bUmeBLtySHOsDMPKMlMy/TnW5MlTrFy33FsMNyV5/07El9jxhflQjPejr/XmPa8f
ytNxP2Qu5J1DbJ6GEbi+6VgWprc0KaP2xLU9ncAWkXoOHKR7FptcTwONtvzimgMy5fyiOAcX9k9V
bjRk1YeGKIbg8MkfIh0xRFG2p+Cel6S8Y++hbHa/WbjCYohxK64kTEn0LXsIVnkBtgJjFwQAXdmL
OgsTUTKEQR279Q6wkqGT+Wz3Lxy77uMZElby+WVwifC00mFXo9ilCJLhi9i+u3NsCObghGwKN3NI
BzAjH2xMeiRquS7QIoYpB7PIylcDik3rYykP2hiOzCmayAX3TKoAEKPJXBQKxo85vFqkoRdaHe9I
dc4lWedG6ZORB54258DI6Gn1g29OT8SCKOR8gwNPPRtzMFF3rJCGRjHf6boaXtdPOaic8k5YSDF3
9J48yRLmTuPux5EdSnU0Zj5dQvFVIniTJ8/X3+XmdDfWrL72aRtO0ZomXtLf1/8taFzZibKsMgA4
ms8gKacyKmUkYNRGbSocORcToqIpeCr9KbMYtY7uzzwg/6fwOf2mLh5rkDzIqj30O57ryKurXm84
T7nazkd9Hs1K0XipcE4+zQTuCsYSikMRzSYa3XLliqX5dn4MyaiVy9X5cOOo26wJt0eSQjUud2Pi
TXKZIpbpOsk17iE0+D1IhCxM55pZZ/ZLzzrR7b3BBs2OWShN0AcqcW7/NEu258Lblk8nSpv4fwQ/
HHchkE8sfe/86M5cVY0JUW2Of9OP1wpN8YFIHzA4O/hbURZuPq8BlwpCX+2cFl5ngY71qsC7gfpb
kpRYoh1am67Vdc2+AgLgmpRhIxFq9mQN/dy4OSy1h9GU2lStPuxao7LR7Vd3WvzL8zHBMA5+mWb4
4mX4fYxc6zvJxO/W0xzMXIYBicwNNwUnhQBjvMA+19P/N109ise1VwQwbqD9HBUMDxu9D5/lORGj
BocTLSQV26EtNs2VMRUwgYaoz81pCz+yIe8DtvKOr1axG4tNwNEwQ2t89ccV6nD5kux8mrG5V9pw
TAbxfplU1s1RrOQorFjsnqNFcWs2t22YQz0JwL8y1buqeuZnRjVxbPvCS9ZBFXw7aKPbSeGvIWZd
MYqoNXqpj3i+NhIa0ZUPjfkPXOjvOo/UiaWUBcJ4gczmvaNEu5H/ngLtIPDGYF8RXiDRrd5mRuqa
22QloN1I+OPw4rKWQz1TReFiGgTCEoTSOK4XisGiuyBb3Nm0eN42VsP3sqiijeLQdfe4eQId8+mV
tcnEQdhqOsAJoMreCaa3A/sML+z5bhjnzQwWu/nps+4fqpB6GHmGjvPsQ3/a0e9H38zvB+5lGPkv
x2aejvbE7jf9TFELc6Mv4iGcjWNaApw105BNM7h/yDl7M40Pj3IA2xU/Fupi2sFib5LoJ+USUJ63
EjhSpJNVq4FZBcj5hVu6hwRLrzXGrSlmnAfXthpUHMksiFcY/9uDQtK7/1uMbfuCpuizmrIJIu65
uKkwSPRGfo85PJRPTRdk1thIuNjf1OHd5ubeqvzGXWjn4ONqH2fOamxI2hZEdanmT+Ldz+EtJOsM
YjhoL4Dned0dNDhZMn/UJPZ4eQyNu45o5Tkb2tUZARBiUCVFx5Nn9C59mnFggv9rDqrEBixU71Tn
Iq1HHu7iIuWDgvX+jGdEgg74xnSa69oQZVJXIrjiiPIJ/x00tieAeC6B04JJRu4NlyJ7fMTJ+4gt
6KrW8WpKGa2WSyicam74y8DfefXSP1orR+HTR3qF2kfigUtpG0q6y2PgAQoojjGZosdhblYybt8U
R1c4zfUyE1YNl5d6/f4LOWj+cEq5JjN/JM2dzxpegtC/a/9wT6ex0iFgYPwfrjekwX0kfb1PVYGA
UPfiGShZ8SUnmWTsljdSy/Hr5zRTHAS8DCJZc9nfdHpeKRg+8Ghf53hmO0vYj2pSvsMgVS611e1Y
7xjFPnyEBK822Q/eEeJmp0bIxYkG20xho3XdLCQvDM1WEilF42HUwTw69C39BRdD+5shHtidfIk8
jbxAgnvp7Q0a1do6NN+Xn7G/Xt7gC/ND73euezHS3SDG9xXVrzLaGl7YasP7A/dCA3I6ZxGu6FSt
m6jLOoo+maFd0HtgQzXE3Utdj/KQphAzoQ2flFIGaKKX+INTmqcQ5/Oam0CBaOC1BN6agFARO8OE
HfQ17IoUrkZIpI+6zM6DfEy0+V4JNOl2xtry+bNoTI8zAv3T9u95NvCTU1VE5wFIo4f0KdbFtpFI
rSa9TH59HoCS1LXtGypf6of8kpbiPcGNkCHPG9fMZFNkDDCEvE7xk79ELe6QA5FwaYsVKVl8SE3S
61eiNSA/NsnRFWWOP7q/QH1c4fmG9JLZju/Wm6oHbwhztJ8/gvwSHtT7pHWqQj43k1wI/fxnMHO2
PZ2s9JF4d6QKBp+2VjNgy2VYQVZe7TQxjJ7Hrh0XMa/v+OB5N7Zr9XMg/cFv0CJILbKw9C+NymPA
Dh0I2JJNYT1V1kf6ed7ns6wqKddgIIIxOVcWou/GTgKhL6r3B6Qg+caB+wIUiXXIVO+iOvNgKMrl
AMYJlCzh76mCyZVnxMjMobiWYw1HpcuV5Ir4RKd8Uo/4Cg5GepcAui1KI4MZYrXzs50x6wabAzFD
o9WSHHl+GdLNdajuyEdt1AAX4sbvt1Qa3J5xkgbily98TGkYPtCaGKq8JpGGnidxAemcEw7AGJx4
ejZgecXGZEltqAx6sfZjwYlkTuN4DBsnYXcbgL1mdTL8HbTmIZOqaC6UFBNH032Z82kbAvQRIZKE
nL8gyQBlqbepCqRCCY0parGWXgFUXGd0Bu8owAC1DOjCgo66zRW/kaiXdu0J3F1+rBK3SRkdXO/o
z87UiJhBu5AiT4BLAsRu8cdL40t5uN1cRw+vrOT0YesJUkc9IrWAeXTXVIpPHRmTzHGBAkrm8mIx
IZmc7nSefTpGFteF5ZmqpVXKLqmWtikdhaVw+E0Y5OkeC6pMXV4VkCJefieYb1IEd0bWtC0+JklK
cxMbxflt1z7W2d1HMoiNp4aGo9Pj4RJdJZoSaBZhhWh9ZMo0pcYy2rFzC7rKSfbiK10Sis/Vo3Xp
VHtGVwGduMLEBsONv0QzLisDl4G8CeFO/eP6IoMXRM2jrHsU/OBnVWW6H4yOC55E+h2QaekMtX78
gVTuhDWf+MMw4vRD5lZOvO8LXHXMKODgRwCcoeK8EZvqM2XhyW+EmoPzRPxDnYt646lugnXAvQL6
rwVbjHOuY99WwAfrJiP2WoYJenjEqpGfq6LT/LR72bGYAsJgIPKTLc/FlW6V5P7ISyax3kFDcfqD
RTD8SsIGzPKddGfoThWxOf+e/B/al/gJ1sMZ2bowsLiELKtI96DANZL01RbF4mMpGhhuMBQ795IH
adM6DHXjlU8b11Yg+JPzKzcN02E9sqY6RdCeyKYE4R9qrvLdrdScNEWtHkm0V3GvBt4abm2EEZFw
Kuy5bwxw7KgQG0EIgsA4UHLKjOPl8KUDf+/sNBPRBCpchzhDK0wxf2W/NSXmzJFZ4ZL7dfy1DEXh
TwsR0uR/oRaHPYNSO/kFpwt4yEVc5gR9N7ZNWm8a9RR5h2h0eVjqFEK3r63sgZJi1kalL6+YV54M
wQ1GWectjVymey/vSuIuBG96wLrUisvfyst9yOmeclkevT8oXJONRhT6iJdEKwUvo+4F+iyZfBPm
lXKwB1hFdW1i5jOQWbQBUylw3lW9nkYkLcG1mO/8eMMy6b9hnSZBeoKItRXI3YL+gac0EPpMLZ3I
/0hRKylrB6wmcM3rmAmYAk0Nl3Ile0crbWWEe/IIT3nnFUO1Px+Q9++8J+EeMDvUv0KJPeZn85fM
enMqo0N2PTTeeOn4B0bz3IPhfJlKOm2DE/BnyTxxVBV06iinH6lqeQ/hGatOzHQcYpEItzyM4ET+
qcKd5emOi9yxsdLxrLzOamj+XdlmacRgfWimnXzBhggvILlNoVCJNN1wTC/fTj69+RN6wF1x/3TX
DzeifffwduLP71a9SNkU/n+zbLEh5oUYW6yWjiStQ4TTZ+KiMgPPpBKN0y16fYehbg23MTo+GXLN
cChYU8fX4lfaPsoOSLj+zZwF8jMV/DdZGB02cq4ujqDShQGbe82DBQZPZlX8CubW+KCX0qEs0Qv/
TJNe7PWYMT7L3Vd9jHtQXLz1G2x+WDxC96rmUsMGyrSH8WOwX3L5zoweU7d+fNg6ZzyzP9p/ZDet
3/nZN0OGK9WRYzPx70PcmIeoF393Egbs8ZG6c20YUpnpCPtoqeNipKuvEGkdo+jeUO5f4ADEkS5m
85F44KLH7Bqx7TbjNvTeycFLGxEgzoysbitgV6Njmmw+dMmGw5vFcF98MFbCw+Mf9LgPRV2uCMCa
GdAFh7cNrXyRbRjXbOZl0XG8juY4x+Bq+pNElAK4taXlYrEnilp2p7aypLlViTSit+eFOZy/A/BN
EBmOKNy8/BLe4ONw5VOJ4dbDH7QEanAqvVZqMLDpRr2JcA97zhvpUjlGE7fNFcI5R8nMjdlXT6F9
7ekMLNsXk/36DcwEp4gemkMCA4b7maWBL1eItalO5LneJRP5oFmDF6Vn+4WwxHcKVCqHKmcU8ZNK
mlK5tumHwyznWxbK1KnJbAlBToDQHfOod+mQGSdGM/HEbnB92rFj2cwQq6iMkufOR8/I3i2hhVWe
uF98ZaxEKXtIwv29Jxbb9HMLbaIbNoFUlDYJnD+I3bxU8Q9d6AWJcpEYK5YJ6QNoJwAJ9UR23juc
KRWWY4hfpWODEaGoVLIzIxFUwbgQ+DyvOSQhaZX3mOHkvgEvzK0+bVtCiUxfcRtCtXiIlP5Kd/58
+9m/+bwmVSPjtgbAaKK5w01PuPcnzooaWH1IIdBaOYlpPyWLt+54w3h4F52Q7ERMxjwPQb5a+49U
v4nOHMUynq2nMdj48yrkv9rGJgPZRyp6+iFOA6C4U/aEsQrmFnFGpiPcioSks66qDsPVnOE7OqEl
5ogqw34nCWuTlIR6JUcGxRpuo6MPTTykJ8ErnUHEu3gpIioMep7LTCMfMHuneUvDMrq5uSiSbL+e
tUYSI8L7nnFFB9Gnj9IBbn0wxen+qWgmiM9uXrHCBwTmvWR1ermCaitGFUTKZKJtbP62DV2vp0CA
F8IH675gP9YPLqeRKYta6s63eD5l24qLkQHj2X1YIs3ZENUVlhn/jIv+Nlu+5b/QakqAdzsL7p49
KvROjfih11I/HTpWiV9HDv5V9ic8MfCDiIMNLcCLiTScpqFIHrB4FmejkTkOfU4oOEfuDnfRrw9N
TjnTxOz613Wvf5teFzKMW0a5mWvZExsaEz07kubKylCSjXMRKeJTy1/k+NA+40W5EelnNHA4HeCN
9Ej60wjmax9/iNsUdJm4r3DvedodwHBCFiBfPnWLXWE3KOYLgIUSM9JLYVYWBR5Us8j2gkju/Gn/
zSsqZS3syGJHbmeogdI+KdKRzqCT8D9kew01E7B7avndm7SrotFX1EmwE/Nas3K36/CWNIa+A8Ne
R074DcmQeL/6jgQDxTC448vlzhXCbQAo5+iYZsK6bb2jzFGHTU4jdMBnU+LS5KaLYrMNO8C5asFq
2CtaE/RqdJHFJiW+xA2lP/CkjoTEx09EKT258RMjW6TY0IEKwJGR7DLTPx5kNM/7JRH9wkej9ELn
/JgZ2ZGXIttG/zPWMUnirO57OwI3AyFZton6XIU0CocjkVQe2mk0u535lOfOeSrkoUzTTVeJXPou
hb5SRbUsNHVEsz68aMOr8Hy8sJKWIcnPV34/5RFsAMEJHkk1ZpjMzCgrNHmoLGEG//YALcq8I2Zh
zkoPWtX5pJnwNVJDgHzwzRvEXIYeFIRiPA62cvytpNa2avUAihZfbi+7aL0WtOtDqR0LnDlSoQG4
AoOD0GUSDYLwHgIUIF0vgIBiWYJhBbKFMJGIWlbjEqzEzL03+n+S4emGw2v200yZGzTvkNWrxYek
xjkysS4XAo0w3mJHaYh9Bo17wXwA/C0umASEMfIgjUXiLxF5PIhD/zFAUbKwz2LcKOTxsfTBZAi9
XiEBctYv5BgbQDRPdo4+5CGPRnpBxXTT7mXlq++dlZWkreMXlAh/2u3znIWb/yfCF78Tlv3hZ3po
E7d2cGMp7Zj4GxBoCHMqwMJD4fp/wMbjHUUZJcAI7hTEA3P67aNh33gjJivqDg7X80BJ1cJ43huk
4aov9tSRLpCcyu0J5I9CJcE8KJ4dpkPN2cbJwff3gfb2VrTZwGEvUqK6IV4jsoL7g5NIRpRjiy7R
p6qY6HP+I4XIACjEcm8qpXrGYtFSaXJtbc2ZQDbqffIGyyvI9Uht8j0P5hRKaBh/9BYVXH6FbRxP
ao95kTy36Pe63H6ED0P6uYPQCE/0e+cBjegK0aUlY7eoqHb1ZhEbpi9YfMA6nYIcxBYvLu10X1Ns
yEFxn8oTnM5Ac7ZES9w85BAvYOO88Jkp71HFtM1FNZYZ40zVMKsHkAbaYmebu/sTL7FFrTEduTPH
0tFCZl4+c/4x06KF1H50OWGW0fqdomIF+W0KCei7tdjt8sJ5kTo/4p/u9075UXHR+MSU+pqd2IJD
dFz9b5mRyN+In25wyBLYkv5CK2kFKK0yyAKtRXyxPMqMBvow0f+gPseyWDCRrdkz4/T9+0F5US8g
UJdMnTzVDXPKkLGCvOyH91Y+W9d8/Y4DdaPZGbrWf7+uPnq5Eh5Wx2BVtjJsUAizk4rPDbgx8EXz
koXSgGoDQvced6Q+6KB7RO8RdixttVOapzwwZKIQtR0zA7vuZ4jaJjEiGjH8ElIJUyfovi8YT+di
vnFTfeUGameEjIYBAlGUfVEYiGfPsHQDm3Wu2fuKGcFVZQwqjLw3fWS3B3pa/zrOFXInPyD/pdJd
8O6/zIgxnLat53mDQyhln5R2+5/7jcZThIkdiNJvlcZUlQdg+brjghT0UDAGJeRDe9HhIjYmfmEY
keivfaQjwmVE0mTrvfdTRacQ3l1hW829U3/tSVK+ncweHIVUJ1tu4mQf01S3Dt8vNsHTZJTC1wb9
CVgyORhEguo5dLbsnWmUHVt9FZxT2K/fDV/eboOCK70EnCTQAERR7qVZQBOgutpoW9jPw63DJXxS
uPFNBjHBxjVOGilaXt3gT+iNx1m939/f6ABtoaSdqsdKui9tDeRFFm0g0E0g1jc3kzxfE3HnR6BJ
sY0hvweQBobaOww95FhupuQqTwdM024EE6VGRZ11RZXvo1ZjgqF0RaKSjU380cE13vcWf03sNahk
+3mjcDZPFAwtndX+6kCgAeoRKIRKJICjYUVcMpR6VTyzGr8vMDshb3efxQW8UlC4E3llkVzfoiB5
vours5bVt1jAlQxf5Wk1Aaxu4HMMwlWnZeVManzmDjsPxagZqvnOQGa+apyN7m+mujF0/a+KODu+
thjt/hKwXmiG1PmTzxM21BHIzwNW/pdYS02/GmAJcOFZ+XOd2wA8uerV0xX3LXYWIfT5w9A/9cBb
Shg6ccyX6u7/tAHDWQleikDJWOvb5sySwMIE/d6fwuc2K168HFFzhFzXTOaUD0r1yqWakmo4RO8k
1fm3Ozgmj9CM1GC0dD682TkEpmcqCgJwdI0GKg+pLJJgB073UsavtPSaNy3w4pYUw8us7dqfZj61
vf/Dy/wdg4Ycq7AlvKNKcAgjY24za9CoPCTrVxNdyeHF1YBapAwBhJkAiHhP13n83NcxNNSTrX1v
2cSjFH9nltnLTniYoOdA6LL1WE610/gSwu1sTEpBh4DpMHGjhRB0Ia1qilWE/mWm/MYW9JhoM46U
WPOkkDaZB3GXUxYEt+r6gHmsAe6+QY5F8P/PAx7tcBk8NxBR4VPKMSDco0KzMFQtbCu0RarV9bIp
wrsA1ZFpOjvp3/D7V8po/t0liFeunj3aWcWMjGmcfm0QjwS+Dl/W5hp0T9pv1wBKXlfvBACnIO+X
Ca8tvrVeWBDFSWJoRlbzBlhpXHPqDP/OZ5jv8Nmk7X2bbAUYS0NzVggAE1QGR4zmizkzQQi8SmK3
oYlQG3DjQjohchoVmX14JkAY7UKTOaUR+lKeXUmKgezCCiEivYjkrrrQv7AtVk4rxG0Gn9BscYuN
A5MT9kZ/Z4NpGjzxD1dKmxRtQHZbhj0/BcFMtqZt8pZH9Ly12AvFdZHv9Jtko7/FuFWOIEGFCscT
MaMw4HY4C6eMN+dzR+3IIGWP4LX26Q1D6/BSfoevyQydEQemYYRh2f8cxQMbc3DlhVRO3FpNjilr
zi3bTcfrhcvgeQLhl4dm/f9iTAo0Z/+snZ8KkH/fyp130SOcwswoY6EtShYIle2QHkcpy43D0zxv
EUUTyAxjguftqf/LolpKFJHLc/bsuI9ljeT0E2W1QzBxOKQUQp+j8A3Ay2N2Uh49w2rl4h3sIItH
fIvRlqPnC9WtPrSmH+FJAN4n8Lt2BngIWRAw5C3hNWdtx0GYkiwPiI65pd7TDVceiK8Ic6FV7RVy
DDzH/DuO565PGT68fAywucN3QZiW7eqg6TSRJJk5nMBnUzdtyDKEX70+H0v46psiv0zHNmlXTUdC
nJ6buIYCo8pRJfUR+fQddA+qaJfl/1TvEQgTpv6K4FPQXupHYOWIJDH3Ymx52U4uR+CbLlhNHtJX
g/OwdFZ3eMrUlH35ZNA8paZPcwOLVownKHgjHRABCKby6O5jgHa5p6uMNopXIunyvR2wTJ5P5oRh
h0zJfCDFiqweSWSER/hzGIlwOEC6hcuiY/ETd3fuavTjbw9ThbYOpjPS1MjUSgpL2z1lMJV+HLA5
uvKPuBklIeJu2wa6j+IzHuyzcJcmfe48vqqWo+BwwcjLgc8JOWl97LvGo0ujU4UN8xnmp/dCDd1h
oWb+0AGlxD3NHDzjfP1REOk7khxgosLBV4QuQCZ9gTWOXRKo7DvsJ9zfF7zqQ6OEDXeAqw14rKyT
bvTiyJeJ+RTCaWE8qX0PzAZtHBptaL0VvwfN0gxF4NNZtM8r67P/9et739cvsBzZ84hkCNU1vI8N
/p7MdhlbINcp47PU/dFW7SwDK2EATr2c5cNtRXmkargts7PLzENx3AxxfjMNZAOBTTghbqRyvMEt
g/nvw+F+TSGpFjEAiATNWQvcuhlVf1djoVZuCwG3GmeG9aDHpRjL/Li59ZDSgR6XumTieNHVmAyb
vLFWDNrqb8v3bHwIzhFuM9A6vak9F6ZbsGPefMmdPxCnon7QhdSID1iMPjBDOq4y+s/sP73YLn74
RHlrBSrLmmwUz1umS5NttZfsDzFAQIrARAwJl1p3z6WwVwhW+AmdJnqvGn9z7xGOpJQcNsuOI8fe
IW44nDBmXVTwPBAa2/nGVZEATsOw9x+d2D16X9kPixI3GxNgigi1wdoZ7mhE/naZ615kx0n2jYgP
yxv5b4LSVtGnRfPuoSwm8bfY7sovsl7P2YfP4GfuRE2drlFoL9IfjnG8hGEF694sIlcWxU8xFC6K
dIie2tCrdQD2S5HvvY1InI/Vhnc3E22xoiyVUtsjyNtfPT13sWWkGKQ3wS86naP84lLTiX5hBuQh
KcU1KJyMmOhEFO2DHETLc5n5LJ1fjrqKyjbyH0WYrQi7EOWk8QFjrq5z5LQ5opshJkCtPHxsMrYC
NvTKqC8Tn71SIBOv6QlivelQPxsM5umzIVxjxtd+cm/RYKigj3TEDZmRZSdK1reNSe8QmCRHg6Q3
URlChPlKXxGY08czsN5o12Xonz+UH78D/vdTVcjmtaqwlGHn6/I8BYL0tdsRSbapXnWn+OhrPsHi
n+BBgjvtKM+fWyjZj6P0JALReotVgxYQRStvBxXkidjXmqM5WNHxl1Dok6AkZqfWg719gqYqzt4E
KsWlfaLUU/cr0xCsMEumXgwTiPf8gHdWt/iogfrpFHuxGUYPzQ76kuguUNL9WpP34ihEjl+NzZRZ
4rpDZK5SIA6v41GGDuCT3ZC/TODAbkDxziWX2R3WhzKJZAE7FkOmr8OQATBMvrC36m3dpw7mH0hY
ERXOpledTxh6Swfr+SIpfVhoMkm8YTbpi2R1woWE4GvlLP7aVKa78wkCgBj3DqihknTt0suznd4x
GvFHt1rQb+SkDuAcTfxhfvE8cOIKS1rdHe1kyT2K309Muo9BOM4Z1f4n5o6XIstmyDvClyo7FLvg
ZZgcJm1OQR55yVcb1PvpZTawEmyiLXARt4cFz1GBBe94NCsS86x8dzQCRaZsCsqP9GRKJtku8TGN
9HFybsecYIEFJv4AoEcZQclfX8ybr7BvNwYDFco/CTfifzzCqiAP+fECdkL8+YD/aeO5UfnIOJRj
YGMkM58HIdGG31mF69jjtolOCrVwJskvtgu/qvXXAzzQoiRmotYzweTR08ecCo6yhnZ4AAMg42d1
mBko3cnKiW6B5gCbuSaNteShn/E8S07RYP9uMNpIzuMCzH6aiSnv2D73bWgrbQW3MfsdjPI32Oi7
0c7Kww2LFsCiSSFq/ZhcOK5cU40t2z0mPYoO4r0dCfMzmC370kfLLopemnsHukwDm7d/Ac8f/djV
rzSq+ZdlMbxIGl8GOKsC453EXrr3ypWbHyN0CsaAV97OAN/vb8eIiXUnhpiZncubTc9U+HcbRotM
G1rs3VBBallQYw5yox5rENRC7YZKXcTOWCp0GQz4nnZzsqeSiu5IaKwu18JpYAXzHTEuYvduzY9q
Q5xcRHJpah27vUTWqHJen+Y6DfAfpzQl/9MiK10Nn+xpWd8/tPbYg36gLMsRcGlXgBi7S4B0AMr6
f1x8M+emwpcbZvzgoMet+xv6e6ZzrnMKEC8gegYGYk73du7BR5n+0l8JEkw5z0nBbXb7XiCX7KDf
Z/h0VGi0HW7dDChti0nhROtPp8u/1TgAQQFsl8G9pqIPXnIhUkoEGlAii8I7AFXgLU3ByV4z+P4w
MopVrpDn/FvAg/3mvnnG+jKB2J/L6tZywJuG1shGEPlOP8FjFk2zFp372sEXlVdv0pcGikZPE4WK
YxvD/ljq0u93eZKBUlDp9bTjzRZIe2RyifQGJLHgqQUcdyGF8yV5h7Cq/2iS2tcU+iPK1mSPzLl0
Xb9vcYIIT/usXAjrwxDF5b424XLZLAQ5xUUCZZXBR9RZWrT5DcE14JhkPEsDMmsQyZSELJL3UxVM
9jF1RaTQfha5vQbXraZYU/CgxS2NRMuwpExvP/v3N+RLj7yVS08jOaH3asBdhhWEBGRWrF8vOhjC
S6mGEh+JlyORfNbk7BbA5YDOusJna0xKzCZiTUDLX7ik3Kl2Z4m/lFuwXfK2OHekY9wqJ7XZyckJ
9Po6G1Y2uZ4PqVbgESKJw2HIzCLensl5MSWkclgsv7Nb763iQvFs4MtJhtTlfyR1iA9qtqmjqy5d
AzbN0JflXLAe3VOWQPDUD+zK4vlDsPmZXpTa4y7oAMQ+VFHCROpaFK/Z7HUsqvTKZqh3zx41wRma
uNBYIaNnFu5tvUwd/FknxF0Skl5NblUtMFsJZdpzVhdYschuXrCj1iS7Ji3PXrqWSp0eADWK2oFT
wDE1M8JBGsGoNThHcsyI0LwxNADr+bMV7h+rpVwQsQ6TIJ0lkQDUaFEQPQrjGVvr9fjX9FA+Y5Jd
7ZiBe6ZoxWhh/3s7yYCKBLz95xofPqQxSFhYsQL3ii6gCrL+t91swB9znY7bgYBsRymaNLwJG3hz
ro67l0LubwVZxkBtYg6aOhuCmQ++ga8PfLoNqWQbLWMIHzQeCvlZCUGTbnMBdaDzsHBgYOA3SsHr
zomxgBr2UrzV0uLINwN8LGYX4TCPIKR3pPsH+9a5lgFnsjp+uai5UAUjt9VDnhri+agongmjTBfb
oAjANomh5qYfmdkeLrjWFm8hR/DnGIpa6p91RPRSwaL/bV3bX8Jos2MIP9CJ3OFvBZpTy7yIS8f6
itNDJPudu98d2BZI0zar0NrxH9RVfbQdZ6lrJdJWs3tiYV3wLLiuAbvpHRkiu79xMGZL1Y+GkNOs
nbhHruD5yyJW8BZQ4qyrsNoZ1fd22EReBam3TLPDeOp/s80Zseynpe7cZU0ysJjMOEhjni4NJESs
eHdKkZ3NoQ8e85qrDfVNuEERxG6Meix86INCvb51XuTAyaPb01B/Ac2lirHJ8a1WlUTF/+y6oBGb
UMhyjI8x5h+gBPnKpKYswsN1bsvt3z6Yksfj5k+KIrU1x2VZPt62cpMMz/WFCQAct4/YTsDv+rSp
Yu/qCNxt499qkO6ueFLp1J5DNdpp9LIlnDqMUmVNtnh4IF9X/rI3d6jGVWK6z5wjliNwP+8XQrjy
wRiXloS/FkRMSgrPS+5i9012Yay6BK6RxU5LcDSvnCUTUStOFaF22oz4sE+0bH67oWvtClzpzqCE
C9yZl7eb4ENdbSGWpGlHYTwB1L6DqQ54bk5XvTjMIAUBs+bwgRlJVHAY77V89yr03gCDsASOCxfi
oDYrlW94cGqMHibOl61yBWWQblS4JaUN49OAc6OIvy5CXMtxvjl48ERvD2SdleWZOw44REW6Gvyt
HL7tAFAtnLQgSIX27s5hZBcRicmeYU4M5Ajm7qICJdHs06ttCUt0VYZPMAS+nzmM2rbTamAUaFr/
/6yL3VyToSKiM1WH+gKgToCYO/zuGQDjvxkAucpGRjvq8Nea5SVVKdqqpVhGJEFP6lYoz6cUBQrv
rBYpW1GMo65dgLXMN5HQDoCBfZvm4NEsn7dJz1iLEupMafxHjix4Sa79UvcP8+EZ9JrYIVQL1ggj
MZpy7PKtWdQVQkskt9TxKp5/KAVW5YOPYDUHxddwH04iI+eVB5IMVxwk/ypUJNGAUueUroLMEuQa
rcixnmoWE1Cyok8Js7RxYf/r9AMrvDs7GQ1AQIHQvtKALbKIYsMK5eWRWDWAqJK/YP8Ec884vCAA
PUFCXZbVq6BwVFW33fsSYnIRSZqfWb7wNYiKCmhupDD2ItBs4eJH5ifkCWW5PwKHUtSC65Iam/nB
Uv8e181NCfYvDNS4s1104Jk/E7f5iBUUEqVhKGS+JjeY5kkWUp9xpi5CrfO2Ck4a1plXlsFAF1iO
qKSeNQPKRYTBrnv5bWGDrrasJgQWtvifpWuMEOymvwq1x1v20trqAs2Qbf5F36M/NSrotIioSjac
D9D7SKLPPFJ2ZOJhba1o1QdGjGlyi1Bu0tc7htBR4kEYmWZK8J6Vp2HHIG6+bpJzgDgqJZKNzEvO
gPztn9wO9mnTo46OsyhweC6BrC1X6AUf9W2UcnL59/oumGag5h1/CaqBCiMDiUT+BsECN7XyXr8A
CzqCBlSh6VmaDXYZcBJ9zJmnxOc7V9SyCrvv1zsO9sKDTqD5akiaemqPZQthkoIodyaVn/HnSHpS
lfe18ZRxGmmQwhWsMU8P4ra0PyT7PS21D10z6KTazsNW3jfd9rfyXrZjc6Y2sjRQIep0dJtkNa6j
whkt5GgQUym/HAMOWy6oFbGafwUCiXyDm3ryxWd8qKbPQP28JMj+xq+kCMeZAeSAF/jJGSc3Vp3c
c+E70/qYodw8zz25rQMR//7q+XBqjrXLyFj5Wdiab3k/lYjMS/rpnT7jgcTZlulF3DzOJ0U6Riem
kRqc9BGWhdiV/b0CNUEnpq9JTm2X3778K4aUCSmn2Mr9SpfmO+uYAFomi9yBlLAZkwS20q1YB0oW
w1zPRk/dnCju+oSgQr9IL6SKSPljAW3uc/jX8IXEoB3aJoJh4X8zgxBWft/d5e0xE1FkPFTdzDAG
2M0RsswvaBXGmLaJUpu7qT2Rc9N77LgeKAc5kD5h0CCt80wAyEj1iDXCgvj6i/X6UshHzFoScBdd
gLie5XDvGq42IQep/9NB7ht/43b7DxkWBlc27kJO+sXH6I+aSPuaZRwVDtyBCAyRmxrs1rawFix1
PAxmkp+8x/Oy+8yRP6bFXDT6uTAGPhizIyB5grCLDEQBd1DGQ2TBX0n0A0xZr0XrI18bl31WgNKO
q3rW6/02zLYU0Y1XpSnM80KZno0m12mKe3DkLF9k8C9ZROY5w8OPnCPEyQyMGpE3FiVRMkoV5EmY
cN7L36QlZIpBvt2OSB/1T/zJtLigpBPV2MhbcalDJqKRfo2GNxImSjv+rbAmptLusCVDJw5Kh3Pv
pDxnX9quNE2cejdWK4umBZdJEpsZejwHBexMvciRHtrkFLck0XCUefIk1LWr67iKRSO20+SdZI/D
RIKqgmdiy14N5xlFSLssWwmCmLlT92ulk1MflZis/mAOiMpdiilIJIHcTi6xEN9XIK7+ns2jZDba
fd5p2HtmM2gdioyroqPpPY1F2bajXka9feIe53OdiywtUkxgw8V/93f5gdIebpJDFm78Ftsh8Vai
cYwPG2SdQ7bJY1nx2l4G8NS6ACC7VGAcfgMHp/uMo4WdxEdDjg2awkyQkXQL+vV/TAVqntnyEcC6
wbPpzW5nnZulGD0fcn90nyawr0o4ZVs81ZDKNPGLUYXutWFoi4qf88wQOiTKDz30U1Webz+TiVIN
7KjjDJZt7nN4gY0L+e38Yd5zbhxKpnb4Swmt2EByFbF1flri0pW3fa+QU+9eJZDQwz8J5N5CNw+G
0V6DXbhYK2VOGlMY49W4xdVHxTt3UrUK94S4mzT63RDIq054kK4sij5UD6hVn6X/ZBtJPo27Xa5j
nqI8F4KKdurlTLt1LtbvJKVTTnQYy079YC1hkF+KzhYvMmkLuHVfcauG+Jbl8ZqTp9j3ur3+LLMU
gWkSrKu0iZjxcGvGpYcbjMIW4adl6P3W7gpHuQq3DRKuRDDc+g6XcV7H37MgA8DVL0pq37UMfcIR
PUBRSjHwQ27hkRggvIYqIA6TyW7CLpOi36Llbh4KuG7+pbr0GB9lStPRAwS1FFnL1IEZJYrJH2O2
RWRjqegxu6xOuU1oqpEGgRwBW9gcWASrfFYbZI/KjS8QE8ZoE+EmOu50b9CADC5ksOqXOY4DdrU2
qiPRZgl2T2Xr92ZrnL4XeN9bRJOSKEYswi7sX+2P5IMbZSCpF5/vwS/1kvwgVeD5sfPTLa6JmRWi
CNpEdIqT2otiuc0L6hqeGedjzKQ2qQph/QKWyHe/4Sp5nlkWkVYcx4TV1Ttdj9+ynnCsiGMJYj0h
ZAgYAVsbtns/GjQqPNGAXqbli7AyUYRmZpA1Jq8znOGbrZpR23mNVK/Ifj0ynQO77exQohPH2swo
/7pO2VqdVOo/EysBnZWV3hvjyTBATRodfFKDfqgBAWkcZGYOfOVIXBVXrZwUMbtXQgVZrfxHFECu
cuuYExj3XV4S6afa5YRu0eauotUHa5XehUJwMZDKTKCPkU9fyrqlaf90wOWIGZPGjKFXiFMG19NS
0tpXApeqcGLUEiO9a1235YaiamBZ0zst5KWQoVtvJ/nKeMeR5UBiBO2HOKQFPxnqrkRwxNzyQkw0
83SsV8iimMCk9nLZg2PH0Y+FCY1etRbmhMWGBLh8B6Op+TeUOj5dDYHxdNJKY57joJGCk+IO4f5c
PWvgGkYzc0S5hXJCD+kBnCeYTDC8FU9lV+/Hi4bRNnkexA7fKIPbSvegDrc3CLNd7rV90iq7suPx
ZxKMIZ9uaX7hSrWWp1IrXrEBFCUKeQyR2pKBncX1xyj96yI6sAiH9qAHR9DffihcgPS8H14zI8n1
nQ+My8nsI/Sp3iFD5oZ2mUKzYoa9VgR+Q9X1GUlbZh/owT2ByfpPtJ2UT/wuWUHSEJChinnlvZB1
OulK5rNYI9l3bucaeH1D59/760BBDh8PNmVynbZr3WuTV+YvGWxLrzQnCyD4CDXdOdjfmEdszCvi
3U2Y/nBrY42xh8VGj7LYg6HIUCEVqaWURMMDze/RoeFeY5md21vsgxbZtfjGau/ZV++4+MF/01FB
+qpwYTgQy1arDTT0irv9ZoPn1GQ0HHVR1d576MoEx5K3wkbRGLnv0TA3QnuL/SuuqyYex5eZNZM6
M2D3iQ8E2GPSse3vJLbe98xOVUTIxbHaeypjL3k64fI7Slur3ujhXn9mpin1IXh20wHxlAn9C6OV
aKqa2++U+B+0CWWP9jTbFmeTYxwHRc/GriRFkrrTAZKSQrvYUNAyiAdSs4uhbULaTcO2Xwcb5k5C
tuLNkX1jW+Gcr8skA7k/JM8gbJXyiatA+wSDhO18KU+kvA7OND4E287ChK48+Tb+24DT4v93O11s
N3Tqzs2egqT3c84cvCO3SwqGpEvsNdSjQP/KTI4q/xeHtUdT2DkSLPwLnJPTGZyFGddNel8wMUeL
RN8dNTVBManOvWW36Cyjk2Z/kKz/pTs6g+RhZlWpwvQ1Rkk6ntCGdmzg5OJ0enCqkp8OPb8x6u9t
dOEvT4JAM8uaHfhfjoXjFGk6V8DwR4pTwG+AK2+V61OMlIX4x9Xq8F5WH98rUzLK7SJepY48nugg
UxFGmaZy4cvmPhyMmcb/eRZE+IoqBADWLNM/i456PZFJZGU/EJU7yq56A9z2APtzYh65D5ahXlql
ChyhgHFWANWiTEZyrm3gde9MWdkl1jRYRRWcH8H2w3Y7X0DEDh+wMGaJnuQjBm4bNXP2olelXdME
//o0JXGB1wqZvHBuoeikD1S9KE87qDZZbfnyzQeaw0ECae6gf8rYlJXZlqdKgk0TJB8ruoIHXWqO
cObm+L/cZXHclTDMMvp2LXe7+SRHOTqOidxnG6Kissa24/guisGDEJu86PvuuPeFQskK8W33BI3H
ddOHnc9Zs3sQNGSi0vb93No7Fg3hl1/4lZ7txkhoVHoYIqlrajN+mf3LUG1wScGMVPJhnbRDoVTZ
jCfpZrmjW2CauWhChKBR7qXlzkx+PrD/rmKCpBZgyCYsCbulLuTeqyEElDM0VsFHKhY2h2mEVW0T
m4kQam9f+fdYaNyAp5ccUDf4EQL/1g0qfkBhPuPoenUaQwJ9XqeucwMmVwAuqqlFF/Yzu2fOe3cj
Q0Usdh+v8rZB7JVfZqQnvdClxyI1DPRytdPliL5DCLE74w1qXJd4Ljcm1EY5OBDHcvxNLr/tv/xl
HhvTy4OSkA2uj5Ukv2d/wm90gaQNs4wgUPZHKjFaSetVm+lvHriYZjFlBfYOC91kkcAXnRIJb0eC
xjBzSAv1Xbq97IkFTkJ9eNI9gb/8uU3skfP7YJTaJxccQfK/Kn1o5/S7xNeGJnhKCV96QUFaZYTs
bx8vYWAczxVtvuXq9TTeUg4G0V/QrPyw5drMca3Dr9zNR1/AmOJCPWTeyzvEty3Z9sbG2FkdFxXG
cC0kaCuGO1TO/2eLbGM+XPWS6YrKDlRo+oasVHiovayLb4177AK7m3v/Jl3mgpZbGex4oaaCIGmC
+zPtK2KiKH+fFbtohTeeK5eVwv65v4CT77AA0qgAIShleX0RODlt8WzgjdaYW63P65UzsCilEhbI
OG3UKzeONp4R0zgLjWxEJXQPqNn1ou0HNUEHSAIjB9BwxD/kZdnYPExdou0AOcwkuxZVqslyYYpL
xtmQ+sN+ycup66jcmddqzgEB8yLn+/vIH61aa1pO4A/B2NDYXtWdVfrHNONE7KjDpTPl6/48d8Xe
N7XcKX0QDPpp5CqM2WU6bcwwrJdG+7GJRCTdem0LZNvhV66T6CtVzSjYwZPTnsvEJMHoShIWmBfJ
sP27imJnUy92syw91dCm2eWu5fsoX5Z9L6cM2eSIcN0IdQc3tplIen1L9d5u6N5moiRm1DDRLkmm
ZNaY5DtihtC4NmAR/cjSh1UQOIB734/5m475qloVW3Pt5qtRSIzU6xDxDz02ZQYWwiQYVEQUm+q9
8GgC6txdqTVKfLrjxMVvpam4ABvfBnhlUT7PpSnjR1hLaQvomYa3HM89qa5NP3JMYiUTERDElEbM
kH+lEBVriTEx9owzDpHdvLPda/mUkq4rCF4wV+BTI5e6D2syS/PLfExamgsjCvHpk0R3SNowOpSp
VPr+SVIHfK4r/oJDLHWIyCfpJkH18BICwDEVVfTUgbiWSTvNcwmTsMLRYiFFl3oc+j7uvHKtg6Mt
qyWW8CAgh9JW2aD9YJbMmEWYGe2iJxNxEyvQBwo3/gy5TWOw5hx7MnmwViTxj7s7bcgFuUtqAYgb
HLFwwwJuPeXcy7IEZl7fCQmobW+TrrZr7J6+sS/rtTLMax4FLjXzymR4/8b92II8tPlNVM0gJ8Lq
Tcgfa26+t3FzCb6rnGAhnzyacAZR4gV07fgFOGbLs0GcQDPwvZVzlUeotwUQKzcDSihpwNigMlNY
mWB4twvHdt2CLbuE6MfcoWpxFwOwQ9w9/RmC2Ffz1e3GEJjTfryyXowhp49TzTCejguCinY95E7V
piCQ99r76itolm+7v+qO10ziWRuoTpVEFjvGdmMi2D24bjmkSiZ4Fu0GV/Pj9+Yqo8gnU8LVabOK
hE/xLWmRfiqQ4REYZJjy6InQwgGvMpuISePSWU7yM64Vg2KR5H3mPVDA3jVTMpjIhx3/NbyG6/PW
N0zrEnb4deE3VKrYA7RIPhBJXjtVFNnmcndfE2ppJ6BLZ8u1Jrrnq9NZkCAVs4DD6YvNtbaUWWrZ
LAYhfU6lllLlsJSa4RujXCQNUxM1z43/DPMzaees5xxdRmey8f9Zr6z6jbPKLQ6s2zWK9Mqq9hch
dA6AcND2Qf5DATCOL6Iro4hFI21dejYiyikiT/BQ0f9drae0xiaXthjdTQJm4SFMHiMJ/Gp9lEWf
zTZzbAcSNFqA6cw/qZA2dHZsGsC0wDCJawHM4WHMMzsSO19rqnLi3qde6RMUo+SQJ9v+DWYj4fTO
vFyy4avYni4uynBd5W/z/dDgK4K2XHS/pxahAZHoc7aEi8u5EdwGdiuMugSWc5a6Lpd21DMoeZrJ
VG6ngwNzg7/0YrM7HFXs8l16gHQW6jOjsreaQLXEmwVGzHvC8TqhJ5zVt90mBnDje8ta86AZvYyM
P8VnZhbp2FWPryCYYAPQ/Zcg8fP6R/GZPVnEWSD3lECy3LDhbEjeyUrPdSzEGTnXB/MXVsFJ3zrW
sRkIJN8wus9kt9hb+mFjkXidO8+0+Dwtnzzn3SkLA+k3TKXmpb04dcSSgGpCEloswgqftpIFdFE7
UJ0/UsGuqq7mbcSquu7ubrgGFSRptFUm8Ch2tDa8Ao5T1jmqUK+h8vwFqsaMlva8j/x3+Dc4gTyb
OzOfq5bKgLoP5YMekmrD9IBioYRHOtaDLpJD66KqVAtUB14gL+soq6j4sU/0gvNKb6mxFssi5IOD
yHaSpeZ2wvpXEVT/I61ZzgK6lIu2kV8ysZG2NwtaMvnDxKZsJcYIyjXEuHdqJsIJl69GzrwmtPkP
QBTzeOvVJjnj0Q5qeqMZqMJW055Y869T9+YXjr66QZPbV1jNTGC0hyk8gOBo8/+Eu4slFBW9R/6o
7eEn/FH1dGQMy0TThYp0QV7ol3GueW2wrnMOpfuCBHuKDUP+FwjPF79MibBRy1rajY3v/6bea6mU
8oF9VmMVWdl8mji5NwRG/sjOfAGDs8eOlr+vJjdhtzT+c7BAFXaFgWzhiWYzEvbjbcqUD1LFsUpL
lZT6olhOl6B4cGzquMkpbUrAsCYDs4rpomlI2HKCS/CT7R7F07PdqeSW09YBjZClZvZnTx3Yv4Dm
SAJquFuJt7FnS7leNERDjIHg0CdoZtakV3oLQA8t7Fl2ygcZpq/HaIKUtMFgTCv1jcAU9HY5Mkfs
vDrBtGbBm2WY5DX0DPHGTDb8IQgaslI7m1f+y8sW2PDznOK7lA2PEKSM2rOnpAeUxn8dw/+sFe9m
fNdpKzWkmBqCnacD8+ByayQmkrb81q3SrrZMH4zP2NYEDwowMbbsyKT7fpLi3ncfYhSRSjK8A8lq
xPrYu/XPYCQnu8c76N4QZSni+jFQVjbgqoqwNA64D7dV4dW5ZwjuqSmoX7OQ8Kv4VPZPAZm3sge2
JbzDW8Wp7wna5mDGu1Z82+C7VrXH1DMcGEChjGYYyX9Q91BnCmnpjrbiw9NWOU00WTKyGIIP0ccx
javmq6XPv/vKKGS22wNFROIpiB5MIgKpPM6IKmCrV7qZ/cDIEIabjzObw7gC1VaC271QLO3Mo81u
i47eABSxXA1O76t3mGHb4ThBjUa0iC7cNVjiJ0xJJoZRl6+3+dHKlOZI+gKXbZkjz4KwNBNiypK0
PNBGa5b1cz+dwO6RfnKZAmQvcmjLz23m3pqucD8Dw3ecZ55DSBVG84rD6paIondXjbduo7GtyYkj
e3nyz0IU2jLR7NtEKVU1n5B70GaRsNwCvnv81tBSGsOQyNX4kT8aLWkizvtdjB/sg6mhLZTlLCh8
2OJD/08f0+mGDv1xzJ8NuqtMfKsLGsvt44hw6adaTIwagB1gAi82eToVgY80Lw0BCCeIDcMDVoeU
bpRO2g2If0Sh4e0xDPeV0/sUG6dPEu2NmBhTEzppQE7EC81vkFvAsX/zGyqNxROq1cvl2mHesk+J
sV1hZBZ+H+tY+YjNhzk+lwlUpXTD5aM4ioHjaFJfBVwFJdisnObDMDDYkEv8OfBHmDaXP/v2ANlf
ufsAdGH21niCr8RZxYQv/P7fe35ZNnSdmOtyZ94u/Vflbsqgw0zyymEZnq+pQM+8Jkq1bgLhh8DX
T8cINFgs1BGc6alcjunFIuRhHuwggyjRdQg63i542c28TDGPiTdH6alOPj0/j44HSoKoP0Dgs6Em
pC+NwtFpIwKNFbjeMV6Q0cO5ZiOe6VtKmPF24aAH8HVMllYb45j1aZ4yaxeTIePDfrlEqS2du4yV
rnMHDwbpgi22q47KEZdm8nRWPxDJscpKnfUnOd5BK7hg6+6J+P2I/lDQ7EXHxu6GT+SD2fsgmZBI
NgwWvJClsy4DHTHRV6cyXf5WCnKE6IFEncXdaLhEZt0XG2yHv7+lriB/oW2rKCSnOCC8DPPNBaYr
/wWok/zty2QlO62z3jPU1xLioQfnALjQL2fNPs+3b6yaYDepXHlOfWvhsymCXXWvICGYrcnCZCjb
AcjwuzJ7hiW/tYWWVQaFw5gJUs6xqsMdU3KmqRQSsBiRd+FD1N2g3FWtbzFWwT5WuQQXXYFo2pP6
Eol5s68w7D+bC8jjS4gsP4WVJQuKt6jullV8IbOplZ55Ws7uY9c/C+KcmxYGGzFM6jm0nkGp1JV9
IDKRK7nyEePDKwZxeK521lj661LZ3FSGxg5+1+sqvBrMO+pMo8qvzX+ZJ7p5Mn8MlkI+ZlFzZPTs
viVAVVbrG/ApR3N/5VGFmTngOsIuIKXPgydKdMvcA3Ok2jiGnepgwGbp32kVOfN0dKkHk0I8n9sD
N0QiuJvkIdoVhVg5jHKSr9lPoIItm8bhuDisIOKijrq4JMGwyOw3zfMFSHdINPcSWqEOwtJe3c+u
JBb83VtqKviom4hOvmNpu0pv/yR7e6WyRkUu8QEv/Kb1EWoAQDga1IN9SBDcX8y28ZOk5t1ysJa6
fv7ZuBtdficXcjdcg4LhuXV/SMY4JeB8rNqTOx/S/FKldtXLwSMv5VRWlPyv2z1WyMzzz1viWFwp
gmgOPdCltXECXUXPw1fGhZGS+1cUecWmJMSMm3B7FoLnCemfakNsYUNYq7Cp3maWEbMMTHKHDRnR
pY9Hx5++oVrMEWsiOeUxj4ESYNrOUeajwb6smzlM06DRInLtvy/zvF+nHhko5h40xTtJzZ3J5g7J
ArGewwyNgo6QRmgsg5CQQ9lOXnfNsjz62c7DDm676/Wykf5YgwIkX1NLYiRgaNA8QnZjpvNZ6L0X
TUpEQYtie1ARn6RvcnEMpMVXlGkelFE2cPpsegtjrhHUbOuPZiZAhcGc8BKmMzwyOnSWMo149lS1
9ts/456nX/WwZMvhTvMYDcl/k1g2rRhI9oCmSnTYvsc0UdAG/+OH6pYzu5Fjg8EUsinj7dsLK3CX
0dWamDtqmg/JF0UQS3D0i6WIzp6o/y7DoL6r/tq3ImRXshV3Ixr1CY/Yq4ua0nHZRaxvoUp4q02i
Cl3Iji+YlY5J3EUM9JWROLvssLy+QCYvDJ3reSmAGKOeeCNRg364mhhd/SOBCHFIAFipL/2Ynhsb
QcgpsgEmuhWJtTg77LmcO3Menydbej3t2obmRWUW+hHK03scEmCNUhEqcXuj5kxINtgV92lwpg+r
u3LYLDgONuZdNKik5PCu1OkF6Fd3xUoV3l4L7lqo60p/juhdWsFLtnFfIUCdL9MIwvzgH4vdhyzv
AnlGffpJs9f1/DKx9DZBBP2dQI+jHZVG5Jvi0urdInj2XdT4FIHANnShcL+o5V5u2VBCa0Alq8NJ
Kfs9cZmcFOqmArLDydP/XbmWkc+hfGN3cP3TxNXABYhnmkbejm5tGxTBib/qb/pR1GmS3L/q4eiM
1Eo7kVBIiE9OZ1BBnngSWewHlpZqSttWUBxtGW9lSmb3v3FJI8qm8Ny68Jiz/r8bPhqR8O0iu3Ta
6IV2MolxUkiKP53g7GVTNvswUL2/ImZg4lJtLhSdJ6yXKNJnWlpgcbqaKHHpE1LlZbl3R3rTMKQZ
jMywL68euazKDTDnGnv7Mx32t8grnHCFCI+LQkGAWRmjOSl4ndPmKyQq1FUkVFawMNIrKEFjZOJR
Q3NtL1oQns00Xy8rfVGcseOFKb8O73w0YjC+a4UN6toLvGccb/WeIzSTgeYkGeN2VmXpq3WFkhN1
INmflo+HtWwXZ5iosAdCFl3lEyMTRm5pinNGw5e/WT7wD0zS3HuvOAHg2WUqRHGv+QdO/0HvyCCx
bwyhWNJFO5uGKmk89TvW2tU1MPJQDl2bN2Z8eQCc2sHszqb1iGqbl8IePyf3eTVErSlpMChdwbim
tZg5LbsUBKzQLAFpZ4JiR+gCiQlFLpXfVVlMhfvJux4S1GOIb56gnK+KCfRElQF1nBcgbPGJyACv
fZMcvErZ0ZwbAVS/vQ4KGgm8ayHloiR82RXhe2x5QTsBoOO3It/nYsmOeEYNgc6lOhyW19qiwyj9
/HnKPT98bMYPFNxSJ24V9MeRCegt68wVPh9v37JdeWjOdVegMAspveCzquVCSNDP/i9eqDw3Mrgn
uON9ROokEhzJWRyYmZUTiPFG9n6vvC+guuN5TTep6C3cL1kz8jMndAfvBjNQYCzNtcG9NodvlWqf
8X1Jhv+zNQbQbwj341KWoICe+X/nI9C0vrutfWFvHcnvxM788ut7tjBO65LgJNBQl45aiUd2ui0E
uLNdTn7EbZgF5NPzzTB0lWu0L0zqdNCW3PSBiT8EVOeqo3yCAyJqU7/4IQD35cyXtnXYSwamJrie
tx7d6THKjWqkHxPGxng9diuGbrPQ2MCfTOCdzyvR2abCivdkMIH3WZicWlz5uV4AsMy76yStq7IQ
nN6B6UNHGYMaQZmtvnr6oT3YqGf9QTpkfsBcpYEFyGbIPIRKl5n0dLlEL7G2Dg/EEec8KCnOCanb
s3BCsVhWTyFn2v9B3APiqyCYrig27UgHXruXqUO8MLP30ugLbj1zy1rXh+SJGuXxOFbnwoUgZ4K+
RmDqFCBwp43cE2uNJfIzUYxIL+ucUqDMr6BleJOBtnir9AeCBkSyobvtdMKOEudgCcVOGQsnsG1s
360zEnRm5eh6ruwWx9IPZN+LcWiYnKihH/sR/GMU17uNfWhg/t6S3dTkowchFLIhhj5qb7FfCeCA
vnhl5nAx643af1tP8qmiF9powNHh2dVP26uAGiWgWoAgSonA2pVMCaG5jRTvWqUzZVeoJjqXCmxy
JS1SvXryN2o/w0ZbshqkSCDIPu843mJyGnXDvBDqqkNdQUpbENuNjFVCpYCaQsVLypj+z/9I0Qtl
wNQxiKx+Iv4mRiqc9RzN1fZPr1DN3x3GsgUBUlXlWdaLx9ya5/fQpY82ZPh/gOx2UcLeZ2o2pnXc
luIAVgMhuxnEox5s0XsIxYu82hnf689ljGcy87MBzMfQrUMjwHwSMMdzvtSB39s9RVAGqHgxibYZ
J5E+sTVJtHfVnugVWdVykZMi9rucqtiIp+5VsDxpEYjEFo3yTxl4pTq9pV5lWTOtYuNUBLuxaW3r
nyj61qFcoVrrHfN8j3vkE+UQR3ORrU8oJwKSMb46Ik4F9ENU00Lu9CGtmrR8tqx6ypaN05JMh2en
XIyl/NyM1Rgq3S5BESJ44LZub97GL5APsQdXNAUDWQ5KrwJ5jMRCAm+ywiKaoGm4jpbW563GhMWi
0wwzwp5Oc4VYpT0OkQni+6lz4+2LXamB+C//VQ9YqMD+mLihxL4el7XTmOAWAKiO2POMInmkdssw
w4PPdAALTocMEu50BqkjquNW79NYr+y+ShdThn7KcnlHD/USEVcw8f4VnVOFMtvrHd+Mq/rvscll
0bVIwVJEp2E6TGY7QirX5mzzvG+FFIgQJdxI+UwR9fZBuly6CajcUv4zOwB54NhfARtXHl5g5f87
RInm7ByCJprCODWYQz+ZJtOkV8zjTHc+1zWwSsEgNEPY5VUxOHLkAB3Jw6lmsrfoMX0+seFxL0zm
t6NYx1xCskvMYOoxGRApXHfKIp5wslOj0mE5XBsNyNdChRc1wxBbI4ytPjqx4ibsHvITyVdN81Gn
q2h8s4gdt1WRQn4ZNdVoLNfHLb/Iyv+0AZ5yF04ZkRXEWzV5dwPEUtCIxb917Qx4lcsjJcn1y9tg
agd/fa+cdpUbVYoO9bCW9h0GNc310IZ+AV/EQtu2gCfdFDKFEQXJUgsiKJyrncnEHUPPBFsp6naT
nxSmB9Qh8fIe7Fc/jJx9/8QRZNABVnxM3WR33j3KhxloIBsgy+yBujBrH4Frr2BC101ilb5a1/e+
mn01QFZ36GZltnMpXHR/F4MAC9y+b4SF6bCAZLX0YXabplEDue9byov5eUvuo+tkfymbofWsKHV5
4ZOzUNaXgby95CPmE2//QGD7jvwKgVppXnO+k6NfjIIjo5n+pfoMBd3XpDGiIlai1G6NZiBEKLq1
iLI5dBpM0Wzy49xH7s3JYvN+fkitjVBeGaUvTNc4V/c4hoagXB8Xph3USiqVekpP53vRohJMQTN6
oy37KVS5OW2/PdQy7mRkHOauUeXsaeld35CwOiyE87QPe+VQxdQCERb4YJNr2/BHtdWQvqbRYn7I
qo5UorHKFBmmkA1X7yyBncQMkhlknI2X7ykw3AXvU4NVlACJeaIhjN04GyzQcd+hSqSLNO2OKf9J
rS8LgScej4AkZQWPFzgZ4obmcyjyZdSnuFVSjlnlHQ2U2MRjpHeBVmZL+Hx4aozyAk5gniUCpQ0d
MRwBTdsyZNWFAOjBrEvzUhreHKZxG00uKPhftpeCzsVqe6srSca+gFUUBbFSz/CYRgyqhaBf47PE
+W+MhE0vt5jahGs2arN9JJezYvd5uxNePKPoTBwS7RBo7Ykhk2z2BTvY4C6XKZETQmb8UGS1JwrN
iFB1+GxSW3Aic/URl0j02SYZMkoiNVTIlHhQXndPjAeG2dof1X9EG5kQpivl2lV9HGf+yeaCvaxj
FJwQYn4ucOJgGYlAfQMyve5RRZ61CD/Ry01zzBNYj+ZIt2K2LdwUXz+PCXPpXqXGqBUuKA48cyrB
W1bS4b8pCr6hFxqPfVFP7vYMgYcfPXAla1YhQ6kyAYxxdzIGDLQnkRF8/JJRFKDAH5Riceb4bN9e
fj++F17mS2BuTP72tldV48wJlkCZQNe4KUYe8pPGdYimZdOr6FaTTQoPPU00NmlbkgFC0clTJPdH
Kv+CRp7YhiLWYGs725ofrpxeX4vElC+4U2iXd9FVeezxtmInBmJuYiCM0HKvknh+O4JyrcbBvz25
Y+zV+ZZPi0b/BSpeLtnIq38p4qRNnRPR2AiABAWDvh8rH3L7IgjP1VozgUjcK84EMpZd4mj7lHPP
cg0q90vHVy0v86oCk5LOBHogV6qbtr9kf6tqJ6vkC1y84++B2J3wxUj/eXlUcBOKcKLhZ6HRjKxD
iV5D+qr0Wz4Y0baidBsJSbFK0HJBLx792+FzzL75Eb9TRXjxceFKoZEqhnKlvq/I/xmYkiC2A8VY
JV13HRO+yaOOtY6U3Y+ncNey9vBq6dM7nAtsv/Z0s0MWDehkEi8jQvYQpZcLazcHY+4ppUieN7X7
rHXA0GfRRBUT/vw8YYavRtVtz/YLhFX2al25xoLalnxbH/oDKAqSw5C5IIyRJoON+7knazNJoLn5
pxFE8a3yPKD3fj87NkBR1AOEfJdWiVW2j5qJc8QFBWvKFb1bGvLgw2t+wfI8EJKpFztu0WGyrnRn
9LlDXNpxQgyqTHZ4Tv1cTXpVSX/Y2cPNQXUSvHKfCYBTikOjyLEC42eLS8zvCvVBpJDWhg/livQc
QnWTJlmIBeUSggGu4pdKgIvgxWXMhZUYTbqYsnbWKnD4a5Dzs2ahqkuqqJnqdeUeT1+5oNLUgT10
tX81jqJMgegDf+YKsnbBFqy2HD9tf9PnrNHxkg2qyGsRA3VbPswb9B1uoUS+bot9vgIr+n2I6Knr
aXjCuzX9ERzs4rHdv2kkjONbUvGL4M8LB4cP1XNVosuaHdEglCD+t0kuf4M0BFV1ywR29HXEVv6U
qnz9JZlgmJOn0D94wAyUy1mia5hIwLW740dWXA1bTKTLLPwrL8T966zZJ680xms7QkKh5Ky7Gks/
BL1OEjYG+nWAWHBxdKhtTdbilOF3Kktbg9gu4IkqBsuDKccsGEfYE18OgleGSiVUmiyM80eo8OE4
Ba+kn1aJ3idIkxtRMdwcxRLHTbLiXJHTtUWdMUiscMe90XY8AgqYSg3i24P/CI8HKCwpafih+ouB
8rtg5+fCVoWovx2PtCbG321Fc7Vb9lFnaZa0sFvuM4XwWucdzjGJPmNXjeoaXJiD4NuRtR76RSMU
fCRDLUfN8vxOP8SY0nQ2Xy8q4Osk1ml1iZcMoVWWLZXpSKTXaEWka+nfGZXYCMexg6X3bl1eN9/+
H9k128hsTeHkiSpue3j9Bv7xzo/gZ1j4NyA+IuTH2/IrzS0AL/QrFmKmnU04Ra9hEeihHOl6raMv
xCEf74BPzrQPnOFpdZUjmt5MbyWG0BC6hedHtObBljI2mORF046XsY8LXsBWakchr8LFJzlgyIUE
Z4oobotyM5ulwLttfGYMn7BdQgeCaMA/mr8lnTZ3xKo3QVcwiNnvLWTYzoyKLOR+rHfyamli1RCC
Utn3eGR+sSCtpGZuXhHlTSFVvfa11noBbsgCSxuftwMKxoPMa2eDPIwq9AQRuaq5LXw2oiMVeOP3
GfSItqJLTmTtqYsETuj4DzsHpoKl37MAW36wWLVjD3JrrdwlEMYi5esRnY8EMuVrXic4meZlSUdk
cLhnvMXN7wYmaLverBHZHz/OvPgg8YwW8ndWZf5mVhwjq0jvNQbMmCKp/r1LbhW3+1hvo6shetuS
xH2KAuioNUGgoDrKzCoRdiyqOlVKJjwdqPOUtrn6qYdhdjUEnX9yG7XdGX6A8THA3Ac80/jz4D6y
Y+5Sa2eCibdWfguAJVwDRVCy3V/d9Ina2d54M0cYSHpE/P9temML/XB0vQxkGaPhkM/XHrXBp/lA
KuUgWLr85gRBBQJbUSIla5TAMlnlZeNAXFIus8H5MPjoCOIb5nY+iph1i+heAKYWfduP1uxIkUBb
fSshEDLtiEHTbGDTR3LX0H5ipRURspir3rWAbmPzF5IkBrwnUlXS+5tnC7uLE9B0mS3di4Qwiar+
V2h3PRtk0CJRspCm3e+WiM+VhIYcqztTcDXqil4Q4cWGtcycgcNSLlqSJLj6rkfQ42xttTimLVzR
+xjre9qVXU6S3j46JK8RYwQbsUrCCklRdeayb8Xu2pYec6LhJS5dXI1fj48XGIZcvMDRj2YaFXev
AIJgDH10AurptFk6brfqWc85t9yJXl8yWr3AILIgtmp2TVcIGcU1wJRPkJRbM/IjET24WywTUObh
+xgOLUQi3+v/dD5tJFuHKl74HQHM3Lbhmr94gXssQ4bRyvAYk5X5WdTe8tbgUBdiwar87gXWkQwS
yVTPUigU4DAg4NhnuAD57LglpU7/NzxWZxJ8DrFtvF9YQcpFSuuHw/lxGg2VsnaIeYxg164ynD6l
2nS535LgBbkEdZut8w9Y4syzqXNe6aOImazr6H53sFq+e+oGUSCYeQ1czMYG7L/PWQQ8APQ6K6vX
Ml4gSydT5val8bxUjP4InG0iMKEgl0A/hPtKYbg5u40ufq2MRhi6qIKuxsV2C9gMueG3cFWld8Tf
SFegFOTunEe8eZiGPr3lebFDFRKqlLF/dZx5fjYWw7WwvncoBvRAIn2riGgQh84tWhorMsTLS+nc
bZD+le9oW8iE3NpALl2Zbu5OrI/U/kYBnmwO6V6kMV4FnMagzXz7Lo+U9nyxpHdmeKnMjnLuXivB
U7szD6uzoROUnzsJTlL3DXoW1VvrXRCpJUQROtfROxJVvcXIYp0wY8O3Fw3tom0U3ZOutsWGWsSi
1lUzk7/GlzLxsMJSeyONlYoJ8xKF3jvlEqCBfXlmR+r1XeH4jJRWCsaDwlU/DYJ6hOUwY8NuUepv
2u2SHZHn9TkPVWwngJo8XPMU2fhMAqQg3skRvGUBPwyszF4mDUU3ggX59seACuzCa16kEGncqPIT
h239vBWufMg2iNFh4ToNm5tOzMp/nto+RC7imAQ4kk/dRiFOPv7REFBzBQZYaPqX4rZRHp9cv26h
PdMQeA7xNVG0JUX4JqocjsIkWueCv6I3Ci9Nq9JBZ7TeuzVSBn6wGMqYAbl2KF6Ic63gwakPJF87
mpVGJAdgga5ZQPYDMlkxB9lljMhensod+44f/4VdUDGe3ubWHJYVRC9w/WiWudjnrmTao62rH26S
Gtt/mjihqG5vq5GEe1xIqrUPElQRJgsLiiTJlgJQDyElmbTGz7bAkf70cGwl7tMfAn/J9ZSUca5w
9jFY/PpewhbitvuBxfuli3akiMLjI91m1muMNDCXITamdL6i0F30sMqtq3tkpYAEsUzjknn7kEA6
P+OJj4OaBRRrSBbaZm2w2VpeWnyn81J05d0tcFL70iCK/noeZKSKKE102vYiVD65e23oxscGFu7k
ufVr7ZWOecQVvdiJ//C0FKB0IVRjaZZxemLsNjJWidGqM8+wAG39rRx1x6behJJ+AGY90jk/USy6
ufTX54ZZqzd9Fbe9CBS+S0W9osdxJCZm31fL20MFJ4O2Z/4e8+KIAL7F0cSN4cDIy5hpypy+IhTI
GWS7Gg3/a18+Uo2/entTJYGVMkjbNc45pj87+UV77DVGE7ZHoIudCP5TdFSLWMpz3avlrFJWABc5
f1mPbnhW1aFMHNCGrzHMOV+S2g+5HS15U4YGbSRMkU6FehlqYg5r7fdq87KBxb5633YoMEJ5oORg
Mj6NoXG7g7aR7jhs8Q/ozi2Vj5wrcxQBnzVq2RE6S8T2lfyCeim0yZ5TgbckNhM6ZFnJmxQJ5D4c
DEEKIQwiTiW5e72FfM7tc8aoceflAe3V14PNbOD0SA2MoVFeNg0jIdQHkBswGTH+s7r/AQRXkj8p
NSC0JY9m3KM+BN4X8rh0Gz3VN35P1VflowqHS5nnZuKryX5rOooIU4CXkI68+hBvTJmow8G4KBvy
2rYZnLSNI/ebAWfVeReTY7ai3Ahbm3EqjL7OV7PGZDgKWf818wiQs4YE3SSRVy/avD5Wq+4v+X/o
XmD3gyvmjspkhkat5TcDn8QwBDDbtooPR6xXi4Ybvx4L/LLHAgd2o5eOOkPPvwPfmWObqlRYO6zw
nA9UX5SQFSuStjTMYuQE3f9dMUu9N8GIQJHxj9vgdpgCMIavFOwQYupr9EE+I8rSigGki0l+JJdD
K/QCEFvSa1gkI9BxnyjD9a1IeX57UyXVb60AOYtodrbxVMTODXGVgokWxwMyobfNxUtmm1QIwJBz
+1pT1QueUSRhjP8McTEjmlpOd9WSFgdjV2mmDaJA4yeahuCUKEkkDpXsJKggOIpKQIKv18aDXnH0
syLu4KMwD/eF4Mqzo6pfEAjjUMA4au2llitgGJnC7+LzQiM1fIzMXKztga16/TxmpYeM3JRbjcMF
h9nJpWvRLSUREByfEG7Yb9P+fXRUc+g/n8V3HOONSL9cd+z8sZNbX+flhpedj1GCQ7J5xmexDM2F
VNi6IEjSh6pqxujnDolsH7adSRLTPOISrMP8c1NmjB7blHTW0AETMSKG/aGAndsvggTDL8D1PBB1
yUzq4pd+KuO/ic8ExNv5WNdYQQEfsz0KfFakRzACbpj2Ud2eV5LSkNvJ+fOjgIFxn2W69Fcu79Pg
KN9u+qe7tkv4v9eIwFTGI1yUxvm1y0Doi9nNe/WBO94yi8qMk8GlKs25dGz+yvPmJ6WBzXlOB7Pp
NUvAZW2of6D0j+DOSavnJcBXf+iUZwqPOVtWOVd/r9STxakEc5oFC8Rsdc2nns0VY9wSiI59WcJP
xiy7AgBXFEKzqTqsKUsWfhNELiUEISIsG5hoKaVdn5+2sR+kMxAzckP5upJwv17UfjQ+PNwibmE0
evc42Z6xYYc36Bz1hsbfCR6vtN+Pl/9OpBZzIVGxLTG3sgtN4DIbPG5C0r/SJY8JRdbjqpVf8slP
7pXNEPDu4lscoKk+hFMtGNWnzATno4ELDzHIKjO2FRdwv12+Kg2m20yh2fB/VHGcC6mmvrugA1PF
QmEcMFOR3giqT/fEfQJU/u9x3+OVzBG6NiWwMa8z02HWRlxMlmyNzaZNik/6RXaVR1A6jJ18VqKw
OaNiNDgEEv0LGfk3Ogbioqb4oliIlmT4zxTW1Plo4Ok57W8AGHGd+bcv8ONPZ7WVKHdCsxdnBq91
4lNo5JaHTdCm4vbnx6LBI5+pfVRQfMVbH2kqyWHqQkgf4ySH0DCvjPd2WacSudIn55SKOswoEnEt
W+wVWqKQ1qG1VQyqVDyXAdU/Dm0gyLHhUc52OlmKwwU5PpllFYrd1VjvTTXVNt0jgASWSUl3KVKS
pvWoDuU43swJjYWQxzZw+FvxvUlwbkR9ln0lmsb+HpN7CgDGOQ4/9E7p6ABCwATKJiWKttqHlxUj
DxKQlJc1UsovdGIh0R/7dyp6Cv5yNOKdZqG4gSeeebCnvwWVizOXV3VdYfXbFAnk5lXq0ppY0tK5
dx1ydNdNpPxX1eSdvl4Vj02m3ZTfAyiXQrNZg/equo6IGD9ztUzkoFMLbj/jt5l61udXaDAv0RAs
peEKiLe0ruGs3HzOTzCQiwbhbAQ/dXme/B+Ri5LU2afzO5nwXwK9Ej/Q1tfIapLRCGcC00gShwR8
3XQXPKdKhW5lD5mAd+kRvUxcV0B6Wpb5mBNEDp44JQVZelTqS+UzaQBrU6ZMFNk8MgR81/9RO9Xr
+6EHK6NVcxpW4wjg3Js3lj/DEGuGCW2htW51ZmHZ/Cq1t9zaMynsK/D48OAERZuWpTHF0StFir5q
HbhnrQj/keC+GCCsKd5JOQGVoJvAXk+9j7qtdjW5urwHVdFGSyQ0ayzldE33+GwUkleyofHQzJQE
F77dZdal5RmZkCdnhL740wCywYPVPEsvynoWtO6gWqWLCQlT75CGqQpqdOJAxDLY8hB41DB0J/l4
hfe7yskGian0zPt1873fe9+I8eGWcuUO7JdwmlKDPPOXknRgucJ0FdldVeVm6xpUgCNHIVJHovZu
WQUufbP2dSVPVXT0P93eVoawi8byKV2//tD1rCMdYXzYUP6DO5Vu+HDTnbT3nS2UhiIl0h29Z3az
g+6hD3UIYGco/3X3MES+lRPeUesmov82BtIJprzFl/rTx5o363FdhDC7xk+k2VCJuC/QkNGbUBLk
sqZDvOl+mp+3pZ0YUeqUtJ0Zpq/xD5nykM0Ihp9n67+3QeN4QhvZwbF0FlvmMuhXdEL15Kn/XpCe
E+wkUV08dEgMS9mbhuqPW/3rWC7IjvGevHVzw+Tu1XU1+O9+ZbGaeA493TfSy+0f4xYNKGXSIQi6
LvaY5frTcEddSJMTxFWlntMOLWYACI/5KURdDR68NcOl2dRLUkQvEuHsi9Ilwx/O8L9ha0eGUAog
nPrOpHfEe/f4VHME9qsdC5zxsWDZnJgxYi49ljPebsRcQWA7+3XTsZFD5J3hur0rK8sw6ki7T1Wb
7dWceFjSVfVwsQ1AKOzsuU8nGzWBF4EyVWrVaWBIi0L95BbJHQTo6H5VO6nXbkUGXzRSrCWbCCIn
aCLfHOuwZ0Qb276yHssyuC92W5wBr5u2+c0FVQNxFoYR3UBK0mkeAMWm+MGwuONjYbqoOm5Sfpi1
UceDdxMTZ5nLzCDYVYitAaK6ITiB1iDH3Yt0Fi9zM/oEOY6j1WdA21hfbe1N/gHJgwReBCawLmj+
NsmymH7wRT9GfIeRvY45FAVXnZ8atXT/n6FCpadaiyhjMYdZWhDV3j01Evn+CXdM9grIyadcxmkY
Jo8o5FBV083kRY8GeOD4ICj3ZdBpZf9GXBO3teFrQdRkKr8amEIVuzisFETLY2PCxknyBW5hpu/J
estOoUaVwLTX11baRM2mGM42xABMAckGZb0TLNIq1W91Bvt2EC+FLtLbBD/s14dnxOrZthcLU6mN
8cl5WQh3bapEnLoB55VzcA343VfXPpgDtrSsYps5loaYITGiq8vW85WNEDm3Q7P6x3F259MyM28V
nIunUvP3GaEM3wUhrC7rSIic1TstmUQ8e73hPXSGXd7fa4YAjmpGJZ8O2EaMpE7Fe+3DrTJB8bmm
ACmOKl16JAvsHhAbwhMss3qnUBQllkAIhow1dpg8LdH0rPY0JumlCmySPDBn63Woe9Q3CikvTrnC
XvG+xCG7VoOC4gNOgKkBEwYTRWZwoeLNd9GIapqxsgvJBDF8GOJia6Jv3JGPAObMRNLZ9F66qUQC
4JLROCXyw0A8IUhacKB6jVhdRuAublA/A8Uv6XnlryrkaPny421VET0eKiJJDOKWZA2/2CmJZWU2
jKEz51FvmwCmJcVt9AJLX1gyqeVD4pVUtTQJeQxEajeioSWhMCp/eO2g3RVsObWmxsCxR5/n+t7G
Iqo0ckAUgfTGVK02GgiiJOrRC1fce0hoy7S71oPN+NwI52Bgy2wU9lGnkivmj7N1nr4Fh39xOZyu
tn+X+ErkWmVvr+D2vtQVrOdv4uH0GZE9TesDFKLTEaLENcXbGMI/hKw4MF3Sv0HzijOHSk0CPJu7
XxZ0vtxkB8OkDPgU/EHU3ePij3IspgcEKa9cpekah/kJuJ1CMJUkDZo9pIg/IbaJceDh8GBo0zwU
RZ75rr8N9tuo6AHweQ1MmqS8JvQ032IY/5sLJzfNXxPz5vdyMhDSLoedubKFJNux+1QLMkp2GIUp
j27s+ZhHlA5uaDYwy8RNa+fl7hOarjZc4BzXBGgfcSBh8M9uisV4pDvqSHetJH6LGcGdXRa8w62r
KqmlsXRcDnmqpPuq6mHVDifX02dg5eeIOxNfZMyvCzox6b89MSgXdoPnJ6ObFKafHKaj2tZO8nUn
gr3ugS03USdxU0LZRA27SkQnpm+OOT8dX20jHNcprmhsNpVKnaXej7QyvPgUNbAhLma9WCNz++/c
zdSc3qC5gjwZjTI8l+mIZV1znaIexOWPFJEDnoB78ot0RldJendRiA7Lgo65D8arMy+/W6HpBMVo
F4b+VhGNrQ2+8MXk6ZxapEdisPTbj6trM4QG95bj6a57eP/G8GlcCjlQTATUZV1H0R2YOVXms7jr
jo0bclFcPE3cK/PUMRhAJADODF8k0OpSUYq6MQF8Sedmz3nIcCKSwr/f3ZtgMP3pKbkb2M6QnELO
B9Tu6KcatlxOSzp7j74pa/BvBGCVCrLg2nvG3OFxn6hL/gyydhT+tnZeDrGzcI2jpErJKZjXx2Gs
6a/USiYPFj1qDTysxPl/vh7BT6gca+DoV+ouc6lGX13A595D2JcMq3BSS7KN1eVo8iUAa3NcOKZi
HIZq5VrXYD0FCSt6jvGhJ68bp/3/RYNfyTPArV0imCGUp/ZTVyEUAbiOmQhyOfK0vGSyTi04kMCp
FFllRKSROJUzj1dWke0MamJUgSh4dKMSUhdF4G2ySdOLxEFSPOFH55us++x5YymL06X1J31CiZlz
9NIRhKw3pmi5w4KP8CVGB7+ql5/ATv8NpODVMitI73/3X+rJQtPpJUl2FvgSLPMnocdvbAKv8LWO
6L5uXIvE9HnP58NyP6YfHjPwRZShNlxfkt1QE/HpmilUJ9uGENmLQ7hgjYrQ2h9Wy07ZdVLNHaRd
+pCPjIIRW1GmTvzWs+BGmZKywrTjmlVzf8EoAEAu54Ryb8JSOnKVP/A0fQxWKJRJXmO+5PzgFZKs
cHbDPGisNpqXrTRbuSqiKMrgceLHwEoVtjZRofTbTdYhrmsZzD3q2D6hSPK2QSMZt1IuLLlF0pd4
mmFYSYRAAUjfDmDsTqH5c3loE3JUPmZ/HoZYlWptWfdV9xjmRVVFjo1g7kSbh3gZbYxkPfl5YxPy
AgEwShG4yq8CpAkJ6DFj5jOqEq0B6rAMa8y3MkfYwqC6iOWv3sjsPFIfMX9eXwSaeW7mtsfCWhN/
4ZS0wxGiHrcRoUvEZbg6YFUWTbJRfdvhsfM4GZDEOBAwcbUXlOtDSm0nBqrNCTnInlFIHkUVcPIA
7oQmQtqBaGhvernOHBxXVCkhui5Nz3zavwO9ze3DffSmUhOOYNiibvxiVcvkHXreOCnEZBsWEQZn
k7dqCLrglqsd4n2j8x65QsA6cUq5u2CIQQRD7E4CfyxqmDOk5FCNWRNtVnrWLKDqkl0Q/Q9dsWdN
TACr9Hpa4ixoH0DgPkolDm4TWj5/xXrm0sqgHPbmThH2nbNCGwMaKtM0ayBNUMLIiW4FvKjQvfug
3iWtk0U8AK8Wk+K6kduZFJR0Crz27YooSfzr76eQQdIKrD/16x9UrIIpHuVv/i8bRKcBQ8Tr7Ffp
YDe8Mc0ApN3fpdK94SsfwJGr0IlbnSO/03Mmr8SAcZem9jBdcvKg2khrk91fzW+kwWf+bXj2ZUcR
IAy/WxsE8SD/MjA8W7rSRAukoCAa0ud0TEhD8MrIS482UH5IlD8KquMWz3t0sQz5whOWnRsyHxlu
vvirpdcFyN/70s8D3+vNFn3HbAx4dTJ8P29HJU5Na/UN0yLW3MDLUGz63AAGmARTYvPvOWzAZd4K
vcpIg5gCsWAxRYZPfv0QjQq7763zH/dqwPHP6Pw7xjd3DwVZE0g2m/Xpd+JaLY65DOqEF6nC17OC
AnOb1kA+ttnpuhaQkiYq+kuASNJlNY7tRcXEGeeEPUO+twavGr0yoS3z6wWLBj04vuIm4bymVFpZ
GY7hjDinpU5W2cMjGfNvndTtl++Xn9fuVeC3FZYAbKrDFMKzJ9vI9H29K6pBtiZzFw8eQygKWyM7
DWaBEdB9ulKkxYri5Eg3kciS4pNY3+tQ5FN5BgkOG8tun4r6dN2Srg5HW8hY59eoH0nYiduUmj4A
qF1OktaDjp83VYoLFZacXSrzi8/53qUB99wqrCtjsL/RjXt8dHHPWlF4/ai8XGAeFiybCYcLNwja
PWfM8vHO34OFJ2z9AV1OK0HnzO6aHtJxRQR+UZHy5LPwfTD62o2MJJpOrmFC1+QDzNSFpKhDEjvV
wDxIMvS4r4TFGMZxTKPWDEHcbtJViZmyBKBLAOzc+w+u3CUM3MmGZ7gVpg/uDcBHP4ROfMy7pHzS
BW0dV0F9C5M+IH0wI8nUkzBWqN9hr02IhxN4cJulTCgCw1BHrn4MUH9SgATvouVLJn5xdbsYpq8z
JRIckQCOu0SU8cbB9EJpuY9VAurDKdjHSlC0c9+C4ZbP012V9UnQpZy1T2Ado/QYcRc3MeewA7Fe
ZAL1HY6Qw1Ozah98MdGjOx4v1vz90hgouaVDdIHDf5YE3qycC60ZUJL6xPSaDLw3YQpflMeiy/54
1Nx5/+QIUUN3zwM31k7QC1iTNZEbDwlNUc5GJt8E/ljml9X9sF0pUA1kjmj3fjvekY9TJ4ZKDMgk
4kXEBv/xgZFz8IzzDCVjpfm2Z/n/YfbpXmQahmUqP2ZYTlLeJeHGqsl0tFrEyTIEkFa1rrBrUni9
J9LNtL2wa1tRFon59qtdTCwstIxgQxh0qwWQ527r7SIuGnTDIsWPGqY71fvcGzgP4pAbSW0XmSyV
/zgkjuMiW0FXjpnqYyHdvGUhvzdpo/iHOgDsO52h4D1ChaB+r1QfJcxi36h1dvBYml9F/MXBWI/L
W1BCpnNYR0YLdf8wYELBUydSogMBeMorTvPW6tOiWGXq+SpIizkjDqKrBMr/0UIhX0AUe4f5iuCU
XBzjlqDDZ55H2Ba/L8bGCL+T2IRaTOMkQBRybYGQ9n0IDySJ3H1Kn6zqbdcz00PNmssb1jyHuHtE
nFzp2JONgqFgIhROmqAwVKI32GGET70TQzKnh1bgAsq1p7Xs/LcETAtqLKDEw6zVe9vTOqvL6U+C
RZduQDuq4f/C2cyZR0jjQmQULBJJuOR8Gt9VXvqqhxI7iwyxfl/8zRMekg/lAhHkzdP2NB6mHKlp
s0YheF1qryHtKR0ikfkYAaHLCDVOI5n7vGq1qvq8HqJu2Zma1pfggbYi7AGjx5C7sAZ/E/3B2pH7
YXg3IJuTPW5/o3QYSUCoz0wbFaXkzXt4I58xqD84PaIIC4Aaww1l4/GYUVdHbWYZvHJarVO+94FQ
L+8QS/QVQCVNlawet+g8gD3atB1wX6QsB3iJocDJG3YXOvuDWvtGJAqHEbNONUGOQvM+NyZ7rBca
/AqZDdFf6LjBep2BwIrbrPXuommQk3h/bWkIC1GSz/pJiAViHK9+sjXyAGqgqEmvRcO/VVTc/CLY
p740ofeo9hTcII7r5uv0VPFcd+AmHMW26ey5wf+bv1zitxCiBTpWln80eS18rwQaOpZty2fiiwOi
D3nPasJ7/9keL7koAkKnyb8lrxdqgCyWmuPugwzL7uEbTAoANvLhhVmkwD8zl4ydV3+yKUw1URd/
nfctAo2lR+/uPUSTvtwn7rFatZlCldLKAv1e31U2p/y94RZsO5sKeRD3cTfxiUXgGd40hlVkUXNM
OSsGTM8MNNzGnkqtWV9tpkNqHBg5ivENt12M+jQxPcCLpMyuiXfSH0bw/zUgOOYEG4oafnU6/F3e
Hq20xVMqIToT9sIsc0/gmRoe6gahJejxd8UoIFPhoj2FgteTW9qV9PHSdfxxLXaYj7rEUUdB6x6C
yqGCQbPN2m45W5RJFTmzAHlK2xylWRmu1XBgVtDriyq3bdhfj4eTWwqYQoiZZVDfWjNTreafLXFY
NQxMQA4BEe2lRn2SXirv5Qo0EEH13SHdb8X+PWs51Esi1TLy2Zlq6jxoes6jaky+xIIyNCrTdOA1
Ll7q81PXCLF5He0hCoubuHhx8yNOqUbj9rzzniSBguuAWK5x6myW1rufEHvPrS5QWiviRNeefI0Q
QMEkTY1kjHg47A7liGSTRRtBdMeycvsjY8X6O5hRmc3mSKMpaN2+vDh7Ak25/ct/IfYYaHB0I7RT
9yKUP6ZZDIJo4C+aiHVIuVGMtjinzfJhbsU2fqzeIGKwBEjMPzuoiHPxD45CbVhyrukZB7Pv8FxS
Pkw4dAIRGnEd8iPPQDoLKfiXIvrMeQinQ/fQ3XXsImJ+zEvcBwsweHfxXdEKzyL8xYRWTMcDAW7Y
Bs8XN/+DBh0kcahO5q+U9tGPTHRMWj/zjYenl5U5XwoUTI3Q9fzepbcYfmNsZhhzTyQ+q2feZjm0
0rL9lAYnTd17AopYPDAUvhmp9K70hLpjfj/eE2FQI4lRWoaSeIUEGpjl26r3szkkbM9uUMYM9Wjk
N9ycPV9jUSDjBzC7SR8Nd5dMZeca/wPVPyJ0kcA2qF99ukSG/zBJM2nkiWN37tH4LRWrRMC0TPw0
0+gYQpo/1vLzWEy7ra4LJw2yY6pUJCIh7kX+lsP3n4nL5fDEXOz4TIeEVfKuoTX2StES4cllgNzo
9xEdbwIz2sbzxfCOiYkmLAGRglQtM+f57JQr3R6hnx0UWy/yQgc2rIUddOg0zoRwe/yUAYUK36uh
12zDU7MfpSQV5p/EtIBwhBiFFg4kK8tDHRT62CUSIqwWDJy7EpSaEi2YOVY1Dg9RVMw4MGMYqTA5
a32JvGvS6rTrpaFgSV8pdxvfkxVRQMi0ALYTbyHWZl5XRDKB9HO05vqNmBgu1a2OgjEAa4kIpHEW
YaPXZqphacLpqTWG19FDURzwxRGfD5FKrPCUcr+Rr94gRrJWNFzWaDYNmQ7SJ6Q2HmvlDu0NHzCM
LNp3pMbNiERnWjNN4aPwh+LSeykEg1E9Sq1018k/3p5T6EE+HXT/07WwA2gesimmW42vPvdnzeV1
rO0bs6EQfBrv8bxmKq3Xo6hn31s3nsC4kpcfigW9HgOK0HrsYPVh+oC8ri0SoeK62qPI+n4H2zBM
5NbjDjz/WBvN8a1gqmL08gLw9hjYZtP6sdBDXoEt0W4TNLweYdgRUO01HwPU27UGNVS1i73JWx1c
oqEBdOrk0BypUrA8TKWdfpViPWovfnz+bdi9B0Ejx6LyAqEcUq0Cqlbl+KuG/4snqnRKM/+X3dQV
f8q76+7QzcgjM7naOI5413xHRB/D6NgQM4OXYn6WWf4sLrce1DyBUHrT/C0nQXNLFWf7DHkYsNRf
9UgYiAmCDBoa+SZCsrieWfY+Z5Ow8LNtTcSzleliUBRm2nn2ymAb/jmO0YXqpr6VP53o6xUns4qp
HHHgqC1wykZGPO/lcynmfZETBNJwDulqoOuFIRgLeh70Gd5eFBAoLzIJ7v0nccenZEwh96bWCXBb
lzElI9R2o13YraZjJ/XVACUEFvXC95FyAyZJgM0OgNjSfKxk0JT8RW0MyZLL1KnKhN+ucadRq2NP
K/9XRPuez+S6qsTcw9SSXIksA++AWVr8kHD5ZCtgiPzp3o5gkQSXS5non6Fm1g8OuJ1bB5UU7xdc
Bd3XVc3n+Ck/5lV5397KVA8ZdRQ48CCBqFEJiy1TJc6JYu3IJva4sH/8LGwdUWCp7i1xVFZWJdrR
wtlLA4PfUy4LQZ4MMqi+zMJQvBdTZqjp4H/7KTQOK6K4ICaKvcWhZVbM6nLYDxLx+lC6AJCc7ND2
FDSsZEefZLT6CMB0a3PFF1AD6mG+F/cIBLd3tZ8csZObgn3C2z5RT/y0mrvHpVUEr/5S+go8y850
woWngkNpex+1HMU4ya40RsExoJt08+kv3DNMN06W8JOm40fbODmNz9ycFsnw/8bugJIs0tSYMaR9
OlUrs4gnyM+dWaz2tKdOYXA0Q3q4xHa1tfoB0rq99/j5qgEGj+qAX//hKUhSZRPbL58nQJ4pnalw
xu00syt5sjxDFDV8BNgcRabIr26voqoqmo2pJTENc9YoM5PVN1tn5BA2wShr+SMo0bI4OiGyIjVi
0Lv5lfeWqoUXrIdFMYlIrEE4jsT5GiQIsHt7oFdnmFoTzsDxv/+qg3PzCJH8GSfamiP3SgSy37yh
pPlxXkCU7TYFjTq83RpUvGOYLTZXZGgQaRPnIV1+/upGyb5KOwbNJ8e9AOJwAW6YtsSr0WDvNxkZ
1WmRAsbkQIWcjWzYF9rItKRsk2a3IyaemMcJ2vJx3wmBt/6Hs46uQxDx0ZQ5p5X4KyKDOsQ7QDio
0P1jLXg9u6RtWMauxWHNEq/2+MH41yp3Qu7D5PZOJSQupkn7FTEbo0JqwhiOJL60Bpe5/6b4KhIG
9r+d/7zqj2vc3XcJ7iaag+vOmHC3J2IC21+3vWxCqnhW3No8lAGHljfJ8trAFwDsbgvDb0q1R7ky
/D5Tp5ZoNl0EkVnVlv5yTIF2OMsHwaIza4okD0Lmw1LtzWRndqMxWiNqcZqHdYMdu/TcwYR2REMk
wD6+X7dWsFE+COgSnA67LzTOVL227ws5ShbRMvbjsQBn6/4FF/bVmGyuquGZZ0umRL/pEN/oU8le
tOEU78oktieCuM3/z+HSnJH2tcJbLagOa8qd2+aAUKXOgUEiJD4tJoM9nfpk7k8KT8wNef+AKdGe
fOULkH6Z5y2/nYGJrL4DM5HKeOFl5Hy4HzAScx0FOrMkqAYqkB3XRrabMPlx7hiXP9aPnY3rvZ6c
gjQx1q5zac9gZEj7ECL8ZJ4va2Ky/7/jFv5GCA/Hp25tuWU0hstjD1+bOZE/pnKYSIwF9gzIGOiO
GTebAu728/meUMc+7u2RNIVnfX7rRJqxu7uPP4/dLhBzAOCMDGB8ULbEY46BZWcXxYHDJrJFwioZ
RMMQuPEG35ZsbvbVdZLQ+PUu6wwg0+iKeeHVMnxJMKkWnpsVxGJw0aKFL4Jolglm7tq4Gnlm1JBb
HFqamPNLehWaRfYUfrTFIcaCpAYlricsDGkrO3f0kRUXO3Y6wQNKj9w0zSCRhpM8pV5ZlN26IV0Z
cFQKi5k9J7lxBC/89I1FyDbXsqjCxGzN6si3CesrQ3H+D7IRLKev4KA+dReMoDQSLVfEA1ntxmn6
NQdah2yVaLbM1ngK3SJxJg8EOjHUS8YRJ4U7WYPRLkSDjZpBFTpbvXlcsgk9bckHJAID7SxC2Buv
yp5w+GLJup1gkrtr9qfxcGV2TF7Qq72xn8jObUk52jhmIkq1JuSzDMwQbU/8btKSl+3SHBTcsKAG
robkRGLUzDrPOMQJYMsq/vGhGqZSv1GdS0F1hzvJmPelYP/Gj8f6rCWv7XAcl8Hkit83hBSpbbni
7onRVgodQZcjbQaZqQHKhIYju2GoqWpEeG0/km7RWJbiLnMHOVo9oob07hg+ksa/lPRbvn6ArxfP
Q/FCUtm0/lC9GyT61p178kuMA17SXzPD27RUw/8tmiB0Rd+tnM3Ml4RtkaHF4u3EjlE+WBmbQFx7
xkybrXRtcUsDZ2RDv/FaQZMwQ17r+zJumZtKo3xBZ/keeR+O4MglfPpHCAAe4Vrf+pXqZ6nLn6G7
k9b4n8URlDms9QtX/Wl7fjziUkfiuZMmyy3IhnC5vmWCy5PQNZQmsfLCyhXU8fJ3w4eXqyZqzPwa
9lwHph1VABo2D91ohKKlDLsRiB+yS9eAiBXUPcLFfN80/KONBw1YKKq2YijbTsxLt9RSrxviXpUo
e/BuT6G4Ox50mJOhlh3+Houd280wowFPl/MwQ3X16iAEnZnqCCHe+LasqFEh4q8lLbuDzlICMJpD
w9FHheaYkQ1PnaM48EEiiYBacsLgs0WKhAiu1B2IFfbj1adLt1t9UgM9UVM4fEBmixsCA8k49RPW
Jwvy4Dq4oVQtqMHFWuuDHfybTya084fzdS0WveKZbjaaWML2R69IYLaMQMljGNu92Ei3JYiDGVY7
V/Dydzs2DA82W3mI/9T/6suLzGTcVATv49T7kWBGFOYbvLmQJ4RAF/LVfCxYv316XoK3VDMzO5g1
roSgwiIXTi9C3occs2Qe9lblnoVKnXXx/szSkH6FDZ95ENTCWlV98WUrrhzW/vOdA4pPaWmq2VBU
e1HhvbWj/QnxuxuDfqSx8kHzmAAkVcLz3kF1wUM9pV/BpYfaiJbXzi8LMyWQyHqrI7hLTkn/UP7o
Gx1Vt7Ho3CC82pDjPv8E3ToaKbsneExdLO2bNkjFQymLV1vCv9jYPlRBK6YQ0PpgfuT3P4ioNu56
JcOAEsLVklHMZUc7B282xqW1NLf4jZAjDeZl6SoqMSqBw+pOXGJwJBrbr1scSMqATAj5v/TUEEep
nA+E5VWkM+KzscPgg7xxptLFrZGAybclrMAeVyc/aLqtPexSZ9A2gN0XGt1hA8CVcBxcxGHMVZq4
Ewx40gPU3Rih9qPrQYAkMPscQe6JvdyYyHLG/ZA7oQq0+qIy3VsL3ND9VwAGTh/bHYQsuANrFri/
P+h5LBt6FfvmSkuBYpMkEPWQpX+/OBErBKYmf0khaDu5llmPDBXeAriAZA6iVE0FwbKiMLGDWBQj
Ju9KxXF6mNDqp8bvVQRXrN2VxSNoiKs11ersHjVuQynXcfx949dFJi6LpqVQEE5F6C6z+nF21AW6
2lJ51Fmx+opyqNL50sBNJ+0IPiRzIqCCXPwOxjxavte79om5fXvL8yj8Ns9N2W+mrTifDQ9KOGB5
LVzo2k+Qhbqv8oxFqdRdasEh9iSzMATN3s6gYZuyB9q8gJ+1aHCQTkv+9FbFQTCJ85OSWqH6/9y4
4csSKp9XUN2DHj3wbY6HzCBe7f2ydOosGHjLLbIrDGSd7Lfwqw4TRDlleBx9eY/UbU6XuL18SlX2
v9h4IW+TheQX7tlImoAHrtb99E+UsrIaN7PMnRsZ2Ck6rjQXViUlwF8bzNTUEu2dUaZDaC53kfT7
lS2kv86FbTXF+o9OGsNMZzhYWIC9HnqXGsdUpUP6WRdWsO3lbmZV34hu6Y1XVUFC3NdWvv5odi43
S4pXYLJAFw1DTd7mQbrei4guo5VwlVMc+wQA+agBsHjt67BleFXxiBaHx+ISnh7v5VkaYGmdukkP
DNILoo5NAGn/MVPPlvWPqtf02ZNpdx/a7TgD6uCF7IKNlbKAbheNfe/5V2qryN0Cx9gEKBy3Sg0f
tFS14fhPtSo4r9P58jE8sYKbjA4PqL5ufW1svbNLOqyI6f+EACocZoxOx5WMlK67SHnDlhPrHbJx
WNBr+3sGOXokWNTBioLjS+S+0pzHebyH3Nm1SSQa0hT2XA12sWjN4Mzbm6TkIG6VKVhwiMXiRfTr
CF+ZumFoztFh0MJye+HyI7izvKLtO7Eywv0d+ykzq0RReZIuDfP4w59HQMXXcfFVb6A1RTSrQldC
mnc6QCGDIBXHfj/8ERMOwGweM46Csq7HdosoElOo/Ng1u8kiZgjIMoJhxLJWgilA5+2Ga8RYiZzy
spQ9X0J1OBFMNysXyMo61XrftSdt20egvCl+F4OqjbRMA+uR2oExcwDDXajzQIlVvBnH1ShmNgfL
cGzInA1nqNlEaf5XsWCh2uBGHDnAsqOHYsfB+CuUJuxe2UegSWYEe8yQgl4e5pT2t5rnFt+8XtFf
TgxWno/A6MhRj2/f3W68JGNbcHppExXWGQejvI0L/iDsGDlPrIrSHdJOUiGQHaEb4GJNOPn0X/Xp
E738rJ4NjNAw77yWpJoJnbmwWosqlv0usIkTcY83zt0wKljcr0wgfJkGnTBy9EAis9mmpTycFRpr
F/A3yNIro02jvn8+CmupJnar3L0G+LhQIvKj08q/SQO/pPf4tuAhtYeCCyiSSQSWF93VyR2NtSHL
ZFGU/kGbLF7xbeNy228GYujwzoo1Jcbk/wBaIULjD+NwlgHAVkF0K4IYrIHPiT2pH6bE2zKwpmul
DTEIqB0VLDHgp8+17GTNdAtD2M5OeK11TARiwmD6EtHgm4FxMF/AW9q0YBoHNIVYqrJu2zuUzH58
ghpkk7zXn+wMHGKyH5zlqGkoeqpX4q0beWVl/rFuS1Pzuw9DouhUdPCVZOTUj8s36ijYU9EgsxHv
BxsFdJx/Fmhak6v3er7v2IphNV+n01KMTpnV8WJCPzwG3Ug2Wy+wvTms5iTS9IcE7qg0mTolMZFX
Z8KaCaQau/QPI0PThIykugECVjpZDE4IGgTA0+tW3ytO1tuJ7PUdA9z7ZNqniNgLP92Q2Fd48XZ7
kjCLmaf2AUwy850ChjqCpcPOMLvz9CPKV45Pt8F9xu8GXYZvy+c4fXFsDDK5ix8rMyjuQwzH+ewp
o9QvVjnly6g6l4OrGwOiw3Mwl4sk+54hsZ2Uf79Wg03HoElCbkXwk4mS+kxtnRwr3G1yDDW0rxsr
TQH+XGBBEdlVcstejVrXVBr+U2cSzUHjF6t15aOrmi61AMOjOHPN2TLYaY6r15ObY1RMN/lw08Tw
FEHOX92oQVM/Ht5FAQeEvMecwru570RJH6hiHnwIQVlSzIzqd4D1JqYuaoLlqrdFTAE0cPy/zOab
5hv1RshYQXYIQVpJoQdhClE/ONZJfE+UXcTchXufwwrNPK7tzUJRANGFN5NhEUx1NdBoTF9F5Qjl
WZLywlRbUMDvnsaY88tHN0NWNj2l/LbdRaEk1HeVzsq69SGMzWvhEcGegmXXVWMB0n5Sj1M9Q6JN
WuOTkWcau8gStErHuKkWbQVO2CNBTXbfTuz49DEh6wQFpfEetfuBWyN1D77dcQctGKroLcI1Jz8Y
3RM+7+PKM8r9JJMh+YC44Qk5Uk2azDSsy6rwCcCBJqgext63L3aC+OascalKPK3vCBvp5v8qR4vI
ET4hOjfXmWyJvpTV2ZNo4/dQfEtNpbEMFwKNNt5ae/7qefkcD0Pn5Zp3jVO8syWrkR9/JU6I/5TH
FvM6PHmHU+bpLihnyNXGO0O6VUlnIlsBW6V6twfiDekv8xBHLQNQxA+Yx6aTOyzqklQ+16VpkCCd
T/Zq0TQ3DGAbSENYtlM+FAjDe049bwfqAfl3f5TgSaXXWPnrRW0bE4wue0WCE4YMd/0PghGfPZhL
HydWsmJj3giHzo13HiyUoKA9rmQtkdZKl6+XJydXyyLtKr49K94ehO+iCSnKOtrzGQcoaUKmA80B
AiuLj+4HLjpwz8ub6JXD3EBFEuf1X9cYyWQSTg+rGLM1myD8Cnu02BW+NaIvLSReXLXz6wBh6Asl
SLMb8qkIsGwee5DwzOKAGvJ/gDczROOKbBY5C0ieMDJ6h+XquqN6EkwvBIcno+W8oD2wD1zfwD18
ipvgiw5Ys9LfWlw81YfjjhqWz2QAY49VX4WBIuMc/8uL0ngQQFPglfQAb8AYMJX1zBzIAxk5aBex
lmt2P/7LfZUL4yE2fXRrKoHADXuL6e8jXOEMkHjKiVfxNpLP/2qfJk2zpzrXdhj8UAXrCRPvDiU9
mXAHm82BwZvJBBli30tZy0JRYOOL9kV+AEtILzLPRrYraXCqv7Yux5CiiCCSqjJxAFE9UgGjJQY/
Nw+j0Ro2JtR4MlKnblHxiE+JlDDFds/JMhitlVixvFf26BOu3zCBsc9pdL1gbPoI0oZakXJsYiTh
0PO6+FtdVel/1W5O5sk5HfLiGL9AmxQ9kClmtCPxk9SgLEVNEcgWj1MljP8xOmiOy3fo0apwOS7P
rP4AA4OZcxtXicmQL7iGwOGzGthrGl0isnVaQgw1xrp51IN24eE7MyUkJ8r9yEG2G/vSjcKsTbsC
uW88MpKXPipbykHrIRbEciUSYlNdvSHjw4rQasa/Lol8BGfXHdeGEaHwWnOBNblvcR55vTHp0eMW
u6BolC+kG4wWl/o2X8DZbKJhB6SWUEIdrErH8I2k12VN/WuhcsiTFEUps6HynGLNH67vNXj/uQJb
TzWQA+pnEZWHZXZkgra3rpn9J3LU9hTXXqbiyPcVXph96THMbn+GpiFYis8zG6xxOAK0ZdAS+iBg
XAagfQ8duNxutLvwRKWO9+8wzGNEyr8G2t81IkhRo+EP6J5+vxN2Or3WIhHcthommMoCiQXZ7/xM
nWOdPr9WSD5g4odPSwyNSb+ie7+DuAXmCvkNJgPKgFd5LAZb+HDVy9ZR3jOj4d2cZhXxGVM+LtrX
GBFMWfF2AGbVc3nMG9WTTeHwlWBOlO3OBPp3ckTOrauaKbLKIeCqBE6RReifBn3hArkYdZ+3Kvdm
MBi4LjaaTHnU5VU+d98NXEA0MgcZLn532mH3XNcGmaoenzlC+xNnCQbUPjZigdvef9lOv+b0yIuH
8Kwwrf0V/AOiwQI6P41bI0ixLkM7oze6zEvy4biDKSbhATfrYL5knqWH9AjB2t2dQAIPiLxJbw66
xQ+0br6w8MVyeM72ZlfB066yoen5ewl1A0fG/6XWdxlZ8wjswTL6Vc2FW9WZTqTXurOf4c44e5FA
3Nz2WVKmhZ59YTeecjhdFrUOFNeMNM5g8WKxy0ei/Lrgop6i/tTHMHIPyaf6epuKatF3d0ntiMOS
pjzxqdOobvnE1BE2VP3Jusj6/7W6iuqXh2BkiUrvEDO5owEdhnfkXjrqYqAAkSVsI/is1Gbh/ifu
UH9zL/t14MI1Kf5Dt0H1Fs37OBIDUVY4vdobQ1d/KKQx7x6tk7RJ74+ol7M+i7mXgknMcOWGR9I/
dW6AI4vskQrPh/7Zgbx/tuU3fr8bHpNQE0l/T+MtbmWi30R2ze2vFVMGm/bdrCA305k9NS3PjU7b
sJi5IU86xJAufD5H8qqL68mehv6HWTHhLzciqynhdLuPV7YzbvUn8tWeriUzuqhFOFquRNn57sw0
TFo2i6hHKi40VsbwOamfYdPWLh0FCM19IH5mqdaRhiSPeUnPSfAmWCC7rCjwEA+Ovzvr3quC7iRy
rbqK1K0Gx9LERQclm184ya7mmEKAC6vjgf1cTw1j/8iRxOifkZevoLHHw3A+8m1wuYWc7pYA6x/1
00acVtyjv37tIe9Ib36/hYJFDozwn8A7/SE8mr7O/9FiW0Ld9rg2Y7Z8z3Ae5bfXi/+I1fmnptwb
tO53t1z3n1QrQdpxxjG4CupIgIqEdYdH+qnSp+jEtI55gWd8vnk4Tbo+I2SfvSBv/Jobx1f8IPSt
ohksXVbWaL/ko/atZnqsz+VYrylZUR9r7ZOJAwBbO+ZVImQ7MDY9lxMbBN1gwvrO/PrkUDmdDRxW
zgPaikUhKYlxlJ5Cfi3HJDc9QvlaLTxiOuNZiA9Hfab50pL9eWUE6+/Foe5bh/DWgF4oRzp9ApaH
odjrrzFnqUg2tyjZRL3GAvIllwVZKlCD/k2G69F80LfBZGCPj1AFqvHsjmkHeZQACj4Y1BU3OId3
g4LBbFjBPPydkLT8cNh5SCRDzZRQT0eejHVeMfVQwvtoHo446TCapdUnOmLlOa93GmxtxG6aWfJx
t/qcnbCP1rFQO7pYh4sj0GweGHKI+Iakm3jnqez9SDJ889vKKQG7fezgwYM4+C3RT0Ihu+WyyPMA
cJCLi480tNlnpRLeLye6LJX+1/bBbTyjRj2gknWY8b1R8GE1dGxMJfKvJWHuUE6iX+J2XQaprzCI
Aq4Ye4pd+8yd9ThN9kKN/cdRwd9LjETorBG0xn1onfAg/vtK3Ap4UWKXGofq0SOHrTQGRjsn0ZZD
HXXS4CR8laLd28vQUNd0MaTpBH2pqnHFaARy2eWIGlpLFYFzEa4tyXD55dZLcZY4RouydsLlouJm
8bMezhLGrOeVH/cK8kgeArBZ2AfAItLRsBj2eOHK0tTUobEx0U9rb+4fpIej4sVJ3NCdgJCkHHSK
vjcmtOS+lKTm90P9GFUyftot5Ia8tBcQcBtNQMb0UQ+wofyMcF0t0Uoiwa1jYQTDmA272n/OBMK8
8y9nsUOGzZQM+mOKA5IfnYDFs5pa22JRRXnC2TqxNFHk1lHZN71zg061sw0tqQ5g8Xuv4gADj40g
2bIcHHgnMSOXLJIEsIKYtVKGnFad/np+ECAvzKmKaUyyN1CNiW6D82ztYS5kjuYpZjAdjuu4Cf7O
EAfOL861EpdcGfjo9k5AOfhc/i4kz8MgPXAHMuVpssrD8yrsU8eDSez7tlntC6nehF9s+PhCvcGr
4iyRc8l3g0+EKgWurr1IRQ4doSbWYRLT23NgcUJnuAuLjOIemZVUL4aFIujhWip4qNXtZ9INoKSj
RGrBbQPme8/6YMcnYNnW8bqnGcz2rZ/9FyNT1fQCdO1Qr7i8ohnN14TtvrXY0qZSbj5Dbvqb5kHQ
EzcsZk8a4ls0Vv8WfZLvgrP0NVnXwIjLNQkOkc5PBCe8FpXzAEQHiCzIGO02O5r5z/6mUJMEcG9H
E4IrzHrTGhULtEjbNmtnrmHRthSuMoWk5vo5vsqLqf0XLoGdMhsqLJ+6rE4wSZV/uK7xGxx3zqc4
xt6ie1yholnyQaTjNKxRrUn/0XMvnwTSvVzH5Rxtz9U8awmDvW4vUn3B8F3wJL3zZPSLyC/C/1TZ
fUO0LvdMa0+VwOBuYFcqA/iafivZiQ6jawOAyA3lUkv/TAIF/W8HlrwMnfGQUpmwkGgxNhdXwAJO
6esI1v5IeWhHaqr+80WculeU7kH8GOPa6RY07bX7urP9id2331QjgUeOZhch0cPSOx6vrq0T3uBr
eYLEoW76v1ZviAJRTV56fa6P2TaeC7jD+05LfPJosEELTQLuU5CiEAeyug82ryLDQmv/sRGtJlAX
vo4k12S/ydflzqw7Cdhg8GG8nEHuZs5wHw7wYm9HclJQ+Okg4lMHp6wYiCjOsG5mnuokt9XcP/t7
XVBIbugzjNtpl+qhwtH6rPD8rgtkF93DFBt2tMsqbGFXl7/fYYmSGDD0nP23YX5GHNihb5QeRnk3
1KXnoDdgNCv0DiRKrC9c+/1pMZ3Ajfh+wfZRAxFWvsefXPKPzyQ9J2cw7j+jIq4fsx02r5Fw8J25
+A/keNFXqlYDriiV6OLnkLw+2T/lmKotHOD55QweyMXtjwpTUkjfJv3Q23xvQBmXpbpIgTCkXnXf
poiq+typHzVySUHB11F1n6URJ87UZ3ntNJqKo4T3QpncoaJgYPtpYQrdwOvRogUmvika8yPKSyOU
upaV/fHwjuNrS5XqXnWUYniVPyMz71ZjAFRzsHr/kY2oog9+mKO4mTAMPowMqvWwEqnwZY35hEsf
FTDIUVlwK23LBiDRjae2f8tmdWdlp7IU8zreb7Yzfnsv7ufNqRHdBjnLhfK0aVMvtSm02zTxD9GJ
P7quf6yWIFwAUKhSSk/3PS9y71XuEW+RHb4KuKvnYiMEksNCjMsPgZOz5xrC/UqTsSzt1qnQ+XSF
ci039/F4QF1MPRy5iYQjBBrg9yyQJWLn//zulXKhqgSZR2+lYNyPoZGpldpVXh2BVxCWyHTtamM2
e8R2oS3EQIJQkaGk84WdMqMd4Xy1iAqB4jhN9qhWNtEkGAtGhj7jH8z3VoOVeprvXSIflPBO7Acn
kccsev28DibwUtRNMZSZ7fAK90oGESJfO02liaX4mawSKvnKIqHe5JQZAPogycH9Umq5AAKC9lMP
IKeHjDvXFJxTgT9/+wz5Mzn5OXgRGrTZT5OyyZs9YE2jx2H+8MVOe/qhmm2YzybkJupPdWnGfCF9
pkVyXhNL1HvkyUSDMPTib9ye+36Z4QK8F1ATZLFyQJ5KTMr34+kPdXmVXuEPTA394yjg13LKURuo
z9rpV5NjubwEDE7Hf/OE0OD6qJdMlfs4UXBLp5ZlqcPh1w48SS5vfjml1BLYoz7ZQANF0bITe3bo
Hevwgz3g1CXEIRnutvRAbvc/SOp9FrcMfq0Siiac1f1ozNL6m2/4CqiuqeHyK34VmjXu2IPS+mUp
FRjWDdlPwJwOmbP5wJhW6WCb07OJTFGKE4+KEG6sG1RTFAneNitFahMz4nZy+TS/MF9A6E4yUH8z
Ac03crAxw3eCrFHnE822kbYhvp1xI8MkDKo8HOs1x/B2AiBil4XQoC6lo9vJqiElGQ1K4SSgnrf0
Jg7FsjLZ0KK+Qm/Uy/tVMd+9XgrJBI5Sl28GPS0QEiO9IJeYQ1DtNa9QpERP7VJqviwHhOri0QZT
t4+SrXyNd3m1CbvxPu7ZkyQSzGoxLYL49FldwtRtndBXC296d9UdFW4wa9eij6nic991XsOHIN/3
PKNjbApnwakcWpSKShRsaZK3PGU5QA0km71EwNJTq8AnTS0/RLfsnqMV+crENjdbE4DsVCgfu2mG
AeTPKMaOMAnPJs/oQMrGA3FJTWzt4t49SFZAICIaXYJCHWxNKHuE/3uWRebnJrtrAEaGUwvPm97Q
6D5vqsHcaVIOzQLBWVeY3RPT9Igl/UD4a+nXKUKM2fqAJNlFmCukeu2MNcYuuUfsbSCacEpZduxt
uUb6EtFd229shSkaJpYyFC9FVqVPp+ab1ujP/Un2SZHMOrAXMSqrcJ1rBEFp3mFetAUt6/2d9+of
iLO3FyPVz2skujBREl/JwGHLf4uZ4Ve3xjp8sb/OrFUop5eKY0doecBcS1vYWToH228nNodQ0OCf
XuR/cKVLiyCBMNGF3bcgCN1JLerCcVVgD6rdtG7UQzoGpmw/FF0JFX557i33NjeSp7aqWHCauCL6
AwaevMl6PcMDnh0EXWQj4mtaVrYL5puJYfP/okDlpDY3vKndaa6jn8djKDpOKLwBlV69qBHup0aq
2LznF2BpTT0Xjj/BdTfim73ALa8dfhcfOY8aUeyoLQm2l+d/lx0vIKayKV120CJb8aUiQv3Izbjd
MclnfygvOqSvSOJmUpN9zxwKZTZxIcL6g+PsTIld/c4o8AiNVg/yW+LCCjX4/SiHhVL4QBQCG61K
JktxE03hEZNsTg6/ZhrZ9poaBWNJiHHHidyTJclE55Pqiqg6RePqNSCBFWyHv9ce1nHTIyZ7Ck4W
Ubky27iSSphMYuEw4J+XK99JjdmZXT6yw5bkF8gaV+mBI0eTArL0Xx8XI8T+5hbksr1klFUXSwAY
pgpyDn3Z0k/pTzdvjHkKZcPDt5/1Ay8ffsJkkJO7NXkn3Iqg5tDj2lc4+KbTvZ54DlMTXe1/mLc4
/BbUaYm/DGhJauvUeCqhQMjicjPK79nlG8YQDKsCSSdj4VOMH+23wOjiNExrGpoeZzioJf9DTmY4
rzSLHdWWtso5+XKcEaLId3D7tP7j8XYyanbDSLlaUnqASCQ1UBF9HO8V251gGt0u+dRPlfw4pFU/
rXfqTcJRINRj2de05YiuEtXaquDXOGFR1ZLw5YY7px0Y/TmR4DdFL9I4VV3kgN44YDafGbjAYVsU
UJtJo16Sr/4RwrbZ3YEk3adVAdTznkRKldXkboLWDYdPtb0xJoAeCSuGtdElsvKo/o/K+QLFyUcz
NeUB3j+rEI/OLV5WTpOafJFkyfwFmkd7pL5RfTFneq5lLwwNX93vZU0IfdNjeiQPrws1Ftj7NWbn
jFZyTiFiUHRsxG7MkU0FCvxNVrR0bAXRlewNkcFDpgyZMpzKho7C4vbTdwHlCnA52TDV2QQ4a8xs
qXOj19jkYMQuT0MjNi9g3ONm8yLYxELdZwEIb8txh+IuAuHCWtVnjZCEX6p0sMXR9bDTXjQ2Xu4N
jOAYTYkBYqP6KO/P4knaPw69cMy7Qt9hbRqlrLRkbRqlrNFnf5ZspMj16FeZKzf+Jl787m3KZASi
6PIdAy5hu4Hm9pkYZg+tSXNFgX6xRCUklNUS9lY4yOnN7+q52jYlrcagHW85FiXtLr/TKBh9+1r2
uX2Btudcz8YPlmkvCOSJ3kZqH5VWfjmtf29oQYqoO5bvdjDQNRZnGCqfm8FbQqlG1HPWQq59ozVC
4tM9iLO4emjzP6Ai1NapKNx2xO4ozdhFprtKUECHn5ILbMlRtQ3PRnspaxDSWaMavbyvCe9y4VYI
HkTzHrftsG0Dc3Z4+KXWKCFlthJJIotTYJZPOxjzO/Fe0fHGztwfv1zoQv6le/5lQFbk/6u3bIih
DrBJU93VtYVgqhVqYhV63wZ//OExTZj/8tqBloUjzcVgshLg1RuwnczCBWx5/mSWZWmoWnIbrFXa
Z6Wt6uiScgr10xANTJ3eKi72chxQMmYiV4SWGwICNw2mKHFTYwTwMB+2wYw7lwxB7bvqtI9KY4t3
MucpMnwAPLCFxw9bmCUgVLjbCB5cuE7CvGlpnjrls+SfRV6VIfk1c9lSO3TUoj9vsuihIvrlWa5m
j9dGtFzMie7rJe80f/v7yDbn2IBM1V3xxNtxcgp9YgIbfEJBt8i7cyX0QzKDThcLaLTO34crE5oQ
WMCOr5oltwhpkyoXxqTqot0ZUqzV71SQ51hcc/sRK6NYwE376Ty95ZtnheMD42BsBLVzvIb3w/LZ
P61SURfeqU2iowylFnsMsRlSPO+Pu34ctVgIDLV98ckiUlKr7FfqFt69RJwZmmS2zGN6BT2dnOp5
Iz+6e59c6fqspX3rrjRPG0v8I+0xfQ2ILpR77Af9/rellmNbaBTNcc8hs11KF4ru8r0kHqvGpTNL
4XBCB2rYIVTWkiso89E0vuh1gaJVnYZifr94B9Y57c2Aas56sbDxdVo8XP1piLhd8FOe3GyzoNYk
Fb86rllf7NkkDDMWYyGsjl1MaehI3IoEvTjxMA16gky4+4iKhTAs0hBuOwEsH2bZKQEmFxf3Kgbq
elNJcUuH+C56Sget4A6vXLOu+B2y/baJyHyD+efQHRHiB4e9lCjhQRytJSkMTxfhUaWwkQcILrkJ
N8pS7R4fZ/lh2X88IfECXsuKYeLZII34szP2U1OHNpOjjwiXFGlrocswtD/HpyijQxgtEODM0TKp
N1THI5GCvlNM/zVztzJoKv3M3l07ElLCabdnit2gYiYPNNJU6xKZSLioDeoW5utf+/8Lt6OpNtNg
I+eru9IErkKx24HKJgJM/Ci69E/b84ssSKGuom6kjM7YCsdY+Q9r+uW8QQ4lknF0st2zyHt6AVeO
3HUOT65GlB/b6626HNTiMXgnQA3+JtHd/mPmoeNkYi8eTVLrR/Jepgf4WO7v4lVGrFX2zmcWL0bF
TIVGLKLQnAfHdieBMF4vcvZ4rlqtqccz4eK4+Xs2Zho/4nhfTmwavjtAMKtbaVIPVCW01JHpEN9F
HNDSe3yP/ipt3HpujrmDpfLV+9N9VZ3pVI7giwpBNmxz9M8WXAWRlgoc3+GuklJUhOXlMA5G4KCS
j4h5sKjksCJM6v12Mfv+lKAFPQAD31zUty2/B2KGE6zTOMQU8rqdKtS5G97dtb1/8tpVxrUL/FcU
v4cQUj6hNeMsZvxgSiyMpHUmHdof035W8UlOigDu22cqA1N2z6uFZSHAbnILBdpkGPlJ5nyZYZsd
H6lSSKtQNFM6wQH+pfOkRb0A8Ar4LoJrCPoPODvjYTuE6A7YWTyTtC4aoi1sarqb/y0lmU9ESnSN
IQlV1bbvlaHrlwDxaU28xrJdwDyMy7gjxNEAHVvmtMF9Eti6amksulmR75pI5jRgXAV53U6oTD1I
GipUXvP3iAqfSITsKSWB4TdKUJCIuU1ddDQvWmL5F0xHLPn51hfEz3FVkhcb60n+2ELFaWvknv6z
773aHPQ4IQazxwSrBNRm1CFrmA6eKAcFZLs9qUUBgw08oSjwk2/AdZ6j7P6bbW/xmkiUeCwXf25q
0fzHQKyPadiKHNqESSsGBKofk1+UxosFVJHKarvAtTagavIPVko4iWXWFGGTGxKY2Op+beZprlkE
ge2M+ToOp0e4FYQ8f+z4kDJCznDuX95Vq83HIZLFNW969Mqy8w0Y3ez6JeI439+CzbMMV9dd2ylH
SfSnhIUaLdYA78sDtm8Wy7vsJfHOTRPmezyHxpC+dSlo/4ybVVNb2aevflUOVi5lYqnKzmDFMETN
07U+N55HcjTu4aUuLm5YsJDLCGfxynlXdDeHiss8X90jO+skDIDYm/97C6erlR+KmkTp1Zcb/hlz
dhoArUb6b94LSWhpdBw6vdnlH1u10mCvzqDauWK2hO46pDulrOuYwOLPdYm7mIH6zknvFIsLroxP
/RAy7sYgk24YTXTxUhoEQP2aJIhPeH+PWWHZ9p3Nm0klsmra0A7OczNB++Oxaq/FjXjQm6EeY0s3
CKQ3J1IMuglAecQUdsm1O2myDZaoH3y8JiY2gXsC0KtHDnAjJk7bKDEACQUJ2xUFYxjoeQg/M9ae
XeISk9I6JdJqXc0YLxo8ZhIK7ma0xpNoIy7ynke+EkwuvstZRAf9uthNaa45jeybwJ4VdZ55UbEG
NJmNuWgIzUvedE+YImM3oczZQHhUVAj24Ow6Y1nsgowRnfb5fodS9Z8zASqRvU39RkTGc2G+1Du4
Ga6779q3oNeAcY1LDZ7vLMutmVKpbFxAyNUNqVLkFdreLQVMS9U3QnQcLooc8mhfRiErJxYousuN
/Tye73iaepxq5T8thzxLeXZyEyoTbkYQmY8R/JezMOcDQio+iAaAEXfNdUI9PXFhoBkvfDM6XkKB
GH4JuqKlVi/xP8BxVfviocjFMOWZBEspmEp6Krt8Y+iro5pGX1lnzm332OyoToRBSVdPvxeK99KN
r35HW31uCXYdIb8GG5V0gvg0eoHuXESbpYc8Mdl+GqE/xvnasp87J8oHX58PTXtgxqMN43vf8s2u
L281lOL4DaP4ZODr52xUyZd6rluCaObsEsbpQ/W5tXGblhhR8l0mc+dHEwg74aE1bT3sxxMHgMQ3
wawN1XB3ttCCcFyVbcKh+xOfQ/iwsn0zV3K4ZqP2olGTXg+SM7hYZZBOclD+Iyfu8rZaoTLOo4p4
EC6nvpoq8nkvbZ0sYiLvgxHBBt31B7y4GtVAqzVkVxCPcXNKv98gkSkhesZFQ5LuCKpm+bjzAAD1
4R/hnVdnNQLWewjt4UVVBaHV9TOApmLxO98CryNlwfFlWQU72y/2eEU1cMtGYtQ7ZY2JWubG9TYD
Lgs+/PQDTpc3kRQLCSZaAwqJpbVknVSTRPZvrl3LkYfW+AErEig7tPaQyC7CiKJFGrQQcKj3dLgS
vRVn5lENMtVzJ2hTZ7JZYeIMc+mVePcrCejY1qK+BDCJTRXwJZlJrD6c1d0P93FDLici2vCQ6XEX
UE3vG+uKeMBgCrIlMzPkQa6NnC6+KohkBkALimdDoy/AIepGzj226psQjzdqGXRj+sGp4vAZIav4
7jdKYWpRwyds1Vacsd4AEzjWHrzDXvP+5E3m3GO+H5EeMs1voXz1TU4JFu9ujDydfQvH9MQhKW/R
ECjisoqnq0a67lxUxi+3pwFTadbiXiJ5pMBbgM0/e474+pV5Y56SCO62YWgpjN4oGaR4/KDqjmJ9
MW0avVwQn3vwaaQd0TzOLz9OHzV55YyPsQD4Fx2DSGoLhXd5kCkYxnWaR/nOUcybX4au8HEfXWLw
zBwAr34wfZFRziqJD2DVRmWcgG+mZlEIQ+XUWruLnQv6d4nx+p3MyEEePd/akEo74riYXnUwKhB1
3JzHjTpxZ5mweAcETLUCN/ogk9Lhw+1wuxzS6MBR79ZDJcNXBg5D6pAj48V4nQkyiEbf5dykuMH4
H9rjFppHZpO9HgScyHJsZ8cT8aZZgFiGQMCr6cTn0VThGw6Kz+2gAiafagCu+/rKf7NyCewk6uFW
6jUi7L5wvdkm4bf4n534GdL266ARnU/3sYV+kZp7hb18X/wjp0kq7XpTvs+Es6AmPuefkNF0EHJ3
Y4UXOmvELKhopdF0PRNJ33J9V+iD4h86fUb/LtJRAhEGnHQ0fZRMaAdl8qLMNDZxsh8bFDOanBcs
tfQc/yhIZaKxrw65Wx5PUFg852AFvSAlz9y0OrBHdntx1XjqAuvyx28j0voNdJa0rt+g4TyXoCSc
GolTAwqdoVFYwUAk1JFdaeGa4HnT/VPBcPUPf5nCX3J7qwio+u7yajoYg6VkY4TtQpUJdfWtdfdm
kmTiD/ZJbZ5aHdzz5J+MRsPepnNnE2u02gXhLrsnw3xMHV4XLPhHM3QK4owArY0/3llHLvHuvktB
b4cCOMos/Xtxbrh9KB1GZlEFupZQC77O1TvrcXa6J3AstQ6RX+AIbVkGBIVOjZXcEU9yArBbiwBV
9lJUfuuJYtm6JLED9VO//4HUwTotmFE4qQl2VxRPwLHoxC8sn0hvtK1A1U8fmmcOq2HfG5Q25oXU
DD+W3XK57VetlCVLlcHeNrioD+KH9r5LZdBD206diaNUdneN8f2D9upr/EgZa3bPcJ6BFwkPOy+d
dx1iuYAwHECaL+w6YNmz/rGVgOz0XHigQtd7FHc+GNcm+mRNRrTtmeRxDlZbvRfrBUuPsiITsU/u
dDkQH+jJ5YeGJ8XjLiuepiMCdlUEw/9wDXqqMKDckESF0HgAO205D4EvgEWI/Rfh+x3lOMl5X1IJ
fYOhfdrAO4xNSx1gGKmVpPlrCt7yJFBuEuhEbO8O9Ai5DHG+Eu3SPXLfR67NmFuqayBzEMr80Oo8
DjZbCu+gM0/Sr7C9pGZdR8m/6ocSLJjseqibGd8MJiP4RvGVP3bc/FIyV0aUtoWoDSsaTO6TKlce
qw1sr6P8HTBLod2r+FiK/wVF+OB35TJ5Sd6j6ohZoVtU04dH0sliqCBKTh4g81bWx8+jtmISmZJk
QX9bz0c0U69rtRO97EoWk055Y7LWvHWLFv8s5oqrP/XIWJghHbspt7mwhfCEZJ0fO5BzAzU5g6zM
xtbjpCk5H12vdcaFwJmC1hIkrS8NUGCryRTD1NMi1MACHURf4ky+BHfOqUk9gJxWxLpQKRavp/Ny
CUgx3TJZmMeMry/qf167uuD8sd6aY86VvdlIYmXkqo3SDhSh/Lt3w1ckjfgFW7Bt3IfN37H7sJPt
VFIJ23Jo0iDb9wS8PXq7WDY9qtPPjy2XC5EycBvITYUM61cltQvJVVJ6NFRizgM1DVtD7Q41lKv+
eQLzZ1Ef6xB1VqYzqAG7v+hzDttF4yIW71FEzgoFJDgCF5IQNi2RvOkeivHXKmilKs2xc5fL8Gcv
NneJ3DLxZepM60/QpQMaJKNE2gVnyVp9FAtpszPUXPdkZNltN3XKX7DzOAyatBXC3PQx99gy0BgX
SBM3743vV3lj435fGZfuCajSsA/N8KxI2fpd9Luhsnp+5d8+WGDuvJCLb7hNFkruE2/7T//gAe6I
Kw5YqnMYlBYgQNMh9AK7Ol0hwVn/mbQ8bNoFNSK3jiP13IEj9vd8lhQ/RLbedJWP5kY9IcQYG6ZP
0RpgpMeB5razVSCzCTC+fLzY8taqivvApaABNE2J+sb9Yl/LzweOAz4kS+LjWqSss7+eaatOeDwn
pKzQ+fsyY01mbBNipWDZdaC8RRDoDHhY1WNrJseofhazjNdC3EHrdEKd6/pGbwOU4j0yb90i9JnP
adOLSF0FWqla29vQTVy4SSAvV/y/lxQMlVAPag3sx6PA3UtPEaht0sXoQg2JeNGa4br4MlMzHCxm
8i0Sp5ctO2cIitlxypsPlFbqNprGtPd01t51BDkz9teaCjIAvPADEoKU+LzR/INyW9fqJFfwvzf/
XTcYpIHaSy1NmM0Oq9NAumpRM3TL5dbnllU2Uet2EBD/LthyKJpWLgAutOA5t/7P55/VOKmE8sWb
zUlenQLBjD7vglqurq8q3r9gaUut+iX186haATYcxUPwS29lSw8QRiuVoHlPhzM6UFEoxzj38TVU
EF7motGQCoZK08AL+PardT0CqQDP91Qo7kneUH5pBluP9H702OdkuymUT/McvF14t2v5KAIyb6oh
37+l04oxllXAbC3hPZkBg5QaDLrRCkWwr1+wfJCUNVR28EhL2lk6rv8ArCMN9SK5qjqhc4sE3W52
7jQVjvduqlEeBxDtSrvaGTv9k4srChg2YblrsgKaRSipjSp7UWte+2Ol8R4JoAiC041rzgFwdlvF
77w9yvBndvBD2Dgp9RfhejqxsF24GJJwRAXciKH4hCNARns7B8ozpfyHYVmzJmVfwZqcDaeRUrEM
Z2Ag69C3OnVuC16uaD5geeVyQyfRt1QU7viJXMKlOExvV9Myad+6JhoKMuwhRDHWZ+X3CJAT2gNB
beU+2VA8KEO8NDzHJGGUIWmpnrxn+WExhq32GRzUdMgNvjz9/5PM/Jg22N+v1PfGiDZbpVuEiNIa
gFpvlM0uswaK8CstEpmPkB0CECRm0lud/kUx/r8esaeLBAdMRxcg7taPCln7RnFFeZNJ3zDQgRmF
Ke4fxBL73KxMZQJAnnhWLqmEAn4S81Ea5SVYheTVd1FAL2BayYiFaSj+++aWmz/jxcrh8OoGNwWB
y06DJyBXLYypGFOfxIo5tHeD6Ds+E/uOQHP8QWv22XSHbxKiVZQB1wqNAMn7Lh/3nI9D9U43uHIN
n0St5qOlo0mma09XW5UyKeBR8CnPMGXabdwjClIIpttTMCqqNSNCRwRN1kK2vuQJJzMfI1ghEICV
K87oA8XyuERcX7D7VGGgIOhgTCljJDsCX6G28PTedaXDlb0XVP+mpswphtuz2bX5bQN31dDqZ3Sp
odg8kthbRBPKUYCp/XCVwbs0JX+6HAzlXH1OKFIkJEs9fUPHBbzXMiFXpJKyhEFBfjXDu+45nQ06
68kwUkfznVDnnDeSbFQE9YaEpLcBQ7C5TjKBDg6C5tIWfb4+RH15GqVluijX28XWmLz/chTfzcaJ
qvKQrhERFV+a9MMvK2+iRGl9L5r25ToQMbxSdhiWvEN9Nn+KfQV530cZwM9lnVuZp9pNfMJmYweQ
WMITmUQLYSEWT8vOhuoYrFMGKYQRs0PwjtDuwmfFD7TMktiIHnu5C1D5s4ilHkkkWg9J2tmJ/Gg2
KloNJAr30AKPN9173HUYTzCoCkkUZ+Y8LIWXmKsXdEUbbV+IOZkjZBKioae1RpMw6N5pIkNz6MPN
hYoB6KX0PjSrtksjIzbbLMDF1ABBsHzsF3+BxGSGJYzZuZtHAamIg1MQGBwJqtjVCCX1cvbORc9z
H8yA20UUDBHXqmRBRfMjREvrHW7g0z8xQdVQ4+acwMQ4wnhK5WRIeTkSzF97BrWmRkLaN59OJtAm
iqDbt9m5SJhEpEGn2KJeI3VFSODuP8KXnPvZ/HmcB8HeUMyqZJqIeWz22JWGcn+Bp5FiyHxXl6NE
vQUomOlN3emr7qDfIaRrQIpsff4KBl5Qcjud+1bxZxAc/9HZiAp+Qr1nWZqwEt4rhN6teKfRHDJu
clOMSwQ+S78yFZCgR1TFc0aLh0dxFzexOmU/IyDNCkVX1q5QtzNRoMSFlo6j2zuVKKT6dJj6tNAT
g1+h4N0MB8eND3FZWNenNajkbt02DDXPbBGHflvSeAnAVHROXRAFGxyV8p6YQJRAbQMxvjFlxtv+
smFAU42k0ThHQOL4DlCxUbjwtNH2F7gdekgnh+ZYwjX7WRHrsfr/iBP+zszizXde65L6w41Tkfr2
5lJpflkpMFo53r9NRf5YkogHPtITnN1ixrVPncTHUcJsOBky3dOOMU1Z21UV7fT29kRfBiH0Xpll
OFeODeKqlsffRqDMVgIYMYATHIji1JW890TFuEZoPJzy/fUEi2U0y+LfTkCX8w9QuXEbWzRszpt6
RhP79uI5u9f3IiLzPyavD+mes/gNH+U4fk5NVpADptfXidVLya65H3YEW3FETr+wDjS/L63OFYSg
psoBFB67C1bj5KTkvnABwrV/hKDlLcNYxRT+1ff1rN/2tXHWRyRKUqXjx+V9JEU4vZBQolw4WGO8
V/bmUKF5YlrsgMfmVuR4T4h4C13Z7ObzLQdsngJ0YtsobW9bYcc4081P02P+xhSU7Aq7w/R06Hy5
bTvLYE+OFm5m7n+d5vlH0LbBgKEoWOVNlvQJkqccVP+WfFPbZX35DmTH54qH8LhIThpBwxwS8DdZ
LL9LWwAh/7RHQ2tQk8Zb18m7dBkyaQIWnwNmHxGG+JTc46Z7XGRjXddnC8oq0/1c9336sQa0WDmg
BCZnDVRtL0QwUiL/o/0PiJLjF7tUeUmzDTvNmy2QJ3Dmu9KQNGB4DYNngQOV9nc78eAzw1UFUli+
AaPj2Bh2K0ZEqOYq9MM+/Rg8LgoGOcKi9tv/cpMteyhjzdY+tXlauCe3kEOe15UuPYCgXcKqzG6+
EYNCOfZJ5i/P8zqXffJ6+64zYk4e+EYSS8dS9mq/bM+CprQ7WlgUwNyufbrHUQio2BMhKuUxlak+
KgXzoIwcSUiBMbG6CyhipaN+F2j7quWxdnHRyzw3v5BPGRy3PZZ2sUcIQD26RT/N7CH0nsDgRgUt
xnPzFiVY+CUgm51fvO6vtVAFhYGjWU0g4k9JYXMtBT8zE7/4zL29KwrPYB9Yx8twSrlYOjYBjpy5
Rejrwn7QWJon04HlprvbYW6YWlcPksKgwEj12+zxPyTX41AFPNQb3KlWjIUnynmdA+EJtocPqKHt
MRwUdxeHE170/bQD0u2sNI4wrCd1z/ng/rqClvBPiuXc9lNeTJIzI+XW4zR8pih1SNt+Xd6sGjkJ
iKKwgq58V4v3oWxOCtR6Mp3Mzq9xuqRCaT1R9Y9s2zZWHOqfkpy6+Hx0m0+Q8+au8JjneHQhWSRW
SiJTO4oXm2d1cgiCz9gB+FuXTDE9ZVoEP6DQtztnlogsmDYaShwXWeFBDtkqj4wQvCaSEMz+DdBX
9OfAPvaUKhf1qMVKVdk+SwXiodke/2UECRgWT9ZNEM7YSh/kUYGK0B2D20QH1d9a0ycl2IMmYrSR
C2i0gMNdplY8+gRWdfF9BVww1mt12vaWlkxWI3nagpBtWOzE6g/k2uHFrZ/ji0VrSkda1RAg0jg5
6Cws5oCvi4YHLXYJKTcK1cjmrf1KDTWe7WE7KkLJMVmJ03iGbn7tAu7xPU2YnleHBiEb55eB6SHW
gzXKfrmvjWkkZfqopwv0qmn7VSVt+utzi7+YMeJC1x/H3s3B/bDpCE3ZMw7NnJOSkz3KFh6+IhI4
uYOp0lmdrJfFQHaqFmXLL8zDml+vHNJbDgzmXCiaKt5bgLazTjU0x5xnMfKWxe6iipFLJs1ZzpM/
cNJWkz1lpkZ56aJPD0AEHJPt5/P4eWOZ/rigz1yKPuSm9OFytOfHp55ABIgj2vDW55mhLj/DxCID
84KwZEJV3NYPN3J02Y+16ZfLW0U+4wdVk5whfOR8iPf2CaLskrFGmFVOrma+7uzdFQEJBXNsUdOF
8RNybVxPdfjJRw6PChitQE+a08G+KShR7WrfE09hbCEltsIkkuzMxL/qO7suYZYDEp+aBgSNTGmw
6IGf8cKRaJlSNR/4CpJTqrZjvAmmEm1uhEkxdj8hO5jFktVIMA7VkhDtb/tnME+DW9jJLYIghUv2
adOkocFmnOUodwTjU9N7JJ2Qu6LEEF3aojE7vZktJpsBbHXmPXfpmocTB/rfEEJ/B+MCrlWsBHTG
YWPO13sqg5yC9do7HFEMwI3FYV+isikjfjsTz/Sd9NmOGFSBMhtNNQqldcPNz7Ub0AgPt8/Suo3C
gh/oocoI+7TGAxw7+zrBWbeThik8XbU76SS5uXTmCbKty2yTR9kx4Qbo0/ek98jRLCF1wOEE6L7R
QppvPoWsgrzxo8GgqqqkhevnP9WVJ4uZAF9/iaPrf+RC7rbawiN5DxN1N18Elhqzq5lHFGGJzw7V
qfMIbfwDEMqYkT4FUg708eUiURM6Us5fxwjfERXAlblvUGdi7+fJ6oysE1R9h+pDw9RWBDZ6Kwwe
YMZNpe8MHdMDjY4gsRBKAtR1V+UsspL+SEQY4a4nxphGsPfZYP0LxqLxNmhCsHMEPqnF6XM7gnfZ
BaNCDxFtbcEg+3tQU16cMrVUv+z3Szh2mcUnrZ+L2ZKKf4zWJHAUbYmhnxfa7aB8irkv6+rYW/IW
sjuszfs4+jpcvi+aJe96h9xDx+q/yCca4AoTms7xACXNvn/sEkCodXP1tzn2yo8YULt+phaZZ6JC
fRKiyRSyJ8oxH9cujMReVOyyx8+3ZdNsE8lSS7vNuSAItAYxlHbqFn5Tp94zzvxpqY7bUWisiYGI
2Y3WPKUWnVOXNWC/q6plLAqg1gUUtXVCrJEFLx5H6ajXA+A/L+GZ5kQ4ayWbnCCrLmabjnnIoura
tlwKbwvPNlXL3v3HStleiQSm4lUTgtCQgev/gNTdzUPdrFlxPYrCOdPvbKSIC77MzKg5P3Tj+nlk
zIbKBaycIvFHsXjegccVPlWuO4f8oLJ/+dk9V/qp9fmjY+CG0JflSymySkZQfg8oXsAWP0Mds8qs
Pj8rOEJZtFh/IGjv+yMnJdkPIRCvv7fNfalVF1C8ZkT5Nne96fNdnIshlE2YxXcIhUnrh+TsSNuT
uej6nhub9tKw3sK11KKajTqS8gApyii5bon05RKCe74qAbGh16dp+XRJUqtNR/++AZ/vO49RD1Eg
5iFTVg7ggMLxxNY2XKvZPR9LcKh9D3SDj/PH+Ws2n0dV3LHuCAuuPgbb89P/V6m7bJwou9CbMXiS
tAFkCp826rywPoURk27VoJMKMp3PP1AVZ6O4PPWyL2ArqmhOaBiBLqdlZEs/Zf+MuVCLW6fM7vCs
sigpl2iRXxAGUqdp5wNiiKUB5ABuMJ0SI1DAxqU2vje3FLq3taOC/RfbkQXWSGkEdHVVwELk1GvW
Wg5XvsvEKeWVy3kuz0LRFO1zzV8II09bzhaM3IGffYxU41YaplAoosKK1dTpzgnJhyFzcrqvNMda
t1+Tw6FyrrOGusgjG6LFAEFGlggc70gl3qLAvcBUhoJ4tEMyQ3JiB7sEBkvgNwZc+F771bq0Ttmy
j8hzDW5i1yFQRcRvtJASc4oEfsC62x3JmnTebdfDL+GuZUBL5OrJ6HLyNEh6is4n5gvrGEU/3Fho
JTwJIb7KATDpjcOLa36ztMoX6oKLp4vxB770jcQxdqBiV2lC0YDQ0Df98TNJhfCh57ARcyxNih8G
+7PVH4/02xDGz+plR7MPN7DenaXnAqYQvg67Pwo2GBUvXEdWceGJBHMVcbkPpkLlvocdd87groce
H7LoRVgTutb3b7N9FU5uiuW3kuICFcasvGm8u4C/wfZNUneHqVWkU8oJQhwY45Vfkrj5dZtvqiKn
KO3hazs9ouz4g+g7DOwwtCiUwv3p2GsJ62Y0SBKxjfeA5aeuNIRHuarC3+1yW3hP9ugmCKcFA4ND
pLkOGE98lWhzRR2Aji0xAkZmrj4c5nDtgudmsClyUUvIEDhtVOm0keDWZHaCa08UK7tUeOY2bqWj
MuFWqNSnVotExq4hL2Aqehjzso7p2o9g7ah1YTrTKh7EiC88Gj+UZwp0YIkwGD6cYHk1R2I5AS0K
o+sI7TzXM6smacSbtYIFEKxyIZah12r5YvnTPsrWKdLsebvBK4MdXwN5rsiJ+t4cx7gXllF1616Y
7EnvIZWV6oCabRFQ4FsnVjorueo7ZYYCGHd3om8IO28oDkBNGasGDTEQbq3SgvLXDUqt+ewd82qq
g53HAsXpUpHDFFexAtGJ9jKbQx63KZjLKX+CQUyJUiByLN0wqMa4ySfmKJMjP4xMGz9d0XRPFowy
wBJAS8RTyEJp/LlGZkiPBvQFrFj3RHIJk8buNzjERlz4cp96OfREftQddi2j2FX31+SN+6lkr0pe
E2ldQri/issHLA71zD8IbicgG2ggg6ZrKhOD4PHaVgg8OyxpYxr/EajFIM4NVm0EO+sDjhA3rNUB
TIQobZGFwIfj2IiN63BdMfbfTtn2ns3J+hlaehyQKbq6j7CbVVVgYLALTfwd74UwuOsZWJT6DplJ
IyHKkgFAstDWVMv6BaDXlOTSGV0A3czIZq+BkgievNsfIJ3123x6ULtekuGBU6ngu2UQFmQHaKb/
AAv83U1AeqMYwuC4XxpHlRJehvmqSD4/2KuJZ7BxmmkVA+swZKe3PnV6CPtDCCbvsGxqHy/bokid
PpNHpWpaJ0Zk9eoxOS34lcEBCIG+uNSupBFpvBjkXj/3hSND4T3E9YCyv+9pR7QFVew7Oow1Rcuy
clTUIeADzD1ZJyZ2gBh9cPzrx7DsZvL9PvrE2zRydaUIiYRi9vRvKAI18nTAlB/Rnl8HTZlbtLGH
xKkcFonlwLBwnc4quYZvv67KXEXAZ4razTnOQqnpACZWxQy1wtxRBFMMub5fGdTA2C87zN3D+3MU
ein63C/0+3JwqPwpQIRyC6ah1g6qRQRL8ouQp6iqURtZznXI/Hr7BA5cZOJrekx+B5M7JoQFE6P0
lBnobOQ+r01HwEjmThexzKe47uJLQv1tlcenR7866eZ72aXqvAuX+bFPDoemg4Hynmr8/BBdGIEV
wQtj46ro+lJpWncTT1ZtATMLerx+J9LtGsskGPnv+39vl1Ib/cqf9kDHlrdP/YoTJ1WmuqdMcydb
NbY6NGoh1q/+wrtslBAx5olCxaCFL20mVuueYlP7kAQ9rkGSK2GsJCS+3zlhWhMUAfG6jLgpiEor
NLYgI1+0/nxGPtVGgQV9cQGUfuryIzsg5E0gP8253F+L0bjYBz9+QnnTS9FRVZClzGMmjdQfS1It
r2GXN+nTrS0Cj7hy5Ldw4YQWnV2JS95u9lkIggc72GBESvQBvztR4hBGgZE/qGjSYAQj0fu4VCsJ
ag320b/vpv05HGyMNwECSnfZyL9zU8zp9XeuNxwbnCmyHrAyeCeG9v+45zheTbmkSlobsp/46rmq
vqZA1RNSjT2XDgq4x10uYFkxTfcb1fvU68CYBy+PlOhQnSzOr4G327UDOqDtHR89GAq30iJCyTD/
TT6uzgBbGPEJTw3XnInvQ4FVlnO7izqpA4U9X6oVij+WKm12PP7kzDqSyapTFO0KzcwzYWxPwfVU
L2zI/ZXBgkeNp4sg8FfxjXvh+o4EKfTiLMcdOOBdsTuz3nZQ6/4JwchVi+9AEEAXOkxv6vUj59fw
4WmTvbrFdeMhG1gSXImznWA3Ki7X9tvRqcgJGtdbqxvn78ugTKjgW846/0uf4cO4TqHwGeNGnbkS
bNJ2wYOg8nL0r6t/ACkKShw8D8ESHggaopMIjKCarSDmI5kOJqw86pZIZqRwHzP70YFvzjBXFzSD
skF8zN7H7TCpswlr5CmybzvPTX3n2WQt6MSmiigz/PEuOinApSdeME1OnNocgcKmZPdo8Z2T/ocq
UzmNVCIer2eHqVFb3AEAezJ4EK6XfmZVD7Iq8XSPZ+FyHqntrPT+kxQeqq5SoV0LnQ3kXm72nPMW
cEEbyemVoJxSp8Taqc1wC6Yo3ulnfG+c45mVQD+Oph8ptx1g2haT4/j4PNQ+NC99Ev0NhMDxNm0Q
9O7VtpyBlGWzjz2K7D1xq0GW0ltfRtEVxXG1zcOeZSbb1SumizdHUq52FAeWk7+uiCElO0mSah3M
98uoZksAjT+uemroDxeDyBYnSAAPpzma/jd1B1a1nylQd+c0jMjB+3LVeIuOOMC6QinDJ+lm1TE8
iQgXzzMV6i7V9x3fDqVDfeEY90Jvs2/NA1eTEk0Gef3yRhEoo//iEGCfhMhWeGYSqZKnM0wmLKTz
s0/OQ7ZC7fVpTHuGDY7YsfVP9lNO199P+6FFZNS97IYAG8SWrxlvaNi8vyrb+vh8nlJfXBzr6TRo
jzwpgoWZq5bbecStYB3STIucb8aSOeyqc2UTV69gKVuy8jsSUHdpx7EvOOlukMSUmJIOJHmBm258
ijuKTgOGnvPqbT+G7UIb2T2qHKAz6cDJR6Oy62RK5hmzXwoc42pXwSTrhklMmNrB+yd8LrC0XNgT
iOZ0natnJACYPe+Jyt3TTbxa88j4qGsO6JHcpGJWWc8aI+JTDgBVMT2X97PVfp5Wvq5cb1ds69Kq
AVh1joMsn6aExskrXkg7807jI5cOgM+ZH0fcQNtYg+SnnDf5DnBil8+h8YpeeBdrJvVLXLlH5IIU
3NWKVEOwdGAxv2EfYuop/kfqkx3IyWX2WspEomMuJ1bA8X4EbS+cpnj9ECC8xAwzQIfSTI7av+ih
PRY2fM4Cn2Ea+E82xHxMvL2nZFBj8wp+vOg7kcHB+2LKT6Gjyjv6xAjvifCHj1hDKCMGtihTdclW
iBPLDjSFIEXhN69Hl4Ul9+Tv2B6czgl8AUqsdkFgtSCKchm1Sy06c6QNxpxbINYobmmgd+KIygR/
ywbDb14OGMmW1b06xLdcT1xFPzBxXGpsBJKvVAOpdMdj2MD4k+24pATZzt5h792iGWuTogNt/WK1
s9ISHVk7glCTyo9vhmM+mgIM4uJsi4KOyCi2pHpLJCRy6+WeAOqj/d3tBivNFwXDUaWr1ytnR8Dk
JU698P+WKGErtlr5tiJ006KiTiLYhAfmIdMLYeKIIAhbANNKyIlJ9oH/2gKJIWyTZm3UkVOaKBtu
3j1N5+vBYD3uJI5B/c/5KtdXPm5bl6eBdRBJO70vl9tW8NEndgelnhq8a1GdgneI+71f3K3IAZaL
ncp1cQXMGevjTdsjl/2rrPhoKDHQWVCnZp1/GJUSTJc3vZSDg5fioDbfJYfwrjp+bjAhwimIOKAk
BcH5uy4hiuPYGQ8u5AtKvLlXagVny/+gM9F3uMDjJxM8zEGA7KhV1p7MQEQ0k6eOZGQmrWITwhC0
ZCwn/ErzUYktFcDxGqlAcVpGcrpRADhtS/9Z9WHbBQl0iW/WuhxjUnupILLC6UcRVibh5OF7Fpd7
rUKaY/7ohU6ItpnwLfbkVZ45PkY5pH2RuCXDREcbG8GZLKYewd3hsySE2QibQo+Z9ObwBIUDe7lS
wmeJNolOF5OYiUzGj7z8OVfTxd/TFKTnFQBuOx7/j6jq4peAKkHiN+D9dGi+ZgPMY1Gr5TEeznKe
+xLDaO6uJkIOzQwXtpVXe/O3gfqZrVyGzi6cvaV02C4JzG28EZTDjLifPWArBx4Cb2musPW71SHQ
F/7QMTNO14ZxZ7MKKSdukaPzdsHWlQTfjBgWxT7g8sTpOyLDtgbiS/Mhax1SrqLIivEFwRcHqMLU
U37RjqVX0HBfKgLqeY3f+S2wOK67/HmGXJPXchDjATXdNhEjir2oCX1S6L1kWUmReMr9Dj/N+r4y
Vvx7P1/A3ZPYlN8tdxGkfkmVOgo24o9Xt1u+j8NWo3CFJlpm6mrzJNYefARo6JtOFLbT00miAwQ1
3fhhDGL7j4uiZHulubh4HomkOUv7d3nopSnBV6sbcK6IpoPzvxfqLlfqeV67+MA20BHzaVbF/h50
AN7IuhOW+juQneWeiX9zkpuf4xCyejQrlpsv7auH3pbL02Pj4UbPVTgiTy8UyCWhSFsTrnp5wCNX
kBvpt+Iy1rB4tE9aVHL7AF7Ayd4SCmQ07bvB07UUxfJGbGvkloP216lCFjKDZgErK1l6+qJ5y63M
kT7vCFaFZ+0uKh11xKyka6uOrxXQOpIGatApSM6oJc6RcvUrfNObwUSsGlpkLn7Sznh7rFefTTEd
Z9VrhQHy3pRiblqs/bmr2nuuKEE6ZJIUupUZ1J4oQwYs1CUfCUpHUywIwTx6/Ym6ettT0xSMl+1b
8KbzbkgR3wY+9Qq1p4gqjscDCjgyaUbRRRMQOIV9rhlEqaZx337gg9C1m+BH8KgXzqlPU+W/0xSC
MJ20YMrWP0ZlbeIHtf8z5QHcIHYxt7seF1yGOVMqEI8iRcZ0vEZX7lDnzO7Y0PlFxjAhLcH0qH2b
rYe4IOqJh/f8AhywUye3p1WvYb1fNU+r3//3Ya+KYKThINGrZPRLX69YNVOvwT6cwTw2yt/Phshh
o6/K3khAaqrXLq/ShgMKgHtrDopDMpNrv2jp3WsG4TXuGOwoAbSeGCVkyzkynCAH2JvaSTdIDyCg
jMzIJPI4ridWDjZ7zSoW7Bqci5M4u61lhyE4B/51gY/QxxkbxbwaDHa2aswa/FiVNhprNBZyIDoz
jSH4FEi0Cfnqh3MVIK5j5j8dy1ZphqQXnSTjRNVcRoaFqVhPzRSthYYvl5GO0GZftGAWScrG7aff
+WSGeumAmDaLlcF98PRmXFlCEhzpfvV79tzrwhQoqbgydMkwxrrUEMEky4GwuXOpCDTTWuCN+jmD
cWnj9C6msBUKWguvyyBuRKli/5C+oaR3EgpQXGhihI0iLpibx9z6YYlogih0Th+SEZR5NUiIGtZr
bkbOkYgbnqR6AYVR36xh23LPGzLG1tcOnpDUkbkbFuErIgRvswOHIM7lFEsqba6neUn7KDLNKOgX
rXW1MJCDsfK4VhljZG561sUmHVcoNyngc6GJGd4/B1Z/Ffmw2fuwkqHZbmOzoZ1k6AUmZPL5Admz
yhOO038C472swsaQXl0UY5chJnYCs8MSUoUcpy1U7LEFTj6KXygOn47O8lPs45sdnZvpvaaJZhXR
J2mkwxyUj1pKoMzwdu6G1hMZYmzTbsVv1VvSHOMr7ODjOSm5McY3yfqPStuuJOjS/q/ZSj6AlN93
+hXRvOWq9dXhDM2GQ7OMbs0ZgPUMlTZPRjyqbqbf7H3TGGM/Yc9zutfJ7vJY5ncUjvNzlj4n2MUi
S1fr8oHdPwW6D87wV86AlBveA73Akr6Jfdn4ll/KqpBgtSj+upHPe6m3GHATARmi7j/BNx727z3z
oB8anCB0ZhC8CaJim9ZXSQIyLboGMWqxLtEt921dCy5U+gh9IoqPrb6FyKx8pMVgR8IXkdl0858K
wppLAEaBQgondir/gD4zf4eL2hCdaUUyYrW0QoRiV2U7821GiSgNNGLJwXTDrfltzMxt83fnuh1x
UPShrD9uugVdi1OAAgePH7laXcHGSvFGtz+qUxuXGjCeSJbjVoFKHMGl9pvGrFxp2sJoI74xiVYq
4EslGqxNDHFvLTFrFCWj/DLeFX5o6D43yRIKRnyH8JG3AbSFPFYVb5dac+2KXo0z8+Or+AeUMOSQ
p7kFi84XJ0c/zfbovlFkt80orHz5HNnYcgvF7c+SWU+sXDKKsEX/O9Q974K8HHBuyZ8eOo93Mnnk
nNmOn8LNze0YMZGwEPa2xJen1T59rF86513T6gAa/cSzXIj3I1fGy/t6+rgBRW6gG+4a4d9yKSXg
nKoFDVL3ydMZrRhBAXSaJAsDlnLoy4EQv6AMOaEf9fzlo869a3tsPIfDasmVLoqJs6YapwTCiVYh
GsntQT18ILdfQc4k2nCm3W8qy0RN/bKsKmW7GmaOja8zFTyjrAG41+T5xK2NgFl7PXWP3R8Ar1HB
SxPSFHNiMhdxgGYng8vm8JjuSVEr8bBDR+lBTWuTOE1sQEcGHWmF76MqacFlFZw0B8BSHkxF3k9J
89DgkBBhZN61KWVgDn1zMRDdgCKbGSP7t+GzrHl03PowCl0OJjS7IqZnOeQBXqn8VBB9n3qRIXMk
M0ofkPxn+6qNSpmleLmcj81ZE22YUolWhZltAIyf4Jd7CXUCLofJU+CL+zlp5ooZj/TQndfFzpTS
l91p57QPnIe2lcnEDVEQ9QiyDua5XYA9TRbcxcWfkYa9NGisKmaZGKKKr+5On7YZebNrLA0tTEBu
RP17M+mvnR3dCFAXyYfcZlrA1j0KNeiQNWugd0dI2IX10E5I+oFRtaMJkeampD9aIJUsdFQ2LUg/
TTN3us6UW55mIJEtIQJtqy62DROcY3eaJZ6s4QRWrTGtZlK30CThVamP5miSPRZ3MqMEIZkfyM7C
qTY4XUoNkSCTTpAgzvqo6e7KgaFHS2SOhPsxYhhx/Ft79SqayG94TKxbpZcw9P0zw9cvYXch9CJb
rKHyJvyvjZGfGyhJkXrKwsmi96kF9YyEY4Pnkga7M06ogRzjGKn7ycf7JIzsO5yrsxcHg/OeLTV+
XsFDJuARDnAHEUctStCkjOmaJtQmlSTbwq3KwZVRjsoxKeDazeDuBWR4KBggoTlycUyFMOaX3oSQ
HGgDqIaJ9jmxc9KNPpdX605EMDHr6oTH+hXYAKNSKQhHKhOzwRmZqbtPa0loAINilFPZCSGK9DbX
wlha6xZDUKprQYiTiahmApAfxRCVI5P0UQFjYTFZbGcS8Mupc6tLDIVFl52/zXI0VjDLQCjt0KZt
TX5SMRt/tnOLcwVaCxKAMAsZKsjwyLW+RsXg0lJsIUbRGAEY3uMCuZXBLm+/lqQ1mSxJ07ZPDmxT
hDcsxyvC9okKJjcvAzK6FCko8XWmHcXGasDLQi2cCwuiuqcuaQ5B4rFLGQlkGMV+9LJMCM5udLps
YaRGY2kTjZOPfyhY/IEQsAADOlmMJ1bf9lCPoZBye2lwzHxMWhjkHCRdV6eedSDi6KianAtd9Ezn
/VprpYypWMfb8O8rC5MV9xEH3f20PnWN31fhrjxSAPDYD6Km+67jiDYCMb1Y0Gf1feR+6srpFgOU
08YOGlWsn1No1I/jhpMpSEktqdX4Gq4soXqHemyx4r6uy4AIg+y/5O+EuvDXKNcelQFj50l/0spK
JmT0ggZWbFaTrYspkBJyd+zjCwThcAPRaimWgGhjdf8X+35HHjYjReDCpHQfw7g6sxXYbJAOxNKn
g6NoqS1sDGBp0hHeFytzj6OkkL+ca4FRRTRk+jD6ZMukB7YmRLlDIfr/JiFfY4wDaBeGPKKILIR0
tm/g6gQLis42MxQKVVfxq09hi+RkhLYc6AcfhPk8MMoHku3vASvOiRwoSsSge+g0zZjk0fLq1rLJ
5VPbKQ7gsujo9xXI+CkbVt0rnxY+BuVr9y08eemHdjCOPuBuQZmn8cH/omPDy3GXUrHk22OVaRAG
FWQPrASOiuUPlo1R9OEE9tzsXPmb+8/hYPBFGdwM5vySOLPVzW95Pz6IJJFuOtR3ahaJcmtdStE2
71TNGtMEw8eNwmpSgLA4mJcAUSDc8ZB7ED6hbtuZMJ74EMiXcN4d2eczdkkSs5fKxE8=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 42368)
`pragma protect data_block
TUmC+BobPKxLH5zPphg8f9jzexV3TlahGcCn5291n4Gh5dhPxiTs3X0+OMHng7sNQCRGE0Gu1cAY
GHmQQFfbNsLccQAfGovzVIDwhMQbfETvkJbxiHu7in8QjxdAVqeTAjTV2+a+txc05RLJGVq1NCh/
XXTicpvc5lLBB+yBvACm1AQLb48+6ijBZMi04aNpeEm/dcpVrPu+CggvsvKEdKCeZEKNcKiuoBGW
Wc0dWV8e9nAl4LMjNVO4HTbWXb7Pdw2lfmt7mjQ7lks6BkMkMDPDiohtZXWul0Zv7JLBkpJGEsPg
OewY0Qbcrl2jNZfSKAQh0q/SLZmFSDe6V/StSPXZq9NMUUt9a3Z7szFB6hNXlvUZGb9M3zc4dZGt
DCHcUdmLFX1VTuO284kevDFKbWCqV95BSVXo/XcAu5O8IXE1nNtQRo3daYOj/nnRz/ZBY6nYb804
b0y2B/Gu1IanS1Vctv7rn4E4DE76kRTz1TPrDp7E8Acj2yGDHTKAwTn5UtfrqJBeuFb9bpfR7TbA
uL2YTzdBE7o7aycnpGJpaNVZNTG/APDo+ou5+M7P3OROY19n97t/5Q525sJl7wnWAddn34dB8RO5
Aq3zGDnxGNgUPt5EUX8aP42oiJBGSxJkG/+v3c71ZOEmVwC9xlkyraLMBTBxvgg48qme0t0dkC38
U5uuCIq0eqjnmYF2ZHMoC8nHkK9ymJuOFsg/JvBq9VcYVmuoc0u+VO10eYE4WtlkbjDRChhNMvYb
5h2i2TH5q3RE9a5oDy8QLLqVQeMZiskj5vZFbgxYYks8mSJ+BroJj8UYIlXm1hHRji2voj+E0GTa
sjayj0sGEdCv3bbr4M59KWPHRZntOWcVag6+ZirDntn2uexdWBCIjlnd1VQ4Yt0Y6n9ZL/Q8JG0q
de8jrlGNC/qSCOcZTVNpH3DXB+qZsSIf7ya2zlk9+qVDjoM9Eubn2DJnN3ge6U4JOIlugz3Yj9+k
y6ot1aQ3oWp1duK6HoYuQMlXqAq+8IaGgEGQHhxoqmjKAsmNoE55ZpE2xj/YiHvtWGxtV5+8l/mS
DzR6bWwGwrvCX3v+T2e9n5Ee42pBqgFP4E7B1r1oT589X0+YQvNfH3+hPYWg/kjjteErsjlh+Gb4
bUoaQWFhZ64SXXI2S+lRia5/PWMtStHYo8VnyFa0dvg7BetBEIIiEbvpnSO8QJsLiCr7Ug32TNwn
V2RxCILz6ZDJjEUxgql4d+FwwnviBd+NyDu96KvkOWJT0wAVX8/iNQt0Mt25eOAADcCAHOnPdp6C
gvDnYJszRzTd88cV9P6GIuDPKctfN6Y72a4DFA5AFuo9vu7zwKyb8TKshGojwdNkFPkwiNzsZ8L3
11GbsKYr5EygOjvQnCaqc1ntbA9E5Yp1k5C19C6h+efiUhxUZMdfctAyodwhSTdugOfQ38xoYo2q
WJQPMmfZPZr27+ux0Ry+VfJFSrZwk1uOQM7ebtJlexOH+ZIGQBwJ7eyLWpO8piEd9fMqW6KZ3Kqh
8XpXfVRm8CMIdoKVP10rJDi58bLhT/In9TvZeEn+zSQCDbklqKLadwluHjxJxua2/u+hCF5r0R4R
7+QLyCeWzEyaq7wimj+XAhxlVZ8gYMhvqSjVP5DdG0ADLNJfngk835kYmb+J9KzhfbXkJI8ex0QM
regmOyWFgsWUKFI6V+e2TssuS3VTQfulIHuea0rbukplloVmpiKZDOY0HVBVMvUyizkDjNZeYa15
sOTyK4F0k5AevXeyJJOvmWBM+mC1hRDEHPszPQL6RSu321ST/uSPAfNWhbkTBJxS1ZE4dr1yq9FI
/xvyXsf0dCGbghgAzv5PU3RdPtCOr0CIvUmMxiPU9JLoUELHHeHqDLdnbXaEHhkn1g0PpwXYOivF
jnFZ5bymZw8kNnMfUh2lipbb+3ZmcEuWyfWI2OmcE5nofpAKzSeXWfCIBhzhYKq+2EjcGPRZoWDx
aFhniS7IxTI5omcHx7vRw/vbzN+TYVaa7p+GGVbRKXyOc11lJprvKg0qEhUrtHj7VvTfLy9EWKVD
YJICNsAbSBxj/EoXKRwH334T1PCAHWXD3NHDgLWFA3POF4YoW1d//g/I4dTPSUKzCElywWkuKy0o
Pz9+J2HGf+jYLHhsTE1Us/KCXtE3TJzXKQ451gon8g23alyg8p6QZplseZ3MyJaMABy4OUnec+hW
Q0ugc60mJJ50e6Bfcg2LCcpxSdLkRPR7ZAR6gTDvkP6EEooeWPc0TZFFBdNBgo8bRqNEJX+ZnFn/
AAhmjgb3HdGLDf6ODHtk7+nBeJK+e2rlDcv/JgM+Cu3u8MsW/MhVeFAgz6AdL9yMINPLXRB22ZO1
+vJ6tyoKvGKSTlcU5XOqE9LVFH1Aw0ZIDjcxKFqWQynC05bZGUfi/xwQAj4h5cjyxY/AurDrivBU
9Ui06Wz+zeTPYM2KXSIF1nY0k9ogBsLi1MZxObSz1BNvy2AvmiSvs/A067XZ890a3tT9zmB6lsk+
HE+1G96qdqdR6pXCQIZ1h3OYK2QuSxncqlW6aQiksw090zPTwenhD9K2GtIZTW/nf2wHT5tgVydL
6rmMCBSNackURDBOi6npPCN8XYRUKArzwfkg9X6iQelFo2Ab33XYWvjTzIy1arWU4/K/sFJ4mevu
SLGjyP9S4viFsR/kdCXgnE+OD/WejkwxC1CnMT39dGQ9Qf2FNZHM+Sk9fneYkEfQSAx/wP6yW8Zy
QqxsTha6/aXLDqNJvLBJn/aZSyIC4kLLfyJ5aQQbeVsJNSy4yqdC4wNeesxbabS46Nf+3RQOCg2R
VDysQu+wKNwZ68scZXWoUZ5Wb/3ztastU6hv6RyrG94nMiVz59xDdJwor72Y4yCaifiAVmI/jgKB
3txmlgXLH/wgCUwRjdDrqAqvyGnlwr5OB548YXVXrnTEMpCArK2jf2KosqK1E42wUkRFfSGyy+sO
q0OdXZ7Jwy5yQc3aH/gHavgW5KJPPZrpKhFuiJ4aGEH9n85XFGVnMexTbw+EjGneHS4rP9N4Hytt
ZctXUZTAnkPDmyRm7sBRAQN7Jd2m2ycUrBkcIhiadP+nDMUZlcSkvgJEubmHfmbAB/ngnE/YQqCv
W/pVADOUFAEriBc+MgsFxrn1yt9PPyMOW0Us7ivlz/zz7bWhR45XT/QvvJ52HyK10OFkXZ/u+ASQ
AfsJjR1mboEqNPzn4Ttr2u/hD2St8RYwGqgRWi7Aw1DCApgMgsHUXGv/unHG+xrLonu4RN/Qj4D2
RvHwKZgTgw27dPZlvS/7nfYaPUm+SRqpZKht5cxXraxY3cHMOCkR5ZipbANhg7flT+zQpnDAg1E2
bxSeksPcL+lx5OonWNbEtbPWyt0/I+XSmEC0FuuAt9kp5DGSp2OJkV/Rd+bW60nZ2mx2kwXb7y8T
+LCtdt3YX/8TRRz1CE9fu12V2KNxigyq8QJKoINwjCXP4IJSoyi/4bstJ+exFjkLPFeEZ4JsZwZu
fYUwXqgpFH6eFzUzOXRv5FZHHFr3xC4gXNMs1pXKnqcxMARK29AvVLhmEXB9RZx67Q+TgN01hZLA
X9R5trS9EbkbdueQJdoeozlwTTw6pq86x6hgbnwH1Ae9tdwDSwwYA519JD3v+/VR6MHScZPAyzbU
mzS+O7wU8X/ghYmUgv8RWj2mTO03bVAk3IAJG78CDhwYjonBiUhp24PEg33YD+6zrRIBxY2ogy0m
/DSU6ARtMTTKuHmucd3J6VFQLXqnMvhhwDq9S9En9UGHbVaoVzdt7u68SLyMfoHdnL7IjMqe+eTj
D69IYexs9UQ05cLhHnY8WOz7/8RZLNXyKct2522B7fSuyBZ/7S6SawqdIZ7gfE2/aGyawIIxCwu7
9TPEPSFpZk7ZQM1ZYlvnrvExnLJy/y+7KGllZLvhlnSM4PtIMgAqZ1zdkA8CYbc2zZYvz2Iz/4/U
nQSU0oa2BGy+ds2+rrGJZmrG/rv5AcTVDZn3499dQIW3IfnF/SuDi4eSNKOkT9VdC9LJL514F+KI
Q1O/EGXniaziQFCGZDA44Aeg3OCS2QZncnh4y4b3ulD21UuIKjVeG6lcZHdQ2rgPfX4HQqIv/8tH
sZj6sJeetJIBjCZH1D/L1+HB9mYqb/SOKEC6YTWLYwArTJliAnm+xMltYfsqHkKoLLmBKvHBXG2V
/rwv61MBjrP7DRyMAPC3rAOrqXoiOubaFobFEkPqHFRuL5C2tiamlYqAkxArmoUHXoEwxUQLta+U
shbWb5ThDgSPTlV6nh3zh2Xp2wdqPeTg/zR1nukzyaGZz6feb8rVUg50Em2RNmFb8NZWJoNfTZ1z
aZUySsslaHL71RuejGb8ASflpW6FhrghqsylsHkX15S02/LOeeq2wD4ah2MPAF60OlHGNJgYmDpT
yFQD95YWRh0YZsyORjTTcVcn56BGX/XBH4WDKCp6WpEXCLD5BzgOJDqb657eBUXdNf3d5sbaXYkg
IHfoD8Cfs0vExpkOyULCX2KaykEIjXbsHnjgIvX+eE64klJNj0SHaxoBm3XbwNt6tK1KG9k/wmyn
48Va6eAy42aQFVNaM7z3q4HZExB8fxjXxeHhuSsQtDMVg8NBYOBPoj9ISeOTvKeHdJRmfMYk5mU8
+28hjF4yeusA8WbZBC7YAHmNHs1XT5+RxjzlaCprftyaM0Svxca+9FkaFG/vkhvTlW9fM1zjmNub
R9MHW917XudXaaJA2IkTPKr9fF/7psmZLP8X4VOyvhMdRii1M4jlJta4jnQ20hGI+hP448pAtywl
mTO4p4DVLX7PQnh0+9Ta6bV4N7dc14fCjeXAz/b/JUbrBhc4shyCeL46aLVqQpaIB7ORHvymCrJA
nEilBVdVaQkPXAscbRtdPOn09fTx15R2viGgS1W0KX7VDNUANVR2kedw3ZvI3t8j0fAEHtLTFBo0
accJeYxPYoJuZDa/HfwojC60mwg6mAV1GWvSNnmRW6TfQBkdvDQkkjqvw2P9Zb9tpQFqGQoJMrrF
Pjyw2ff0om3m50m0UbZ6J2I2yJ9Q4DZ4oLN1JvDmRfdUK1rXp2HSAyX07lefrz+IAsMYSinbXm0Y
pjymg/XrIZoF/9VPaJvtmv0Jpt1EPqHPr/wMPfF2u54vm+NU3qk544knw4ERlfkEZLkhCuX3AN5U
i5mMRZ5U9LtrPfOavKzb+7sg0cw2e2Yvi3nXlKVqUZ1E0ovaM3eHxwTbJmViAI5WCneyDQdYzSj6
YHMebks3yfT3DAbetAiDGvpkTyaYbfDmBDE4EuN9PtJIR7Xs/GTDHsHhxUGeq1U54gK/zWEMb7du
uOWDUuw4OMoAoKmhiuka6zbat4bVJSME6qxw+islMqkfUIHwCQwTAXvCVZ0IGez1ZXvKUo0HW+56
9vCSwEBmJOjrNc7vl/6KQ1Ve0vOCiSZl1feAIxi6cHSfRH7abWgaGGCYY0ZNMozrRZ8PvB88GWyz
6LTewdk1zKh9OY7sHvPuM90Cv6PBJsAKulU8merpJzjho1oWlAKo3mp6GuvaQYcAZ0ppw9O2nRzb
KtigEd/YD+SYGxpIqxgpEFjfHUupRBOaGIlP+uk/3+DxJtG0p90gwXGbqxyeMcmuTEuKX3V+og2O
KAUYycP5yXbcpOVgkRmYjLWD0DGqGKValM4eX9AsIVVAsbHiWZ9LVB2P3y5urkDI5y5hJNu23hbe
brkOqzljE9KSaD2S3EBbvkycNARbAHlqOtx5EQBYW8dDlAnPlcNaAgYhgPl6wG4qu2Ex7sJ6PdL+
Dzdfu5xjv43rFis09kYJshxoZeIMPUISPMbW0vpGL3fYejt8r5cisckxw4MH9BBcXTeUjAXXMWiU
9D/ThdowurL34eG6wJNOhDKWjmxmJhC+tAlwAZiH27zyVsI2MqHJ8AW5hpYwF7Cwscx2I0b9yk4m
AkxaecpPjgKSyjvbrwxmWEOdiA2vQo4MqElCjgUoQg04Dk6OBM6SxC9P7sb6kSW3tiqzmyspCbga
ZOQmQjLuw0jfvWDE8C+KNCfWo+FOLjxGYLxvaZCezvHP5pkGVg3vOlu65bvb7Tdi9V66jtGS86Ut
MikxRso6K4FyuAMj1Ka9C4jP1tp9asXVuEhfl58r0XzmRJKgivQWrGWqRGIiLgC8azz3rZS2CZ4U
rem1Y+531/Gw8ohfzFJDxF9qqfhlQXtG00MDQcmhkHxcPY3ZUNfcuOmXwv3mKJvgXL9uW7yFql9b
0tshM/6R7Oy1EP9M7RA4p5pVNpRxXVmvnyvccydI6zjN6E3wGz4RS2fyzMnUBhNvnlythrwmJwPV
J8fHioMNGzT6MSTIiJgOBCXlYEDyZaqqKTcEqGZVjG23Hd3oQL2T5mAbAhBPxo2dTbL9s5dXhph9
cmKR7pRIgqLs39R7ANzVAl44egQ14hqMP9czq8O44MhoYFqMY6riuGY/sOve0w7svUt597rCLdID
7pcE1aFejgYQfqqlikkz2fQyv20yIQwkCc6lnhVxrRWJUWxZz2Pqs2QGKwdHltHFwk5PKRia3T5L
is+wtZQHZa+wlvJ5E/UXH49IrxNY7oUi1VUP3Bq2zVvyLqUOQqeDdljO+ScMc/vpb9ARLFcu+zPu
WSrgKpz2fuctYY0nNVjT7e+YOrZ/Z1cmpKZGyjJfddSH2+JDrFfSgxCDzg6/wQYg1R9V7/O1b+EG
/6aRqfysTx4wlwCW4Ki8683i3/FRINCZAMBZzHVl47lBff86L0y1VygwgmQDJbdKbnJmACxPQ3At
25y//wZgwAUqQ+WtbhO6w+lbUPSQDTLD4/vgCrXnJobw7GeVanl1D0ClwyNlbz9BpH3tI7buDP+A
aESYtl16L85tIFD8UNlEsj6Efpm6CQdUVg8ZZQiUCf15bpaIkFiGwLpuP2jPNIK3PRZ2fTDN7MwB
vt/SQc5k4VSTRBk1q65loOC+WuLSIMgrOE/yMaxODJS2aqrdn5fXTQuHyieFEK/w3Uv1jwCoFAaD
dmLnTAJ5Ss7zu1/Eur20o7+R4UNaCuM2h9Pgle3e/2bF363TvnOYqO6BNfbL8a+p54OHl1V4ryB5
u+W5GclovzePbMy5LQzzAJCr8/TAI8CNiET7T4cBU+Xvo5gGzdNydALWC7VVE4KJ9O22qFmIwVxr
Y6NDV9k5i7BOjK3aefSK/fmNFn/S2DlUqaFUAjVWwCLEKaYDO4P5yx27zmdQRRsyuzzsD+rKneLC
82PPP45HaE8esc0o2e3TYiw5kLwjRwSBBOCMMiqnjb8xifDeCsMBBv+ZssZnO8nl1wRuFPeNkW0v
TiWAKrPAGlKjIKj41Fq90ZT1IbgKbvsBFJLeWLqC3kbd5bAT0raGfRLcEP5+SkfgBNqwi7tNJ6ye
ut3yHZtfrPyN+IgnNSQfMj5rKkclUn+JRr/4MU2INKL9I2NKYEAG00wS4YE+05Azz8ntnDI+FSLE
LlOWKlcpEnRMnCayD0RccM664t+BNa8qDP2tYnYN+y6xkdKJ22mQ7KhOO8ZU1uJzahTqVdtNn8ze
JixWtiCMBHW2T2VULI7j2q0bmQa/mru0Bnga9NR7A25ZcbyIn303wb/en92FF9OBSBhqy9bFZcU8
f9ANkhJNLPE8Ix5pAT35l3mW/hEVaiKE15ySd5FaruMCKuXtZbFwCJD713ksJueAh7OPECxG1Gju
CIuOZ8ThuH7eJDfYXnu2CXA7MzUZItf+Jy074icwa6JJHMIlwjGYI+iVWMuGrWqF7HsTXrHSS4h+
uHWHaItXThEr59szxLf1eQbMUp7YJExZpk1Q94JM/7GbJOS1mZS4IzjEp7d4DMcTA+Vzgvg+AqIf
EDNd+hGkHML1xAOChGVSs9d6bdraNZlVcmyTwyZWt6jXVV011Hx2EdSrx8opxPU7OJv1zK/KsRxv
oWaKw4f7LuYIxJzNq8KwkZ5kfxozJkBnP3O7EaLlQYnEw8IksSNZh/czED4QOGR0bnNyZZEuNP9d
g1kLF2/4BOvJPtZHe1sh3WUVl5W9G7tloJrrpt/5K7+9loRn1jUItyKzXFtsd6idwKYymeOGuLEf
hhMFNVV9WcasfCh7IW/9NwHBs4FeFHzOcDfy+eddz+DUjqyXl2nemGxYQ1E+ziWc513gJIj4GH01
Ht4j1SX0cxBBBdhEI168LaVG5RlRFAYsnQWly+mLn2GlV7JxcdzPHAdRcPs9R19V3a8jfV7WLn0J
rC2El9hfZ4dXPTRnix8qUjZxT89QAXET7m8VfnYcalKo/TmYU/q+Hw7JbH00lfx/zWBoL8fgcO5V
W5nn7YkDjUskmsRQpWZJ1DTF+gcuG/2Z0PWjGkyfB1JRv+aauLaNN0hnS6xkRZ/1yg0yiE8bosKq
RG/IS9TXd0Lqg68Ew+EzskMmFsZrfQrDEzcj5obqbAozHOG0CvWHh3XFI2F6CtYVmAObNSBgIsFU
5Bkoa45eNa1kMswwT4BFF+7Z10vhoLhjn2T1gp7iJTnOZzphumWxKzfAjhRXPHHsbmH0+/IPriOc
/cXtBWmf/IIPhnAKTiHPjiukmieLU9d1q/axyClEIaJAORHZOyundzfA+txTfbHS5aW3YbrKNToK
HuRXNCixNOZThqVToIPSMzhjLkrb4o6dFh204l9iQbES2E/uYADl5z8tEsrJhCShsCEWKd/VrSye
Ld5EddcPXgRHB/ZWoliIT4rPFRi0U1YzFY67uNXJdX5I0XZKhnv5uECroMvlbsHkt/oX9WHN6f0X
PpzsHOvoddECOwymC1/uxygMBEmQExdoDyd0FYFh2S6t2GnpH6HjR+Tmsx/FOsj/HswJkp7t5LOg
/XSXAu8uZHlbm/L3JM2bf/fBS0Gv7kU4YVYMOKYEtTbYchNiQ7dV1BXXnA/SRrUP13SvjhzeD27U
ANnJJA9ivA5bLuwh/ces7zWYCJGD9GqsnHogkzXaY74NS0sV15VrqRgt2/beZj5HqNZT9i1zo3QJ
WJu6WJCMbr/jDwtVoZQRHOyWQTDp/R00Kd9PZDLS8ybrsbJwzzBouKGVkxMkdwGkeloMnttcWIUy
LMVhwBGMhPUar+BkxCD2hSZ4EUVPprEKDDeYPo5VqAkD1WLdpnWAP1ZyOuvVnjOVJgCOsyRN9yb0
ecoNLRxXuVcvCS/R5S6YBruW/vVlPLsKDtIYyMsuyU7HxG0qwZ3ZA/W25kUl3Sr1axma8uBeHgh+
0ITbT/PsZSFOidYNyBxl40YMRnZMsDOzoXHA8urSCbYWy39qrNcYfa/T9eZAmp2ncf2WgDf3qPht
ePWl3IqvwL6uS/rWjiu2XiEuRlbCLgHXMFQVrxT5w7WzbIMX/n8CcbuA4eykJNEmTgnnKqW5buWl
Jr8Sx/0fts8JKaA96kqzT9IACQ7O9R3y8RACgKCtLNgmsFO+fwJPdm/ZH8hgH2XYU+GLMxwkqpUN
P049ujK1Axx+0o4de96eJrGVfKbqfxikZ/IefCXrdMUr0hOAIKU8WDaIImAU4Y86vJqBTRZoIS2m
JQHDmj7yj4eF8JZxjgX53mTn9hFtw4RxgEdBer/MW/ZM5h+5PkeAyTQ4LZcynb7BpPYZ8xCJg+oQ
ib4CNpwf4jhjPM4AZYCbQXlwXmQxAuenEyTpV18TEVnUnXGGZm3zHEZtr/s++Sq/EgX5ONpwV3F3
LdBemk88rwwx7VhLXWv/DQn6yl1oGfwKoLJ/JhhElOEpPxWzc37D4/4XFQJze/ovNShRwgE5MB/v
dm3AT5jL8mKlqTbL3oOvkmrGRYT8sBpF7PUNnUJf548Z3AgI+kBZzpWhX7/EK1yffERVuw7cK5u6
+NBntXZ2Ki7eovNKTNdYq99+ZaKkEQt62akn7OPT1/HV4gE/2Ao6CbQar8ecmQvf3qHREH3/5U9h
7L63P7JnU8Fq+n0BKW88u+2JUnOSwWO3666I8fSGUDA1LR4nX5CzA8nQE6GvT1bRpNv5GWB1pZ1v
4O6PSws+g6FcIw7p0B1lvSGEIyF+VPnX2UVUDijoIz49ZBi91502NtgH8XvYNp3eyTJ16InFPJVp
eGg8QurAidJOzQyN1W+tL/+DHECg2JS/d8in6iRed2KKxSQPE1wDhMwtC3AnklvNm++BqDIY4Rje
W2jGhXd3lQR2tcK0EH+YtRUu7J0Zggd9hmf3GwgZ2SkEoVcfAjILgndBXAGOk18YUJL/G+Ny7lBI
miSdxJJv2yMwTvBX2WMUUaon2J+WEohNDmn2OIYtcX84ntqzbe7SZfPx+dwLZcCZMNsoJ5btTHmb
tq5qhWCFyCzWMlhxB2EVTTm9JtoT0fRB02MNs5zNuFMd/du0+dQhgLJUksdarRlVQkWLgHCyUIld
j52SnZY8pRqAgBNZQWPIVH307QfBTsj5gCthAWlu0QSHy5S9QQYOK1BM0S+ZLEiPoVVtT4UGdkz5
UKPXhGVPqvXMHhhEhS44ieFVc8zXXpBzseMWHpc4o4EeFafM2S1cS85LU5rT4vtlm16shnAaPc9C
cgLtxW/7epY2rbFZKzp3yod1iizSkEcoNJe035DjgypS1JIWSSqs2wF329nF3xd4JtLJfnnMLfRN
rMOV0eqVzImyxlQVJeB2QJd12YKXY5/m2CKr45c3bK1Q+k7MIIeM+0JJgslcz2ESumazvtYNPJmi
SGSie6plZn2ku1F/5oBTgTpWwNLSF4yRaFwaf/ymC7Dthf0mMsr6ylowJrx9vf+5AhkD5SXZv5XL
499rLSBV+7A67GudfAvFKeV7qFrWt4smHHQDMfB9BGoHx/UTBXGY2BH3Q+EUUZUMlbxpYXjCWN7R
bbO07ZKVKmWOenYbyaY8TuKMWX8c4772drc0iX9Ld8x17xP0z2yyHFoGsJ4oxKQHu+h9pHGQxwqP
1VNlYE/L4NlSfBdHeLiXzNOkrCoXAB5n1ifhR1+T7vFfxPhw+T56bhQO/bqJsNGiqRYz2G3WK4MP
6RijlXOVLmeuAubgqrlpPNicf9H1gyGxESiAVnnyUTnqVuFkmrc26g76Nrh1zwGBotX1Dbu2oTOe
wvKoX+rNGiSVz4kALrxTH5OMscQtngPTyI/U/9+Hd6bOvyK8jqdG4luHCjDV/2C96L0/a5xqHlw0
N3qvJrh0OMvSBS698G+cZ0wxuqdDZnr+APzKE0gzhwqNoDEzueRmUBnAjk92oENH+jPMNC7UkK0d
4KDB+MkoOHyNNdMK4JiPrgXURUC3iVwsmfqPVecfiPt2k4nVjdni5US3A6RTUzp/H8JMRdyWOZuT
xVSLCYnqbXytgefpqVG3VCpMJTA56oxsXQ2iv3QY6JCeWLwu6rembM3l3Ijpc3+dEha37UItxAQs
HQRSoVNbmEcOIQMEtkwzYTZYn1WJ0V+89M52DVbFWOZxdykdd1rgMjgVboWFH74Z4S1juSlzZ32Q
FG2lmlh6cRIQxN5VO1P8ZG8aBm4RR7pUEiMjGfm+AhQH7HKdxv71v8BRw6aB00LFvDQGwK5nSmeK
QjICLBOhcNa6IxWL53utyY6qHKu6ddmuxO1W55aHEzYwmb5Wj4RaW5luf2Jxi4Jkm2CKYrAPsVTH
4K0FYeqQl7GY3JIun/VV21i+eq3e23Mo2BHY7YgDIDxvWpzJTM6rmwgPOZi6w/a0IPomUBJD66bk
nBFkGI42Je4vO/0TQA6hT0sPEIOyNFAHvMD2dgNrKtLdbwlPYvn+6sHuGAGioMI9+3mbn1dE1ZkH
EG6jbcDCVOLKZlqugXUVnoN7vwPsz5Xs1moc1clDXI1EcM13mkheU3GNPg7RT94kJnvMHteRiT8j
6ApyLy6qdf2bbPeKUk8ywEOCRgTSpxwVNc9yimwhlfKFAgAGESA2JZd7HY6tr1TC5/slpXqnYETt
tY7XcC+aHvQ3f3fhPjD6yku9ycQ+255sSGe6YUaudbpp2HlRYbk+rAbHK3MfozgmHm6qSNvveuqT
iohju5YWg3NBWvI0BrdjAE7ezIOC8FwhbWVL+E5+FGm5VoNMzReoq//z6BaFdR3u0wep4/e3fEKA
ZQ/62b2UjxRmBqa0Bycd4j1Bejc/+vfAcCQtLefO7RibRpu3FKJuiUKUdiirHmD9Sul+CMfd7frq
rBUH9k9TbL9hKEcrmsacX7uPytwZ8Fo1ZcaeWeZT/JGCDLVytbVlJpvmeNeVGFlm72y+O/clkG2c
wZ2mQyPcdxfWADcMCkTVi+oiyZrCwu+598i9yw3Yh/zCUsT3Frr23ApKXBbtFFDd/P0DWk8ZOb/9
1w5p7e1uFEQMrKd/FgIpHyRFIKwx7r9pKNlZupEq2CmxsZTjonqcqhl67CClIGiUHcuxq5fiJ0uk
n/B6lliID8seiszHNQRerSxlwjZG0YvnrBzVr4USP8GwAdmVz3lHGTKJYLqCL5OeTJkepBX6GNYX
GFsO+4tbuQ+7f0SbbaYI7aVH4GAF/vrjXKHnKSlgjzw9z5LkK6Lad7ID9G+Sv2fzWnVILw3MsUrV
f0X3oJI3PLwjje6I14cPXRX8H61Ocqn90iuMdBb/GDmEVwGQpeONuaEdmQQyIEW1AbGaSb7FnHJL
JD5kSOgJyOLA3fncEE7jtZfKYHG+QarK0xmJtZuGUe8FVW4EFS4Zy5w+bUSJOb5E9MoIsE7u/I6Z
m1qK/g+krt/KCBUZP68i7OrdLVUu6jxWKWxsH/BTJmEnV77NxKVg6DTq+JpAAG60LtsPAkcemYqo
rAFsGljAi3YpDO3Kb1YudBi/L7UO0yHQUPSMgTa4WBs5NsFpUMJGHWlJ9c6UJFGAkNLBueCX8dQR
Nwk5KOo5UOnmCwD1wJCec5k0wUIZLuepPSC3CihID+oO773CwRMxE6yWi2XSQ2+Esc6eYoD7XKNm
zFmRwB2e6tg1S0LmASqUXlS5d8iCzzCF9VHYEMyxmgCKicfJU1vWRGaeIvujGIAQHSrZH7WAbL6k
qTWymCYeKoan4SgqvJZMDpkIOmqsuK51wlaMnuYBYLlF8oHVGglkNTS3XdhSpEV6jJWJ/rtsBw47
LvWqnHrckJZg9GQV8zocjPqQBat7AdsFA5xU1Y68A0iF7h/QyJ3xLnTXAfzBmJfpcs6vKvcrjxxc
WjtJqKw0RxUo2jppOzBRJ7k8swjLUYrKqwE+maAB89wNSPz4+4q0Qsl0PLf+7d92yMegBsQtdpxu
tD+byQJzmDpb/dy80HjiTT2KwxZTdmU/T1tTJJLRx9FDY6o/HpdSHGSFplyjIAlf4fgqTV35qKf+
S8dc9ysMSx9TAgbtUwjQCsdY5vx2tfn9chzhjL1Xp8YFvG2Yf/dojKBibawgiEalJqTf1OVV3rk1
tEFNkBZg5qGFoFjz4JDD1mOSomuE6R7oCXtwqUZga2aJUNKghYBnplsjZVo8vLgfNsJ/8HIWFFpw
a2A+1qQ209K+jN45ZGSLnzvkihlsqHCrp8pj9WyRMc7M6OP5otaOTsk8oLw/2qkQ7z1M7hf096GQ
eUW4wjNGkQdMCDVYRS0NZjAJeiaEl3jRsdBn7xoEKbzE1k0mE1KGBZ/pFi/drpug7IP2QJ0DO4Qq
75fZEfPKeLGZNuCyoVHqv9vtu7wiEXX6Jgv0hhhoE/8vwmlKfCfB2R4POUeCxxwoqS5PhDxt2aDZ
kMAM1mwvcE8YaiR1nXGJyLty5o9iNGeVo8i0UKkPCPcc19u7a/EDrc5RLmOx0X4EGXhlVb7woQM3
0XxwDO7fHvxu8m7xjzmHL6TsGXWgvXBci8G8e0nKtLE2ajjp/8dgKtjWgpRSJGuTmhMzGJLXR8He
VRMKhyfnAdNUKJ6s/pRRj898gfgbarBFOOpANR8O2u1Xdi3hOzAhZkciPgdOFOQ7CIhKn6TPuSTS
tOFIV/iMOelk7qWazpxe2RLHMRZvQTCap/fzkHO4Cup0OqwUasqun1JMkrKQpeQdB6sDeJiONBB4
xsuFJNBnMvmwyTPKeEVyLuG2DHdbStgnuTidxz0NNrrq9IaJNcexgTqcrvQli6/oKwIJQPChvdjA
fX6q7r/MBzQCjF8y6LcVLlneKio+8nPCraxNTwoVw1GT0MhqATQVWLgyP6tsOxr6ylTzBUEdDy27
LXQdkGIGB5J5CZ8Snk7yqiG1dmEEOrQ5si+lMhS7IjjVipLBufBoSPEJf+w0ZZCHQJxyet7887dE
K0fQLPwkbwj/daMAlVGu9Vgbh1K9BA7Q2e6BgXQIzdXv+CKPJrGGX2VeAG5qUfcDXCnrcbAoqk0r
uDoaihpZBlT37OS64DgH/ulXaUH10DB5DKxxthaB2e03W4kGw5uyuaBSPtJttcws47lYaB2wMz8s
m7xGDibp4KK2+plobFlwB1VaoaN2ipkhthjtIwyX/rReYwAChwpjnCkbrHhEB27XEPt6fLmjua2p
XItVILiROh8MQJytPUyG1DsjymvKYeNOOvbpgMVdI/n12b+fB7ivX16WpBIeCFE8QCuaEVxUsEJ2
djygqChLVzz3GU7oAuX01bI8kZClCOPPtZvF5vzpeItK7XoOZEByVQBaG/vGJv5LJJNsOSYDKrm2
fgC7N4uvMR8UcfXqLZrDPY3V27ms5R45oK4I/14LAVXjzYtT6bd+b1k7zmzG1BKdju72wjJmT9Nl
uIA9TLozuufrAgXMozTnRxyNid6FEfZLMSy0Pu5W2e3E7Jflcl08kdmOv/H9C6IyVZY9HOBebou9
KNrjhjITdYgfFbCCPM473/9y9CAyATEweqeM6r4kfscS2uHM5+Fs9e0mPfPnMIc6tz3QVDhYrALu
OP/rqtAHSk+xTjfpRGG0vX/i0bUZiR39qiNyDvj1tx8e7IFwGU0TTNvoX48kVgnMDhBWOIq+mnQ2
Jmih86vQRuR2WXgPK4ms9QsL/TW7FBJGcTdkcQDWHL0HFJSGBNF/IN++eWg6rLv1+F/+7UCtYnNs
GSZWWWiiYX0D0CMbSz/moZWsGcp6oqVXu8KUyRGOyBNrNgbNwxk++hHpTmveGmbnBW1KTPB+SwNx
JqOhSs0/ZYqI3aFzVdcypgpIjJB8+tiuM8OD3vxgH3Pk1WBfF1+AJg1iQzlT020AmANkusvYiswQ
EWzCzMNVEf6W0H4YrRUPmNtTF3yAgxFY9zvzNuf7OF4n/JkglzFMuRDatYvM8mHIv/YxVoBlYaHs
z9B1cULJ6BzfEI+a/Cj6R5GZIVcSY1abIzOxAonhlhkjrsMJv3VjPLaKM6ZQCilBPmvSjf0wbMWw
koHF1+CCdvghZ/j3g1LBH1Y/wbHzYhKK6c/dDThGpNxRCBs2DuKcic2rtNhKhodpt2ADPXmh+nsN
NgW8kOiNixDnCkrVqXHleYo2XvuavRMHG6Nqw53yQPuaQGUepvn4N0AOmUZvH33vP9CU3XyTUC5T
xTo0jlwIy76hdxNFhoznAG2ZKCFen53c69hA7Bhn5Ew59o7BcajQdgTG6F9IPdPamuxieVbYqa0v
GjP/zVTVJyvHGoZm0wbQn2La/yZrUDKGBLpTkt/wnjyQrd9NO3pRSYoFb+wT5DG1Gw3xutELHnTn
cP9uw/5Qj2019E1IT8Qw5+jgls/ADPKjqlK2TE2fLTde9A4jP6MaG4XWjqkQ+65MRcA5AMGzVQnv
VKlAheiXC92R1jTxFfVRCHVkOwMHY4GgZg2+6zqVqkDRLfmrMM0ZHCPYFwFYPMt3mspxAqUz7jQp
Cc1HeH8gcClEwaV8qrppKGviqzubrDwPL8XnFdU/SSWSveNJ2MpkBvk17bOdpsFiMZtX+zhuFErA
65O5Idep5o6HleBMJFkHWGbCwiUsj3P3d1TSDW4k2rFh0h8kO/j1V8xY0cGP/rwsnN5jLcnL3iCl
FTfVo1OGGA3AjywhYU0p3vnRMirez+bGwWhj4qEdrYE+ZEeqxTDvqT7pyqeOyRyKtfWbqDVdyoWo
rcGhYA8qmRVSVhkBKxSfiTrU4mUoxD8RKc4XbIKe6ZX4+N8Qik3F7I6UeMok9M+N2+HWabOCmong
hLCIFOzMtgIKnbuKjk0Rs/oNSdVKwA5N0QwIIWgcMzKN4kdzwrwzW0+gBfo7niLTwZyyLIMuiPnO
ESvG6HFQjYG+fCPngfX/9+FgpZHxXxsksfcAtDz1PTsjUOVhRG5hb5X4XC5b4nT9Mq2g3HX/1WTm
Hh3bTM+RUK8J8JZu/kiBo7S7VjBs2M8jmyKfbPwWB3+eSIzxtcpIibYykEEDX/3Fq4GXoASjIauw
MKZG1leDUVKORF7DsyR0xJQu7yWXEi+kQ+TjTMAWwceGoxrYVTd6u4DJWjfqAxd5hvP3M1iXHqm6
o7RCVS5DF4uN2EJD8CVsXeaKobrGYrDAit8vmomqK/PHXnSisYnh2g03giJk2rX63+B+sWpiAFEV
gaxYujBnBPiUWUB9rZoVPQ6EybJ0RIRlwFQXr/9KduL55ZMvZqj+cc0meXt8GRigJpUr+QOz5nAS
kQRneicCz9GDBEH63Ful6bbusCDcAT1tSZjAUV+14oV8Aj4xoiIxU2wo7wHscY9gjg2cCp0rYk3N
t5o4efDf0UKqtsQ/jhQLouOK24iu3zMgEz1RFdkBk2CfNOGQdoMH33CTMifCSxIs1RRbNURW1yFA
a5IkdAofESze+U8NUzssWj2NEtf0IwqKjIz1WvHp28nSU6+bTBH3cjx8KmCxdPTPzZyz8N7joYX6
aCK5j4PYgSBjBpQjTH5UcxjshkX50EmbM3UsapJXu2x61EExYzuC9GIRbCNrrAIveJH8WBVaPjt/
Wnup0j8/eC8CvqckbRNKDQttIYrbAdBR3Q0IpYvYheM1mLhcGLUFgJPeTF5EMsaaqe6vTOpcZSAd
POLgVicEmgGRcvJJz/QnHUBg0QYK44mBAxJOvDyX8F+h+XxSN/jJjkqmpHF+mfq7Kye7NW9op5Yp
t+5sdyaHu4kwiqHRerZo3nWlZqyww9REV3DHS3SYow5grAbTwKbyRYnuMVqKJ/2rVctkFMODQSdc
/DfnzHdt1ceqVRGz5gtbBhgmr8hYdz60TtH7vR2qNLEtCO3AvuqUdkmy4FsPh4XQyL/7Y6SdY4zL
gxP8vvDmlh205PilVdj0D0e7S8asSFdxhpADZtzU9OV4Ngrgcm5FMJniUEYSdJmXHVzAF8NKnchT
JwfaWo+HhXjX3l+DrBiosmhthbd0918FgCQ4Yi9yva0gyOGH9JiwtWIPdKSHbvWXn+stWTdI2VKM
EurFLwhriBs4OWhi4a6ygDXFkF/g8IjkqXXaH8HUVj+R6UdK0HAGS/elLMWYvBGVtA7HDpU/dyV6
93TJ4IafsDAof487H6KDKgLC54oTbtUDMZ6i+p9lEl8WXapoclA8Yks6Z/SiPPyAXAiJsVWajGwb
wWIPVwgHCYzs7LmBDYCa77Ne+vNakNd/+ALCjdXUwMBngGKQ15GAb9glCnT6FxLtBFwMiyDA+YF9
cj6jJyEGWeKA5cXkZvXqfk37lqoeX5xs+3l3OV9xfZTSkVdUvUyLpKmqUALKs09MhvkTkMOef/N4
WncM0csPe8sIBNfEm2LX81allRyEBrIkbaEWNEobnW2yMMVwzalHlnCjz4xPfO3Yl1q2R951G1cb
yvyL1A9n4UDhOP9q+wDaBQr4qSgqmXhU7N1Jm8g8SHK2g9mrrzH9lImHwCTjxbNEJhvfnYjlnPnK
a9D6S8RAh2xIy5D+AWTN64FtaYvus5if52Xlws+/+Bl5KzvGhmCpdUyX8+nJGhavzpwzmtCo5XRo
QbcHJeqEUAqzK48stnHsBqChMAV/aNFxbhLgNw31owiAUcxpYSmdlCV8LT0xHoz+ecYxQ/G5lI8U
YpePGtzw0Z06QKdH+r3NY4thdqmpB00wDJ/90vkElr06F8d8SOOCVZjzzMHZzIVuvdqb6kJs4XiO
SNv0khdrkzRPHFrnPXsj08X3pnYizFpt7up00lH1VwAnU7TIjne3xmR0/t5HvkEC6k6ytQaVOjA7
KbJqu7LVConkUYZg0wDJu+4X1DNXypqdbjcxL5wzmaeeAsfnj7OtrUpsLRd//gzInzxVPjubjvkj
IF+CzTFV82RImKnQ4sVWFx9hHuUvJLhVpwhu7aby92yHfaF8xrXdvzi8F8wSsJ3k3TSM7vKBItti
andrRGCOVV4RdAv8HJ0YiUx2//k5iFFueOLSQL7lvhGy4uHG8AZA1usDSvIKO9ViQ+C47C7r65xm
KD80f/uRZrvzUhCqicOVHkr1LY6FHJmq+xdLq3/9WOGxTJ78xJHJiCLCQD641QesLjn09uQdfzd4
+Np9oF1p5F/h4Br5Ov2Y+qcsXhVZhHrjozpXR7ZEXY0JCda9/zJjwkZo7tIMOsDGsdEviBov4Zuv
UCm50HM2w/pZxosObrIJEc4vMQQU2+T5CSOLxzoWKesfm9OKGooanryB2EpJyUOmfD5gFV7sgUn1
Hl1Ttcc2uImFn3O2FGgJ/oBKd+S0Zfc4ffgDknsf9K4PSgWVmdHCu5yqnXWFGcYLpYLhtwGq1RK2
Xh25YbsoqypI2ooPvsDz/Afp9oegmslHFnMbGBhfb5ZO61WgCIioblXL2Wz+D1SgDSf+jyLdiB38
bGXAfPCVhb/Fo9W6vMufZzCLfMbe8rYiKlBIkl3cRB0MZ+LVCLkW511PE6t8Z80fR2M4MgbG7ylC
0F87rKhOOsT4yOvZxH/1pwfteuzxwdx9PH50/71Yc8yFh+hQPYmMb7EtpwcA32bYW68833efnHTW
W3WjVbFOQFJ80w8pea+q4WPZRn3Si9OT6xjwsPjdApI7wGO1tnjEOjPSAqVakJotnwFLB7TMd03E
CclpXeB3QLDszj75L0sjWjJJktzimZbJHjnSmfTcPr/F0uMl5euuFZ1gOX26GgiL6VE/jXvGEwHW
iAe/T7tozcBesGsJz3carg1qpPYxaEJ3v874Fo8pdDgU7Okz1+3FTpbq/hIOaaUe96cd8vms6Z2Q
2ucd6KZsq3oy/RvUuBA9KSiGNniouGnZ9WssaG/+yg1mqxMQLqM2phKph0v00eKGFriJg7NNBPUT
tXyqP3ACXCvXo+Rf2QLRy3NKcP36VN09CelARvNfc7AvpDkPSZZx5mbpw8JEKQmgRUB4uTuCz3E/
iiS55TUO2RWEtdgSx2GvHTcp/paWvLPdokm47lPrfC/R1kMHEI1Px/bu/XX6eZeXXN8ZRWZgafc5
2fazwI1AiDrmlTxEnNYxKd/+4k9ttWapVF6kMlDUMTiCIVeV1DvVlJ6JzKwuCwmUtGR63oU92ITX
wQlsVi2Pf81mB+s0TV1bMmxTwbzpuU2ZzvSvSmHNPgiqB+QcGpJEtYJ7RN/XTB6uyNfHpiNRPoUX
sjFfaoKzp3hu0qa0B8SxKjjSgJU/l3DDh2HyOs4wwYOowVRC4i1hCQCVUQfSFPrn3Aryb1ICXt8J
lATu3NvoKitLuvU/N8OtOqTtsRERb81iPSWopQDdLcDSw5Z1+WDAsYUJmDF7F+xOUo5HCO+Ix4v2
AZjQZek//w1/lTgwYscELZg42eqLo6deDNu375An9YDSeN2JmXcXMe8gyiaKNnBhPmUC2aSf3eu7
qzzMU50KvEHisejlMmc9ogKequxyQbNwLHSkS/RNELsBZ/JutUXt48ySE3smTjliN91gSo8GYEjN
nGQLANI1jw0z6ofFHqV29742KDS7P+qErPe99jnxwTdQlAcnC7musg2zdhRjqo5BAGguSQZKnNIj
6wme3YA2bQJzSMIJC7S8V71hlGpSK289Kps7l+pEQfA4LDJGzBiqLE5FJrfAJ+sCiOwBZG15gzLk
45EitcTyMTgoVg5Kw4Vgb2LrIWW1aEkpi9VT08p6gXr5qC6IM9jYbq2LMK1tH36sJFGt12iyRinn
XARNbAMm12XUVoUv8TmKRf/zhE9lImRePX1Ktl3SOZEd0l19Ljqn+jzAlM9t9Z7Tk4ORpazXPUB5
VKdhP9I9ugjV1uq+jQJzdpH8JroUieywr6GowjijFyFT6Yb6qhAI9I3A4qDcvK9uu9mfhmCxQ9PV
FvqDGlyaBKzQqE2gwQ8FRd4ybu2fHOMsNWmXna5dLbpEnzNXyImNrA2ZfTDnAFZdM/21uQjOpaFi
dSY3gx8FZ4TVlhGXObXOaB+sqwtBKG1oyWcXRFhN2zsQpnMCEiA0hCTCRVgk5BRf8tSX5M0hVMjf
0BlqgHj4ngiReZ1SSVRJ39j7SAXSdWyJWwmDzn+hSp9uIZ85QEzPcTJce28ZIfn6blsW0b3o7jHg
4abkGdcjxIEYSsiaadeHehYpACLwlwlfsigbHIhxdhnVse7kSYELDI+v68Cynr00XaoKJuMOkWXE
0Zges7SfgCUpbCWh99gYgGD+oXFiMfcCM4PG5AhShHLzOaoamkObVbQe9swL1Ns0rVAIdf9wUNis
21WnlV4cWBPDFdrfXnwGSPVrxB9Dc5kX0rtV4liZn9It/AGyvCLuZZfqdIgbuJsVGcKLWBuMRYjD
sbcFKp2EuL9RSqc0MJoTChtU1kBlVCjutbjYa1SB98gJUNJnjAcu5eJaiiOoKYVYb6tG1Lc4mIfA
uaGzU5cKWqimjognzPID904cKw2ElQJMMp9BsPbqwH18mbkUe6Ph6k5NwDXG08+SUGytn/Dz2+jD
pJwBYW934YHTOA4l/cmkYM1zQgWIyxYQOUFsgkEdNnh9WJBhVPn3PN+xusBg8/dsjYS18HZ9Itvs
/FnntkFxD2MGTzxgiKsE8OCXXb1nVnAjYwLAUISuR1ocPJU5kGTWTCcXWRIzDgzoRimNJ/aVIgxF
0H03MHLddraN+wqW7l9kfmnn2/77uNjNQxgv/zKF4vdusJzj5vl6mWeoj7y8AlurBLujzwBeaBfS
K9MFU+6tzDBJzb3beKzI9CRTXf1MOyyXUrdcw82et6fRt1EMrMeWPbG5MBCdna4XlaAwHcap+sEo
6H8e7Q9O3GXEUIO4KG16m2qaTGmy+aDS3OomCSfu2cOgBeKCawqVTwONK8pSRtxb1Gdd3kQp+IEB
KEdwciAIBIC4AngcKMyD1f0qD1HkJGCziTIjYaWxd/kpnMZvfVSNpBBE2XfVX/9hIyGf6PeqrPoK
XY2CvMCncloosFlsS0fTFISXAJ/cvdDxqpIVcgXzDRpLzi6tHCAEG6qs03oBiHD2zbGyzPN7MlJE
Vt22ELX0fZpVwfXgpADgXfq4DXoAyvCksQMYMsBp3ni6lggKRa2t6MKrourafqOrdg08Yl7XgMc1
Ywc8ZYynXFkY2NprthWj6Eoh6KuU6QdjtZRt5bT55bsGbES7ge91b1/0AlVhzNGapnqG0gZUEEfA
Yo1oAipsZEKHjuTGpBmvtl9ka+3brwDDCKpzDVAJf+vRMdFXnwfyb/J2lpW+2wj98vHc8KrNZpyE
nTVhdPtN/w3nj3C5l/epC+MTsJ4jAQjLUNwprHepybIxtsHNmlNMNeLfn/N475UZ5EXitGYJqASj
drbZa1sjHjpq42G4v8cggaDQRf0IElPqfMrhwFq4Zz3Esp5K78QinMS52sIekI0BR9hdzzCAo+W6
XSTk+xa4JcPKlbDvvV8NCzZ+yNZq+8sNGRjCNSVpu4msLsGRfm2z1ZvPCoaftViKBBwrvBVTsOHR
67MzjlLXZSbFM5xgpLiA9YsIMonD3J1DL3DGmzA1qE3EvYib2kAK6DPeP5Rty3EFUp5+Tt0HwYIu
TDP63wYL4ZTdsv9/v+RDmW5r18W4HqnEChwZANhbz07yftsp9+uJH0XCnKSbes1/gfYX1CLffKAr
KK5bNfHLaUUMFzhzcXp3sx8QOyglQVyCIFvNjrTcSQuvZjSe+x5wA2dl4T87V/PwG0asICv2XIjM
b4NPnZoyTnlvYBhRsVc8RLZ1ffC4ZFpfiGrMaBXiJPXwDwW8msjVz5tFmVlaoxC+ymmG9YR1IS6S
0dDZHNzsOmeb0APe++m9WOgWBpOOYbzxg+7ZaeD814Yw/2dmutSaXhS+/LkRVBLrMHnMd3N/D+tJ
v0j8DKylPUliIRMp2KwUSqbvOtSbvQVvd2qbNySmEwAXWAynygMjbi2sSEsLEA0H4/JEApP+pQWE
2YFv0WKVPmMCAbUqFSxor0HXldrpZJb/sD0wr0hGIQOobAtk2rKgA2kQuq2mk/m74j6i8ojcf3Qz
g6+Ia3gINWvux1TbfWstW2YSh3aDOmvBk+V9h8N5h/ZH7hk2EjHwu7bO+vzMbvKBhJ0G4uDC4Uyj
daLGdVfRTvqbyXd4doq+XLOdMQza2Fq3hJvIdCgxorCMEiAMAht5E3MXegr2YEEQUhqB2phPgFbS
aFTNFp54kFP0I/587sjkIXQIuK2ag5rKwMyEKPcDY9lO/pKtZAjystqw6jdDUd0sYLp0H4ZdExUU
FY5T4c79Vpcy90F2OH2HL21Ge4Z07E1dbUWh8m0fhLyZTFXHmfLH98+SxxJpI53zdNc7H8rKNcR2
ZTiZfiejwKjuqpusR4CVjvIQhizOlje/y55eSuuLbGuajX6SQc6kuWfEOPJRhZeN2S8f0w0WJaFa
4fMc9WNEdZtoAD2M7IeIfFJRxqDkSCL+Kky15zrQJvheAa/NRwxQekfp5sc4tGqzEvkc47voNHiQ
DcTfYIBu/z7TCIr0gGCUS2+D2+b2E1/PCudHl/fLw1HyzlMBg1sYRALN7sv9IVoWULusG8d7IpLD
m0P+jtK/xYh+hquwQ6KoCXByGARVMs5/4ZAJR24q7QKz98NAqmZVc3lIfL6EO3h7p6dw0WU/r2pp
zbbwM6Cwo56uoS//scwgoJH+53XJKDtIr5VA750crRLi6ZjyiXvLNIrMlOEtMIJjmMyfdvQ/ybRu
X3aJWYjtUrEtEaKcwMJgluYib79sSmd6i16hbEvuULeiYEAGIIvFx/bLnYHzGq8R7SoqEy47XkJL
frOvr8bw7XmHTe1KO+uMvrDMFPrk3oazdaVceQVDcPaSR3zf9gRSbJ30mvOZn2kuRKiu1wtXogvW
7jm8B3hvIWlul/GyHFAzelXyRnxeGz/XdVZvQpUWYLwmdcO/pBSZQqZH1oj6T0mGgplneN1CJLMP
VsK32Bo2KjIhKhzKI7GbPaGClE/z6IZOokwQg5jL7l7XNStTyrMho+5/jbGLW3khAmyt4ylo99Uo
ZTyg7rYUqwNoKGSFV1fBVfd8Gs63UGmNBq2HNpyGIIvl1VBK4CAVonpLjLZ/kPCnU6k6/Q1LresF
IBmKMiDjx9qgGpj+FBfLrUycxm19CwRplrinHH5NQJD3KePgGOvDespMN2O8UR21xokGG5AEtMW8
LKyYR877cbDVgaURW7W09HCz/OsTFk45U4BUwczuP2eHrBWCSd5b0RYzLpEcPdj99FwNaXVEH8Dz
pQfpXg50fugN9qEiEdHrHj9i++j02WsTTGxab5Kf241sS+UPWn0YO+vjQ2sWHLnR7UBh5lNs4BX2
TtQSre9R0uPGMJGK6CdUMcZlIYNkVBhTPhaiidmW0lrhZD6W79ZYKe4SVdABUS3DCG0gZr+kBc9S
uUxgR/y6rT26KiHy7TPul02mYE7CdmyytSvxA87alESv5RGkVz1oNJIUPqllXk3BY9KLSMAT8j7u
1LX+36M0As+X/ZkGAPCXqbI06RPzqPuEAq+nlVfcJ8OksyvDT7a/Ze7S6buZoSUSg9SzFdd4OON1
MWmsircd8oiLyn92HJpjbbPMB8gB9kJhluL3plz4EAMJHNvwvtazG32IxK7fOMWWnazL3CADjQbK
LGjJ6qb3wP9ixD0SYDEYHxtP92YpgMPTj2lgH3Ba4i0FKqW9ixnWEJG+3xYZU3fFNTJ3LhXt4hG5
By/2yES5wyDnqJ8vNClFacKpxs7ICs5zh+pZcW09aYDoGJKLY5FZe2Wd//AdKxCJSug4IR8UoL2S
ELCaG4pKieL2jau2Joz1EdS3VnhMJVhOU8QTqsnT+5ei6WS4iDAYi+SSLAGw8CPmZjh510j3X59W
ZZSyFJrYwdxd7mtHitaB1IE/qk69NU8kvk1rnVB2vF16k3lLHDNrcR7ksUuMRXZyWONwEm42KYbZ
R7dwf7gCTMeLQL9v9scNqdMCm/BVGtAGpFjKZfapJ8ZExJ7YBn2yrivalmgwvJZaVcKrWB7u+QPa
x4MbcjHA7tFPZLaiBYpMc8CMxp6jmgd9XNGGiATlCtfNNRu5MFowG9I6rJhhzZNQlJlkHkXzYKla
7v44r+nDfRVaCNBV6w7Kig7+beSMCnT0nP4LJqFWKO+tK2FUJnNIvRH3m+TY9U/OOl8YQWX4OeXc
Mfsgnw9qWUA/mfk4Z02SlciPtEEYjett8H/3DUYM5GxjbjAFpMvIa1QTcnVEynq78harWTa2UQgs
8CnSIPZwXXfu4XenC4SWke/dNXob3Fz0azIWkG/xhJtF+Wqw/vcvyViGPKC9ioev1UG5vwjdETiD
M8mEFisYlnR8bXf0vncODoFlz6oBczAi7Ua4xEl+6tQs/cWG0LPCg4HZBNO5KxevL5U2EVWLvhWy
tObMoSgQApD2esrCz6Ns4FCexgWAd/iruuZoRrpa3vhQNmWaPs+H0/qBs2IHVtD30oRpvmCBOV0G
PlLs+cRbKam5Ih7CYCKaRE+CUmZIAyEFeqDN6x107qkUip95KxSaxMMNzLnHLgFIS4V+cjl4+Hnb
UBR/zhPdxe46XINSNSQMdT+eyjSafAUQCa/1NzaYE/LB4Oha/aDGhuAHXBNirnl9L52LOp5KdDtP
x6igEKrs1jHWR6ejZcq0So0ci+UgkbQfbzP7iQQKgRTmO2b7AoG9QjCjdloQ/tp6vdDyWW/B2SxO
oD8rxj6z//BunsUwJ/MGOLvSLewbg4VXDk93Zne+xXL4lidPuxdHl3PhKYTBU3ax1D4rXDvpyQsW
hkRJMsCaF60Ggmeob7q4n0bw1h58iX6pQOby0oRri8iGcBW20RnX1heu5vtcDkwgcFpry3P54viF
lMPMvfbmQWoTG0+ePVAbx97n1XDUiRyPH5Bjtim0qVf3ACtfkAXYD2X8jnRtB6F9zoINbq57WxI7
cuegyv1oT/2KmCXxxqmx+X6Td+XpuSe029Hw+aNQJQA3M0JB8evVYQIMGdldqx0qMom3lB3EFl+Q
PqJfeYLoPQZqC1bTjtuV7h7DxxVe72kBprCXCZQVCNvmlLCJnSF92syJRo5dFStoqbrABaVAnSEM
NikSG48JDUg8Pt358xI0OwgJVee8TCPNe2KU813KErPFjePyouPRIBgPH4Rt8JnNrjHullVqGhb1
BEzzQNmWxJb1t+bRc8CJnWb51QFjoqBEyk2pxSI8anG/3avvoFMOruhQqXGPTxm/aDK/aTe3oA55
bzgSdxV/RtQVzxirgbLsviEwVqU9gZLKbg6g88qkULRPAnuGvTIulx95+cQBIZ/cKxdDtMeoK0aj
Pnn3OAi9Gqe2k2hf26AoLjDe1c25UfGNAmQlE9Y0u4+fGTFbmjkY5sxJwUpzLeO9pQ8e43SflDqV
+GYg3M4son8RSk1xnJqF3zl77doDv43CVfuLlSV9+NKRuvglu2VErqTF+qwArsma7slCBDSaW/sL
0jyBn9HIJ3tIr2OE7jHBiZpgJfUmpyqdiqCl2zvJ0SXpLk29z9SFpoioUXM3F8xJTZqStNhsTX8j
eFYlQdjG2qWFrG70v70PcfsG2g7Get+lzYg64wqKOE3x2SMdUTFw6TO5zQK+MggZ38+bmqjFX0Oa
37XJHEyGZi99HU037RwGgQeEFuBephwbkVjdRvySkml0DKepm2AO1k2fM4O35wRsE/QoccmEDpoQ
4WaW6MH1a1f5c4XmcETQYnmJP69AAzxBoA9FMW4eyxlxQeQttkxoSaOdkrG6VVHxn403O5gP5QWw
4YNvPknbJjuVnVk9OmbBQk3Y1Rzta3kVQ8rG+wsh4CuwvotuhvuC3UuqhNJcXwBGl4T0K11+C9eM
ymUx6GTvJcWNS4LfHakgeBCZvKA2CXp1+sbXime3ixtqDzS3BQ9wDz83qMQnJ2EYHcooOUnxe9c1
cdxJZ6Nvg+ynbMbVOiD+HgmrL0d1PZKGLzsKZNLmhyupNg568ZXGn0OeDIfVFJylX8C6+stR65x1
GuDG0DUx6fQUVL2Kjcamkf6/xyNyjDzW8rOMc/FYzgS30U1BqHIc2ND6IeLYOw2nj+vQB3dv8JAf
5pby3erLWPwEPZRTB+Kts5ZFh5jmBh1rVdPucO7l8xUwDy213yaYMeHUGS83YLS/6OjwFqfAAd7+
AZqPwalau99MxZd3eO4azoLOQNmnlh8gTk+XlBDoApGD+9sKXxWmmV+U0/C1/o2XwdfQPPBU+hZ8
+SlGBuC2SNCfzddvy2uWa80XEGB2gS7rZwP+NK3RL9OQ/qImF5uSHuTnNqTcn9TduaH4S85ZP164
67XtcLUCnezRjcTdqafpRC6lb7QsYdXHtQpqRafmNHYIY8ka45DuM6Yr1OoWOnSEzQBi5u9zvx64
uiRVPRC1Kr/a3pQHRrcPqV0F8wPW5jhfmxD+Pbs++3fnIEOGyrtWUm9N+3R0L3aO9/kmXhf5cCTd
SU8QMSTIg+sHEJUFHOhGU5XC/f2EHrpEarBa+0fM/FFEeAcQAzGj9m+b78J1yYxhBJFCiqGKY5ah
p8k+qqE3whhW1uEL/nNPcFmBGjheO29JnNepnm4P21ZjqCbBvV1t5N7aFHT04acvxhnLijO04Vma
/Vt1F4eJvrnaqu40/2TLAjiO/Yviuw9LhN9XpMMzjVpr/u8qOgGsBPKayCX7uCVCqkV+p5pyiI8w
Ty95cKSfOWyACmF3sKpCbPhRZlUCbrpdIM1eAcU4iOlyjfjAec/Mf+uPu3c9P0vlsr755+ZCSH8J
GccaVu5FYnvLOshuy63SGHgC69MpE6X95A4tSiOfwRpKasXGGMBp3U4ecUFRLz6Dx7nVUc4jUDWO
nzO6Upgt+kQqRYF1g5sO0A2ZTlCSSWM0jhyOiTd109IhfM+y4OjLvmgZk0Th26KjO+sK1OV2o3FM
RhtEmLUAd+mzOM9sT+CIKGL3lOBalidhEBpeE3bdPbLsRhR/+RxBpJ1mKzgBMFTDQZTg9YUxJA/M
gsCQHGt5Td3ta/23cncn6EATdKWZcOjKHPcmNPHWONWukqq6D8F0HGM0zALNXkTyT1pQkJ4d32jU
TunQAgTsBB3/jhw0BdzQRc//txIrHfwnOn+YT+QgQNPFb58N4I5SnsH8i8ToegIWvz9MuAJUw4yr
7jwh0Gk9dY6cHt612DG85b2y3fq8q4RKDU2NA1lTj73EdGaYBWkIKCzGQ+DxUgMw1BPsnlUddE1S
cNLXOthqbc8f/wguoVnLBxDzHjmPWYI5AQdtgLuOcfAL/j7JtMp962DjtA0+//ns4xdnVC96zdpH
vUb31gUVrujc/OMgvUZ8FIktrutMgSTyXXNF3jM27Gk8lc9bmxNSP0JJS7uSoM7XYtegrHtThTRk
FPXap4H5iKvTu0j+zDJsCcd5H20GYqzc6At3BPAUGoiQhJfTlBg12KoqdqHunkQD2Vz3pe++5YhZ
eIYOFvx7ishQcx+jBQs4RSV0AiSbIdwdfpTya6ScOXxnJjqEbH/O7xosfR8wtzHfmcbLUQSfUTbC
O9WSK4QSsjoaxJ5HyzKHoH2D8fPX+ugekEyWPAP5c15nDukJvr4sWSsHf3gxmG9XnnAOhGfF9nM8
t6Y6zYdoN3aULJpwZ4P4KBSUN6hzr5+KoSc3jyotRDFioC43qWY5eVVh4+UGUVvK/qs1EvE0ks4v
uBQVSTpq1EC7j5yjHODfVxmHnENnua/fXy7j/Shw4ydcr7K2vyw48jBIXBq6JPSJHyzfQ4djWvzJ
KGNaGMoUWxUCSbT4MQ6QRJgENAz0Dj/bgG/HN8ik3f6D/jieAJro4jvsfgAkIgpmspqe4ZXdWjlr
uacPIdkId5W+aDamdgsCUBaqULUB5tlfQ2audX+BeaKTNbRiq4YPFqcV5q7zgUoi6EREsXrp4w5d
AwuiojqGNBM+DjP9jnBjolkFhH207xx8/OB1vLaPiyMczyhQ+21JQHJKgWM++d114p1zZLB5T7iO
OfvJPJXjjMssZjSP3bP64jkER3QVevHHj74TOk08psPDSUaXSP5r6dlIrah9Q2uWsFk8vrx1iWjV
S6LEkZnNmY/9Ik62mGe3dx7wodMZcKAPIMuYefsGLmGC9NdDUhP/ETC1Li/l8Z0H7fqRu0s+N6bH
ykPGpwnN8QAR6rEiH66R/bbedloUvrVbWKb/19eqq+mgPhnCAtMr3YgslN7lWI8/oCZO1KNX7z3X
zYCu8ysdMuXrDRQcAyx7hNHfPLnqcTd5/43Y3bwdi2MK1Jrk9k5s8eShJaAgbBr0H8frc0PsfSHT
IngpDBK2tovtMJplo+eYS5SJPP047AyO1Pa8//nhbLB5YNG88hVbe+3MN/9NPiGKwKTt78jtOlNJ
4eJnQ0sa+wufs+UJK5M8QsdGK5d/DAhbRfuzd1oLKF7ICmOUJBga6Ned5eO0+ePy+zB2pSAxRxZs
LBZsIFFOvxHKbi45ZzW+SyMIEF642Mjk6qf9hc3CaPIsGJ/u3eddzwS2/eQG4HyVnjQmGQHKi1Bt
54I1MXEMoVljK4GCRDCHQ0N1J2mRph+Al+K2bZbLFXNuWyzDC7p4EuhNr2B6ZFd9rBs/EC/viSpI
A8xrDJojX7WYOdlQc7htCkvqasPizt7ZaNaMsrxvPD4GfkpS2MpGCOLfjmIvojrW2sfMOh+VejCK
Lmw95COqVMirzI7uet/P1Zgf4yK/SHSY5Ph3oy66ODGAntFP/Y1A72aJGC0oJItQ0MbginBXrV46
bnC1RtCMQfyAbw2Cp5tDiJDdkLl1pfn45d8N82bPEiXylcfDFLX5e1uH6+CROW4NJPrK7NG7HpTh
Vj/oaCxQRErx6ZLIvXViI1pFv/ilqvbnAfUPYsiIT0vjQnsVfhgd1XKTQe0YRK/mK1pu1gRWUZso
OrT5S0bz7JKeiCB32q2RZnFD0jV4XPOu0HP8wF5A/CDNyJ1yY8CcazaTEROEfgZ5oWiQOheiTQMC
ctsgR8d4kZhQ5Yo0gyGb61HdQfU0XFLWdslg35+XHZAk/FPM5iIiiNARMPOXaNkdTAB+i74XDJsn
aOJs14wrs+POSRyRc0sDIyRU9qK013uT3SPsdxFW8mN9rzbdDNJMh5QboRRVytMFU0XsAAqJoeaK
kv0+dktzzppzEhQ4nvQh9DCc82QzLvOJlgfw4IBrN4oi0Nes27/GuXKPan+uNd12XrmTZAcbS0F0
pt+MjZHgUKlMd9yqxR0CtRqW8x2kmK1KrGbKfCgrbzs/T+r3RM98X4vuybLO45QxmAxM/iQ/LGrX
hGPggQxG/lLgmTSAiHc6NcMUHDUDq/OocyJsn2z8m6naJFzoEN8fIZ+qKKw7eAG8rrP3Mbaj8h7K
sUCNeaARxTYEpva0xoVgs+XEG2zpOfbXvuNWgIJziM1FCoV3Qpp4jqaFtaLgCkT4DzzrDYjC6iQy
B8FDIAapGYQeUJ2h6eTuA3b/m9Kc1O3eXQVy2RodwhD/JVMGeqKZk6By0po9vcY5F99Irkz9OUJX
TBZE2v1qtY8ELXI/9fwEsEbDuA5Y8JrV3a1E0UZpep/jQQi7ZZYTOWyWOKb/onYLGXky7D60lq8r
DX/BL+Fpv0z42x32IbnrcR9yDIKGeOOYSahQb3ev/Edoegl/EwrpGHjoWNiSmWWBw8aoIcp/e9mZ
XYeg0gbdDPTgLp2UqzaIYIvOkqp+m72kF/2P2eZqM7JtuHe6fWR4GuO4MZFrsmsSqV36WBjJnyp5
pFgiCm+wZnAbq0DSLLwDbTq4yHocKjaGwWsQh9UxrOA1i77/dsD+iOjWq829b+Kqh0+/fFHPVwBY
cO0eW0SdzAndLiMwto81DbGlpkm4Fy3pSrHUmscJGbmXmgQ7gRV2MfXbYooyvwokkcFlBknLgJWb
ewYTfj8y16L1UMqindgq3kyyerBV3+cuidi2t1iUjcRH1zbyb8+M3bePe8Yip24MHMsRerx2SVFz
BgA1cUtnHiXGGn6jphYrpWTY2Ksju6AFvTghn/7Xkh6ekdumm4sYpXF9tScvjYqCxNcFlF18as+i
sEe+eCdhqRPolQNsLt17BSyH889X1EGublCfSy67TQlfmBqlI4rVfS8FbEBXFXAC9Vk7pqH9GtM+
EZYbDsksrHli+lbqqKS1hL1oIPsyD9AylqMI7QbeXL02qf4GtDeFrgMrg9VX4Drk+QSFu5ZLn+Nh
nxllXrAfIe5Cp36MtFoFDt253RiUrr2EhSCN1a55G1SM6DQYXAwt4Yru3l1C4InMo0E6I2RWkYD8
+Khcdd95yTI3ssad0gLtEjCahOsHhHvfewVd9N5Ar+WN/PqNY+jyV3/Rl16LGB85DncWJzhZjIak
p9jxEKuKpVLchCFaTFbEL5vVQcV7OjRMEkdpVHcI8EjKFd5byfbYvMf15bUR9ge75oSJnjvkqpO+
Qg/8woFALzzqM/LHL8N4l/1BFixj0EuKrkc/HiJeoGOfd3SohMMFFq3bHiP38yzSVg9DtlEyK7D5
H/b9EK+ribqd8jLktRkXDDuieab4J6L8xHYrbai9oJCGYktfd2er5VYTDQFW1MiJ2vPdQRbMBZGE
wnZ3LojOz9wzXspRbZ9vy3HypS4KJZkqyBnu9g11G3tUftqWXZBTOhN5rV4/WTG5oOeALK+iVkQZ
3ZyYp8huqtK7Gs9T9fF6tXMgaoKv51e+uOWxwQDODXeaTOlvXTgAj9Zgya+ZKo8a7hVrvh+V2Fh3
H7ZJsxHjxOeGvq43ypuq38lniUTfizJyQGtBvhDwl4/ClqYhDJMEW2TZTBrjyhOfrQOd0DjsbBpj
CuBZtoYiTPnmfs2XB5Fno4emXPb5Iyibje19qkdUjJqwodj3M/pQAHjtQEhqzSyM/MRHqX8pO1LH
eYzvJOGvaRenoqOgXV4JiGvgEF7mYqrHax3i3pewKNCTPAMPMfyDhtqulcLAzPEG4YM42yRw7LkP
VUbdBlQ4NzoO00zF61Lb7cs1Aq39dhx4GSb4CeNjAX9sLTDZ8452foz4/qCvdY+JmoupJo4E9oTH
8ufvdtZ+UZtskoSGfs7lpXsxS3VNSt0vAVrl5MQTdsKrzi3hW15UJVJJVk+Zs3FbUN+4+JO20OrA
xvthdki8A9ehkjcsOWYOeCqUHi9sOqsi1cjEYrEw08I4TXZVibPuvkgCxAY0pte6AfbNkcXs3omp
12trIsiE3jXeh44soOzA4rdyA6dFPopB4EsodbvhpZ7fX0MacIXTm1jUb6kL54h202vSTcVwkH89
xmIcwdxqwhSAk1N3KQt7RoFK4AF0B2pbNvW2Z3dikdEZ33B/SoKHT5c1CBFOtcBpCGjIFNfxudmQ
UnHmCYFKi6C5u6ZmQlyWUMZIK3siAFwrN++qPwpMt/zHbHzqO5OLu7rIWEdTtSx+NAIoPJEmD7g9
2+5khm/pKRUK5zjFoeMRvPC9EocxM7jk/bLYRBYfHFPGR86Ra7zRiAd4ujOwlkcFIUCRmuuAceko
BC/IG3FFHNNTfAkNsTJN26VvYwPHS4ER0mzOJBmWfthCvri9u3breS4x7mkaMdqEbr4VgsB3V2v3
THo6AEqUsUuJT4GA6CEuSveEeZAni8ZayFCJu+hUNdMROg7oxupZSM4+AVFGGINb3AX+61ZhSkrD
tkkcjLBk0538xR6cWTK7NHaGiqUpiQ7povHBLBgBcy9FVVBrVSb6STdvFJLH15v7tHA7pBpswejF
XcrOrWafh2x6OCrHhvrYiOk6yUGZCb2RkKacCRR3+8tXAojXXuaFRYvSh6cJnVXxWuurEcz7frCB
zstMDecN8yu5UvgzcziqcWlgmPoqx+ZETh3e4IH8Pt066pzCvpbVsVlIzzOZkJ2F4e8GiPd06jXV
xEC2HpIEMUTb1nRqAZ4mVMupxgBy0tiTVcW3TXNdGYUG0xd2g669DDLCIbeZIdx8lyWblmma64R7
jiD2XNmtyKj0MwHJQf7jijVxZ+Y5irhuSUchnOqWsyOvrsBcxI0GMsdnPZzn4NZFDRDDuk3hmOg1
d0qibZJceo5Gxw/CrDcvXYqbOeNsnaeRhqRHfCZvmeQ1+DFKYvQCvKTv867G8aZmASKpQFbwqIDM
H88MH6bylM1i7Oy6TI5iixNfXUPNZPv48t1pXpmd6c48bogmYZX0T3/BRmEGE8ssXPpiFPTIpXwG
Gcaa9l0x4QgBq1DnQLMQx8+8fxOzxTdrtqYRxS/sB/cbNL8sCvCsgb64bTyZD/op3pW+JtJhWJ14
vXsxGjiGwyOjlxp58hRnrhQnqfP2MChce9UnJgncAq6MLs6NsaqJTLVwHHuZXwCQnS2NGI6CCFhb
K3PJf+DTuzXJT7Dsz7U4jd+IqHVt7aScYF98IuBhnLvGHGSXCFc9Ule8adoS6hO3+DqAmEUohiTm
C0vyHsYypWNzm6tjzlTUrq4OqHNmmmu8/NrSOVuoj/va8KfYaagXQznIxZZkV7eBGNClnmVlZhaJ
VJBUdujMG7stsv4L+xDOJsV46BTEd9lCGb6dBTAB4co4LKhGBRdeSjuknLR9Z8JDroAntGJeP+vh
Bg9JoCQDgQj4W5bkclq1bECtu7qEQduGl7dSOhoTniMJsKuEbHvAL/W8V6mUzvIsNo1BheFnDfpF
VZcHyEuNzqZ4sOvan3/wKpK1Ze4qGw2lxNct9VTnRIPM/XEMdJMq74UtspW4tYCdOT8BHwysP2a3
8GTR+i7nN5jdmsyX9J4NBtMdYwE+6zIKi/sPxuHYWJDczfO2JNx774DyeGojgUXQpsN8wcZwtrUx
zzZoe24WcfHbdcq/jtmXmsKHpYfc30BwkXDwqqd3ysKoICKQelf+EfxkG60+E7pA/bn9236tsY4V
9mONXJ+a5TpUkT9WJQXIXxRNlKTdhAGLXjexKjZByj/RiShesh+THmKVK8yXiIsGS5rq/XANuCGE
JX0ojBvex4OnF3irh/maLpegagB3uoH3gMT9TstJ5oMCs551euIex11HBFFDjjts1pSPbZ6eD0CL
KUXxtfDPiNr8R+SL7K4ANYrGaRxptUbGHEbyzknsCXyPb5brFT0KGY7Bn+Zk1uOJ4DmcShrQ2adD
lqdHO/kwJfEPe6EZgrAuKIKl099KDGM0YUik92dPG8bQ9la6gZy/Kz3AU8JZWSo5Uj2MpDR/epTT
kusnW9hCbZIWNOnBiWpZRYuV1D5cK4H49fYpeiRXjHRJQm8vGaolOTct2zEJHpwBXkquBvmmt+pE
0yjuIXOEEewGQnc23B94s/JuZcRPwNVrhmzMxmaGaO5ghyG7zhZZVAcACxocWyEGdT+JG/JlVPV/
Cdsz6jWIF1HtfCh5pipidMI5Tvmlqa87k6k8DNjFoePlKbttPJJFmhhntZHwojkK4YyQh+HtnEP4
bHdXgL8RTIwA+cJ9VFOu3h29KZJMl6XNsIv/8xHxh4idX7C49o2w7ySpMMUNnesbZIZGOz7p+8Vt
M+XO3oyX+9wzFGPEwcLsOpusdLHjmqsWqR/WDZ2Ahb/Iaw9zfxfHpECBm8ytAsOV0rUs2meX6uX6
u18rXj3xMW7tOvOFF4RP/bgkPHVPLVNEzH1Yr58knBeoV2Ht8tIb5p957aJN4D1azxezRsKDazrM
nzCGUUxy/3D5+1LRqDhWM9jd0Xk42bF6BTcVAGO0fm6MVJ9v1jpjOcmC9bF9IctuYxWyHzH7qgfA
zT5Ke7d0TyKKR5Nf++FkyfA/lBS+8mj+YGAR4kJrarXevj/mxLPgDqe8vwljyto8NOTgmGUBqgMZ
Ji18pof/Tmc6WnR6gff7vpWUykuTibtBmEfkAr1oa0twywr5p1H/sW4SbacnZM2yzATlZfbDJW3c
MTceF4q+u3EvrIfI+7qskIVCuOvOMSJzSvsBgngGn/+Jdqly4ROaZkdvR7tBd/jqDvA9ihFFNaHf
q/26ODtMH3qAQl+VuOmzLoubQkoOck7smXIB4JtIVcXVSVFeT5aD9NIDE81vPogmUdbmbKcyymuM
09BrC2248+A+KIYN+SEGmNUrlDABkra/6B+ITunO/Yb4n6c3+XUIXnQ0ETTynb/qVPtwsbqo/im/
U8+jIEAIe5dGJcQ/rSoiMjHECM4FXdCQxGXSmWOjfUyzgYh+pl8C3+c05DS8OvAxWM7gIvW+YvcW
dCs1C3apGw2svDzlwjGxox4r8kmnVx6UeFKK81ABa7vFypGJaw3If/lRSJQNHdpO5e6lmTDONI2g
cn/LvgxBRyreoSFpilLRmiCLxWa/HO7mRhyWg7enN/3qorMaQCbwcFpAkoycuS8tRD0tUrWBrHKj
lznClHLlp/NO3IpeKMcNSMTPw65lTcFMUnW3p1fBsRhya6IwS8N6qNbZasdqen68vSKYfNjyWeE1
xSumFw/lr+PjEzlQzhBuk0rRmjJ4b43/2QxJ4DwH0v/zLntv88fnRMzfgLEykgPR4g733SlG8hNV
9vBu4zopjbgY9X7561T9jira5URgsjv0o/qLQhB/0R3lb37YOgSgemlLGbtaA54q+q/DELyPfevH
pPgSS17a+bZWQxS3jJSUyYAByuQxutQ34oXvZTfxD3DhpHIol9yfIFOgaQ2CxNZYDrqlSXJ9eZQx
MvHZ5sFom8spNwLtuzc0jLY2yyNFvHHt8j5taOsPl6LcIckJgGQuXQNeWu3uuvx8NMM14Zhdj2km
YXSNjeMSZP9l6WAav2maLkn3YZcnftj1ydL0VApUUcLjCzPqcVtrozLR90xyd18POkYwhJm+2kE3
35HAFkdZFHBLHBSA8lIl5cKuPL3sN2SI26WFYVufGHBwnMbVCu5i2xCqlKCbt7Puntq/3TYGwx1b
3NFldxR3GtjjL3nf44286u0LVcxGvEfDDcTKSTgSquBbHqHBKqFZD8ierFGr4pqd4BvBg0G97cwd
uC40RiYALXUijcg3SFdwSQgQQi4m6NOMtakcdcgS51J5aTgwNCyjxgRccqKlmObow3p1vLhesj9I
AWIRybJ2PSd5YewPpEi+l4fAHmf5Mx7RtIoUvrgz3w9VTnyvkr85MNIh0aBPN5iJyLB9882oDKGH
RNpC00eOYegQPynenHZYLivuZSoBCbX9S7YZ7vommG+ubNRfcovoBEKiellUDVXRiVhTWY31mY3o
Byk98Rqf3eXjMwkdx/MnBmJrLxcZSEzpWXHgwRifVVeBQZnh49k8a0sUAvB/qw1pcY1qoonQAN3N
Y5BQdKVjYYrVVHJbUQ6Y1FtJYKQ2y76RClLM6e6X/DKBGVxhb0i1GjZmeSCtCXu37/9tMkxkfUbF
sDYQpgSLWkfPmtwqwXDs6giPBk/hANSBboBautOvykxM7gnDs0zZtMXZqEOUA7/QvNTEicY75DYa
B5xYoqy7L2Akm3QFZvYp9znQIHS4Bcpj6abMHbbmEZAOOHYmLVJiTkYSWBotOS/fI4uW1fsyzeNy
LcXP5+KKW5JBGq33u4+F1oi5vjN9S+KJg/8xHZ4dkfedsEz/hVPjZvxUd7ibiVPR3mpHf4Bo7md3
yUzRLVEsQ+tIKEXycUf6XuSiw0bYaHhsWV2woEaZtP7hKhgACDzKtwX6fyTyCY0PSh3kzQ0H3Aaq
3sqImgiA7GtpUes7DGlrgerLRdzzPWJAgVSF1SfnAtbPUFrHDZLWellEgavUTfzbRfcRSvQVCZPY
b0DcuhbFF+78IUZWWuJj168jHjw3wN6hhzSJSitp8IOWkR1vzelWbSw4EXBGQsuK8nOnqwwATvCA
ToDMAbW5yoBITL1T6Q2t+Aw8aks38ia3mzJbNkZJRXwRdAskjNMvZvikQbSdhLkbtv/VBqj0zfWj
plAtptS3+cAaaFsDzdfhEdcOhVDzPj7fPzDdvEIa6I3qv3EV3XT7J/foHg86SAIVdtKq4UEyExAN
JOlUiAQ01mgbvUpt1cQ8mxDSLEWF2pPIGnX1ipjsj7HNDi/SG2nZamgLf+dWcHGnm4SOUfrRvN59
x8DVi/gGrJVgjb/awoeMFC/nrtCfKnEfpko6dWbzeQKQBZnfzl706unMqxJHs/8PHvf7SB/5rUwR
TSqWIojUGkTuqDKjqBHVMJ7S7q8NiyPvNDbdBrbuZCKZMX6HP80oJAgI+RLe0MoRXMwX2bnGVBfe
ZLdCK6rgVDSPBZK7j/eHUZBsfacznGMdDVWbjCUARrMLkiUj5P1Z4MEt1cp6ST+fQB3dynH7StA8
tWfHDEaCAvT5/Ow4Ttosg71YXhQWQ0Njwyz1OunAiJAo/uE9oD3pEznpae3s99B7tU9venfe1xWP
HmuWRXJC7eKBQk/Yqzrlqp8uZuSBfPCUK7ouO3L5evGurObpROWbFzYrinLs5E2SpDFu+Z39FcdL
x4C8Fve3Y5Kopc++rQef6Q8hj9/ol01rwY9lWqP0tOONLjbqwCaGSrMmdyz0fpSAVZtNSXMDFxoJ
mH7xMf2nYH7JvLPUeYT1lryyFPlRONMFzV1iBxzCikt8EgEfjK1wo1WMDZGb5iTbMJ/tTbZScV7o
jcVoJdw3B/I8W2SCHtw+0T3d4tF4J8DDlfD4Ve45x0FkLBNlTF/jqnncn2f9a51C9b76cLJYFU6g
wIsOskpteS9Fe3SW1BQ+2uPZhiOHFxFWWXYi9fya8dBK4iGizfH1WMILXkILUqR87B7tpXoy10A9
yHKho2FtCdbnrRnpIDhHAjzShFeXu524diYiHS3hkUNOeRC/lJSZOtf96qb5nvIcrldg3D1P1WRI
T7ypIdiDHiCsrtdHANiKG75P3/wV/TYscCJ+4nLwYxNNDBlTIM9xPUYSR7rpkwbXq4tOFW6D78h5
pxcACJ1xqrSs3tPit7fZsCzbm8403vetdM4ru2VP1DRYWVZO0G1k/5ijNFfixtxnSfnc6+skM3UH
MrybRb3J4kE3xsta3LkbDcluv3k4jRdSnA+Z/eB5Ye5HOoYEIgLOBmYisizhfFxaQazFHyLadr6S
Nt+WSN08ThH1Ac6vdI+DVFzFagpv9oxsUb3HJ12VorbvUA6cr2KtdOd7YZYzYwe7BY/rZhgDM9kE
2WZAokRO6X/xu7ZNBlX4355P0BSezJU+NbvfuOcD41iWAZZrXDtABD18nReG93QQ0oPNm8G83cYF
eFBMJCd+EkcETPVI+4WuScHob9AoScZF4/Npjl2W4ecxj381RC8knppPB5Y80pv5XxE7VDaQoASh
vDVASBOQtyiDrNTblnkO32uoMXr/S2Tki2r+q7ZTLWSsdbOPo9p89hiVyWm7pWLnqsx3zLs/I/r1
Xj5MD9yyRl+czmCGUb/TriFwiNwbl6qF3GyFgk4E4aNjcB8DC6Bu0Dg+/5gIVwQgFsyj7CaXfL0b
dt4Z0Oz/UGomi5GawZI28hPsj1zJM4W0qjRKkaB/FFdVtqn693KUF7UMo1wzGK43wmfcdlGDLgac
iFGsx4Ytq6W3M9d+kENv9iDVB+XgsK5RV56G+p69yJ/FeRYhSf9TRW/XKrlxBJsHZbmI0dDpzlWA
dJqBLswZLybd9N+mjO7kKp86Hc7AGakMR8I+8n+Z8OQNfG9j6fO6JjKTCu0TRNtrkEGRQARDFAUS
bSHjgdHsH7gAVfmlAfUch9Y0+HJ7Pqp7CqUy5m9FBu8E8seKRI/TCALUF26Ne8amRR+PMK+WWtH7
QUuzkDyZrGva7eIQTy0nKLUEV/1hjjpsXM5v1uv5be2Mt5PJ7updU+rXNT0TqqviU9rw7cuWnWYN
4bpotbQ/IaVIW3oMngF9W13Bd6WyJFqdavZn+ygi0THgk9JlXYfQ0N7c+SyegAYh7l5OcPWyRAOJ
NQrzG9nU/QH9DiBm2tRxdnaHHZztc/9D7qIBz45QTNcCLye6+Po3uFsVsS6jSqK29opRsXEp7S/G
3g3sb/uqgC8vEUOfzrhiJrr6HJJnrLHwCOIamd2UoYZkOEAOrIbQBQmGsiQYXbIR2ILzMBZWGGTv
csJ5CcQEROwhyOdReAqwa/g606pzNUUYqqbE2jnssLSDgsCHv30qanZlG/J7DgDu6B9YuSRJBlaG
9jX6HrWHnJ3Y7ZPPGHNAoW+tKam852EKZaetAWI71hPSchbwyYMxCDUQoL7R4cFc0+6API+J8DLQ
o4OWcpCURwXSTKoudC4YlsGaS5rK0DF8w2kgkNju4vxVr4jao00RvGfwGNm3eU42meAHTXmh+Sd7
Fi5iDJtfB41CfAJoKwPgbKwzp2wMWOLnxUTrhleQq4PaSFhQapFzsg+TNl2by/v+O0+ZSb/UDLAb
9ckg3GTpsLJopOcana6G6TeN+I4NoaV0pSzrdAETn0XVJ2spYf1FRNIJVU5uUVyGzcZPVR561yM2
5AadxJTpISGzodr4SapWV9P+4ddCVc9fXl+OlD/4314KkeyDOVPtnuVV4HtEkwk6x5KVevHYtvFC
qFUBtmUYem1Q2P6j7tUzImyUfbTIcTUH9BmJXj0IQf/6K+mdVPgGTCsyZFWeuDgfeWe4j5gLyza+
d/NAR/hSUqrguJGguGabedE+YuFr03YI/wQVR8GSKcTOOPQAk1EyG8zrHcjWhxZlCYxx0HKIviTE
+LzMvXKhk8TORk/T4THdyNvdytSn+hCLdkrwdbVlLghEpliY1QSTJhPSJ7e4eMeNGmdzg7p74wct
dwtIxZSEG+gpAS4oTgTkCLdPr/OI81LwRDvWXXpxOofZEOMO6GLZLVR1KRJKcLoeLoaCKlpX6J1g
nig6afG+4QiO56N0Rln0/9M6cqdmrKMz2ImZeudRHecQcrXwsfOwu+ZImnRuXlHiWk9bRFjZTyaN
6kCgGv6h5LGfJsXwohcoE+eEntTkGspSMhSsne388z8AZEAYX6n2pjF9v0RRjoXgq3NGQYIFtnKQ
zrchbZVsJqoD32P0VILRff95/pHj4icWFrHLgIQ2KhGWXqzRUXn7+vEfxhHXO/VO+xm9j4z1Glyx
W9SgkoSY3koslRfQJYRSI/bK5GPZOvIH5aghKTo2R42Tb1YqLERx2QMD8UuMgprb4bPqkbZXQseN
p5bKUlC8uy+pJ0Tib+3lCud6LVqO2W3CWEiyu+VLIOfig/2qbxlb5mdLZ6htPYRu9oG22oZhSJ2Q
xwHs9Pxk6zkQeD21bfePpiB0JhzYbsCXTsffOQ0hZJfHOzbVfyhAAVpVCRlmR+sufc0piR1IRgUz
47fetjd0+NM0qvJnwNkQiFtY8PZueT1hsG5R69UAMvlcY0OkeIcoZUhQuieDRA4nJOyLrMP5albT
BDWJMDV+0JvHevMfrJZn4Eg42iXp2Lh4q60susLkNWgSRrYp4DyTfnefopeAtShMlAkQgfpJ8gae
BImajmPPFn0yBOu4JXnC0ZnMOKOABd2vgN2RAz7nASFbTu5RQCMUA4NEH9HkgbtbgYMLj31K8ohH
7B1mG5Mrdps8SOUN3ozprTI0QteW9dK6ATm6ANbhu07g8CzkCHAW6mcNap/0o5DjRgzHto13z7KS
vOYDwzv8zgm44pEEvUdQzF9UkSDAfPIr3YVbjHXBvQgQII+zsPDtdSOm8xogiB+UBd5OMoCPACT5
6XKVJB2Llo5jG/XIIRthfLvNcOx9LkNWJxbZbyTtHN1i+GF9Vqv6t3MNnedEx8GFo8u4hN/grvc3
xteS72/Jrb1gxI/bQtMg4x+3drEX/NHIO19o11goVeIoymwYjWxlXeeoFdZkVKw+IofwPpQlcdBX
hOk1ewjkl9ur/7TvIZliVa5direTqqKNR9oFXypyBRpS+jlCN2uci8IWfoi4/0aHn4EdCUjLUip1
8Nv/w80+9XWzr3swUZ8BY1C7APc7HmuUk3UbkEEcW8egkKF+oK0V9e9JURLuVj4AL7fhfYe2vzNx
oicGuHaB9PziwdrDkeUCgId8r4+CIkFQ9jcNljEqzfqSzRpkV0/lL5DSkTegvvrbIFB1oI4BouVM
p6S18wK6me7Y0P6n1JI2sgKt+HrVWkk4VI1822IRpt4vFUa3DnmaCyy3eijULXI9o4LNoo8+Af+M
YLQsh5LgAgAeLO2D+W7XEnBkwfYpygs/JF1nw42oumRP/7jIo84lxjOZl5cVWnGUqjblUXJM+7sC
aVhp5aTJH0ZRlTUfkFYOUQQhHQRzv4B+UvDnQaHnwe92fY5pazsJagWMhdYxZkywofdKLhbKPCkj
doo+anPu5nyC/EhV3mGPmnC64IjPIERv2QsTgDiCFntrB32eQR2UEKHTWzUmalrhTJxUNAtDhe1+
eNiunkyhZthItNICP+4IKtBKb7kB/i4F7sJ7N3G+HqIL1hFFDXVZGG0V3KKUOTUmaTO6jsuLe/nh
04LdAXnqA2AczJf76uaWk7Qt4cqmW5XwLE3gtsHTkZ8gjHuFH4hJRcOpAn54rN8YlPhkB20iEfBE
7MZGomWfOE0BlsWGtCYsugohtD1cT0NokqN7wRMZa4uBo+W/NrI+ufSqSoZmiWhHtXp3Jz0jKE8E
sgrOODJ7wtKrMZ4veUmclT+BdUivg5pmxqatwZCsUPJscJWkiB94x9tJIme964/nu7t62h8zzbsd
LKGek6L44dQY/tjaGVr5EC+C7UskgSNlDPTq7eURXPh+VhYUzAee+cb6QyidbTtDlMkJNfFO4l32
vbtg20ZijSqPFv5HC1hGwf3sP8zchRd0rMLeq/lb/+TndT0l8Gc2swp0UB9pKFFSBCTQNKQM8IRj
FOtOOrw3i0g1/0dtYgNKdDlvrHJWmGSMGOP2+GVECWt2FmLU6gVaqWevRBe7h5FMiQaetMrsHZUT
w9aPiLe37JGkXJFoNdMFIFFETmAce0XWuvBTFc0ppqUc2CW6GR27Fq1iFFRdjvWFf0OU2qGIck47
BeJeq0zb1wJjGGms6Ahsqrufz3L3d/TKYl3VfelgQs+r613ZPMnXPqz+8tOMoS05PAu6rgqZ32I4
vzrajk4YLeNSUzxLHdKqKKB3Lqj6onhdgBoIDm3OaJ3KoJw2sutZDLT4EAC9/rZkmE+5goNpdgCk
hDGdLkyzA3H+IgejbcvV+7FN0MztKnN3a1C55HkcfLJivInpwNlKi3hkPV1BBeiC2xlgTtiC9IUo
471Hg9zlkAz8sQS7vWCmZd4U1fcKE1jaFdA3SAtTNUDQiyyvXCWByTNB9G8UkG8AcTZeXaZ1G4Zg
9OGnFHcKtY+WJm8IkfAL2lJxjaLjdF+ZlC8sC9DdGmvWIvveATADfmc8SwxBW4Ncoo+xK9yZlJ+1
9XPk3T+F/Q8H9ljI8hr8NGdR6T8CjHRV8u1IJMoq8E8wADim4EGt/j15Igf0b9dM0eK59NbPikpd
afyKpcWs9p4DXy+U22MVau63EJr/Ye4nfISkwcC89wHlU+2I8umNcJbZQibO88Eh12uNYydhnEhT
LWRx6lbHzu7b5naKnl7CUOTDLZIZUJBVuQzZ5d1VgLPgb9bfztKgXsDETrfBntL08K4KIuDzekQI
4JBsdwfL4AFHuoymj3HYvVoeLDAkoiqbhTUEN8gduHXaAWd8uTYqOc6ye6kOlAH9MXHKoHcOegyd
y5TEsu4kEKBNq3le2snT2+uV4u8bsE348ErrofJ62ugG1N/MwTbgDXCGKcLQY6JODRVsdHg21QxE
nvNUcPzWxzf6/Dp9343g/HAYuvl2eWThzbwf+LrHOODolfhGws3ob8UwBQMrA4Zf5RQ50+94M3ZZ
BXM9VwsNBQa475WTwoUmE52t93k7wTCbkLwUIGMfsx+jutSRATfZZpr0rB6MPRj/ODFGPD8MDafP
E/Hp0hccQTyUHjwmz3UnxtXGB0HE7Vr5nXdRl9PR862k8KB/dqoaT2T92U+pLNUhbYab6pu9k3Yj
gkL3uFZegQkLpMfFuPUJVsoOiumR3nDX1L6zjj3g3O0JnA+vgCFwGwtcVdIk5pjZgqxvTO9dhqMC
bwsyBpeGFeUMgCkqVDzyXHc9GhCH6LsxOldEhTmJqWhQI3dKpj/idy7eN/a5qacNOJABQ38ZUMTJ
kdECRRg2GLn8qhH+Fqg4YU1hhqvBRtlIsMc0eb7znZ88V4n8LBxjNMTaSAFRrtb8c2vzC6O0SubK
dvx6TUY0cYMa2HS9uMg+gePNXlXcfzDL5jvRMlSm0+gvsfgUWG/IkJjrazImv4CpDk5dQOELiGzt
3NjMxfNXxl0QchABTRmCHJ1oQ3j0J3lT1/V7Yx/t9REmo/aTxdFwatfWj8Fmguspu3KEu80/gi+2
e4EeOumWBLB64jSRFXiPqOsQtRlJQXOikKq9GWDuBGhxUdPuUOk0UtKPfdrkoGb6Qj7DttgeVYQI
68/MomAYCIuLN4ABv63wIHQfK9WuRWJOx3DcOw85dt+088rQAL+zl87fODcbs1FGXk0jWJOCB8wm
OqX5dBv0MbPI+L1+hgHUXTC2uwt8MudARsweBOQFb52U0mr0oC5v32xvnbUeeMNCRPT7rqHK+fva
0tyE3px1yrPrHA3CVgmgtNUerUnPYJAOBlvnjL+TSkbOBl/KIKE7qxCRS5/YM5/FKn1MDl2RYQDl
u4LrZG8CGEAmdCy//u6alNZ6LZu0sMqd1ogn6u+B6Mdo4ZtrFCjRKshUPdL/uIS+FgCZyrGceRdo
Bw+bpHjhlVPfBI5GVuFMAFrzyTHNbd5OwdEYEgmhU5hsn0NQJBdx3L4aECDBq7GZjcBtZ82uNgz6
zjlHVMjPmhyGuKueMb8G7Sp8pcrfWRmvpezxPam/gJJPWZsA6u1/J2U69gLtguaETS4BrAjpTvI4
ceg+FlOH1EL3iuocPJSO1bkgmXTHPbVdkmXYe10v9Ka1AvHgg78+vWRXFMMO+d2pkTOBeCTHufie
EN96B7+feRloG54ThoqGAMbdiKthNjKaXdGSJEHkMl2Myy8lDVhqwq3h338R7ubWCl/kuf0mPFmj
FqCJ5l5EBHwxBj4FHZ8ThUoriy59aNtfY6+BArIrzS1+UUi2PwiKeop751hKTu5BIPOvqBMMwq2R
UzSVDpHSPx7gRLTMvMx6FlUiA78bgh1bgnr51LF1keSRtZ7nSGSTt7G+YFpe8C1PFpVWWN3khcsm
n90VrQHAIs/RS1dm4KmP9WdLaM9Kb4Bd9tp/elNYawCOnV41OsepB/LnaBBPwTYTziu0Gwo4+in0
5qGJJjexckEkmzGcTQMirtkNwvWiIM1rsjIeKoQPTNtAra1J7DJ45gq1z/hmPz8BthXLqHaUjU4t
qLWxYn9lITPv+HurMhWFETeMkJpAErqqnmnqxc/iNPd2n2caKuLSP8jnH0SNN1Ra+vFOhRXxA8tR
/6hVmkg4VF0h+Jt2DNHuu0gGwGbKLemEiL5G5Q+IR0pRg4bMAQ+RgL4/WUJwlzrz8KTW3a1exSYO
xCjwlwoiM5k78akicBIg4sK8XnoabC2owzkR1wxzFBj8WcfL/PD4gpTqLSMmfRFuMxzJByo09c6H
UeC56u0i1GDvPOAIHeke9FyELwilu73+jDNENX7b5gjNUIEhnCGVquPkBXyprA15JHVxfLJPYZuN
aj3UAIfRzyYCrjPM97WU60uciQmbvEiBf4t7JJXvssMU3kwMC+8LjmfpVARjEaEGeBjWaDX0g6OT
2OcHIR2+pYXBNyY7U53k4+svavHvcKjhcx1UtIstaxYCFBfly7xCu7z07m9CW0BtoO71NK6gOyof
m0awT29tP9CVXorne7N5TAAi6UGCM90mPQK/mBXan8EA1ebktJ9FXepfvt3Zpm+hu3/swLTKxZGO
JpFuQYK2F0gwYl9wFrepDGoz7cm58SvuTypE4ga+s8VpFWPUCjk6UWoPt33Uz80zT5+esZ4HpUpL
kUI4Lidkby2bnSrPv84cVfSZgce8v9RP3da09/Q/tAIV/ST+rhZoJSsq8lJ1gGADMP6r0f4YbYiH
4aX+m3On1OQ2f5M3OG8x9E7tb+f7OdXTrjH7+iQ8d9ULwvj283IZ+JLI5q0M+dQhPZ6IaOXNsM2c
tK7ckVXUfw935qZRc4MoY4qT2oNR2++94h3n9tFmx7r5WGZx+yRXGGg7vbMXAf4UB7sUrklG1ZlV
/SB1BYzWXAbTeVobP5pjgDrqY4GCqkDUGNEfFsx1uQtwqeYwD6ahZIF78xhgQT7040A3JSaSKWeE
c4TPyPlSz4fANsTeRuH9SB6jIlj225LpAWe26f1OKJGDgowoo6uwTwg/pKxXTYcATnobNVFosh65
+1Czxmf2zRFhOspnnwpJ641OdmDJx1oN8eBBbYHauwvDLxOM9OHv0Tjljd60lGIw2O88oJ7B3JRI
rrdoPcCmY5IMJ6wuUFaqD5k4qbFHhUw8AarKm/aw3I9AVMi33uK4MIsp7T9kHAwb1WWoFaHfFpbg
Yt54wYwSLqu1YGqGOwS4lE38dxeoBVhYJLDZvB2BDsbbYxNjZKYhzmRi3XiqdUTeWU689AenSguL
fsQkW3IWlQfY8f1NV71MZKGc+deRwScwnF6406TyEsB8knK1jEkGieB7w+VeiM2yGjBvourfYl3C
fuGy+lsl/LD5qW4EGemLxQQf3sZRcV/7t3fCJdyePAQSvN12hILJbtX9f3GfFm7388rDk3frduxe
h3PJ4/v5Zp9gEpit3ulAIP78vCPjyhsLdzxWZofgqzYZr3vDoWuF4DjjTrePxvSC2jk4po3OE1qz
C9dC8fiOMbVtHwq99adCPhq9BrpXKMFW9m1vb8w4maMvcnmI2F69//EDkyrbecMcENG36R+FCdzE
6+kBpMN/ffEujsXBxlJkqGQ9yVjil1oTsznZNkwE0dDTQaoGq/c6YnoPG+GFt/mox3nrf5HgtOsW
+izJtiNFsY8lv0PwbyLPvj/RcbEBqSDokm9DJLsqUFHT0DZvtJUfEn0jAVq1SWhf7fF9lEyuYBgZ
zUL4Ub+Mb8IXmHOZT9eaOs/BopOZYYJsKO5dRawEWFBzOo3tzPFXr5qwFYiycI/fqi8Mqmz5hP16
ZXVPGph8LCJ7yWcD+BChy7NUl2CNYVQjCOP2UJw5G1FDg8Uj0LRhgxEPV9c62K3XrC6bvu0QKgn/
xxJY7TnNf+C1DUi51n5X9273RISK+M0a8QGD+WR+uEKfIqC1TByc8yNV0sPfwA+FIjh+Ryq+fo+X
2gqOlU7WqzaJtpx73aeg6HYGTDeBsUsReY/Lkt9spHb+h24eH8cFAm186G6177Hn/rxTGq43xvCQ
E5tHrmky/H98E1WqhWjanVHmgraLno29Nbn+gb9a9vd4ddmAdsIdJlYUQ5a3Z33hD5P4P5gyAd+f
Gv7OLp2LizWiq3Ced4suS+pnTH8SIEwvztqtO2nPuw63p5lwEhrgdtSJD162E1EQ477y0BNzbtaJ
Xev7SAt/gTen0vjoHkfzCDZ8eDjlZWbkVanlX3hUP2vM++M2+kRucE9NvBL8XkGmKFcs1AdUANRr
8ycuGRFqyhhwMahlPVuWTUGTD9KvBFqtSdhJQp5aRGrCp5C6/Mm4fkInPecut0s24yza6s4Wyd11
En6WfkJDPo416+YBvhn6cZY6ZiEixi63u7C37JUAsQiucaceBH6DXoX8TxJQyTX7CFoSaCEgFDHS
b39vwwsgjY7rP17JLP08b+mFhjLDVRT0MGUor6T3rSdRS+uCa09FW82LF7t/9zQ106Z24tuxtt42
+Aioe7aVsa18s/1M5eJmWZt4ZwsedOO9OKsLLHaNJF4wRUJG5knJ28q++aqmlh4S4jCxy+vpg+jZ
oe0G8G9zejx1VWqoyxO45R3yFX/AsUrYrgOxGutsXdKS0PWJhynv3G3WEVHT678FSp6G9O5s8EP4
sT1psPURGxpuZ/j0LcZ6U1W+ummlyDXhUfATKG4ZyyeTjoe/i6PoptUm4Jc4pSHiyWY0troOrnYx
kcwdDN3skBgpyAbJ8W6staY7R0COMPBxLf7B2aGINRo2drA4aQBC4L/S/mKlHlpyfeMNAfWrsnVD
pydASkKTzllaDT1Vu/x+eYuBKg7ifHAfBm3s4Bxq8AlYMtiSPDx4EolJBqKUiEFiWvN4h3mRhKaE
gkZlwj9S0OxTKGKl9RLKuPzbRPwCVhXj7d0OllrqOSlvXV692If3g9pvxggoQ2eEv/rPOY37+zP6
4al1QxItguv7b4j9sohB5cUSN4WYebnme9BeRMZ74ngH4B+V2MJ+klYtaNtEvWI9E811K8NeeoiR
hkgoSXXrwmpGrVaR/I1KgxM16lTAX5rhc2iUbxvU24Pic0+ae5WBDMkDGuU8N64aaTbmeBMHpva0
ZFj5voDH7DGogxAcIQIhxx6cVFHHHoFPsKK6qUiHpvZqe4MlTAnaMtlKcxcIDb2TIWjyhVXPA0qY
gFCWkfjgtPW0FhXWsR19qEmvCU/OyjcS8NzmIlxPDkSctRZdKifrcXiarMXXp9xSmjz+vhiFjjXQ
jQ4wjmPfJSsm8xW+XwYO5Nkfl/62Fv4FhHgaMYA2neMWskOYfjcmkpUnDFjDTlBiTcQpKLtRLbvp
Z0SXUy4J56AdHlgPHScV4Xu42Gn5G/nzzl2IqcXMJTPBZ8/A9lIJfGZ0/zUvXixIHVXq1pbcPQAH
8d86/T+dOHR49wimkbQdd5TFH39FIv23dUNx6ynzpQzpYXqY3QA+ChV/rXNf6Eht0jvPJPeSXwpF
IRLxWTIfr0ePhOftqioqKUhsCYXkTjad4z51deKRyPAf+jUbMzg5NVN5U/K9fb8EVs3ma+Z/6+t5
zbwrp6Yb4aq+r12s6QuZy44rrZGq9LfVlGd7HC5vOHShI/luB1G4qeN1+/0YMqWif6+yF0DL3uTI
uaIoAMEGIEgTwm+gLgisSi25Lf/sQdVB7x64Zzn7nBb2WtDEmw+Pf2pUqZ5arXNiCzsoFEXIoM7J
Mz7gWHRm4/jxGuYWra501zpeT6gga4zV3K6ZidhrE0BkyidpixA4JMD2ZUHgtun6owGm+EZvxUR+
8IrNEC1UA226UVMGIOcYWsXdtEpkjiGLwsOdYHg+GbTU+o3kwzIl/507wEMc7rtk7RqHGuFTzGav
r71sUzezSpNDunwJSWvXopKEvk62ijZXT6isxWMsKJl3kr4dxKRJThoWRMi2HPDuwx3Kcdwhz0U4
nl+Tzg85f7D12nJ9ackYFnZyx4pAjHt/c4PHbwDw7OV7b7bFgjQJxJyw7OtLQ0Tf6RXiRuXKaYr4
WkzcLWOy45xyr4VPtF7KpI0JWFNRiB0I+t/RBj8hdXNS3UHwSJLhJ1HzsmeKy8XRSkE5WUgJOuPL
2IOSb31hFO3aavyfXeINcJf5gqXNIPSvXnJysZ/AAF/TjsGxvecvtLADUxJ+lT1z/65ErC/TPGGH
xYJO+bq1PCFmkeFNhmpdnPVH3GRQAi3G4dGcIPK694W85//T2d94rB8N47/T/zXeLj2cLClnCGm0
syc14FWUmnaCo1mdHzOEozM4NnmTd8KtEl5R3nXwIorOYFBmUxBxp4le+PuaYp4ZVKcROj30Ge7j
+jekXhFpBPYD1yT6Kl7nFhex1j6qagyaQFv8ckOCvn0xWVaEOR1cY/N4+ey95Y1Z2Sr+tUewNjOy
ADMJGM0Y14KKeLqF8mEHVQIyC0GDWG8VK68ozXalGEzZIoen5AN6gbn6ulLrda+7Tp6D8UpFgpWw
G6PmzSpfnc1f8OoLV3V2pN0Ga/z835lPL30lbRWHtNr1Et5Jb8aJVqHh6BUshnGiTnyAga7PBJxA
eSPRUizfjfepQXjx50quPdu9A2ofj316BbuApYKzgEwQFIBRlGEFmftUWdAvMSn/Tuwj9HZr8GMG
2PsHM1ezbaB3nDuKmglKY4BrgWamH4PRm25bRy0uFKCNPtCDXqO1ynPr7v1ZTt84duCo1WTQ2NEr
/MSdQ77Fbmjatr+WWOzyuhDSOXyNqQAx9nXAyNEsM8X96lfLrN1vuLIHTvOWvuzwWdOAahqnwCSI
kzlohls/YdSTAb1TxE3NMVi95N3m3MOtPHciMqvGhSru92WgwYNWtTHHizRVnpS73VWv57kCOJ+K
oxkJ3dSz/MDdMACPIBJgVJIeONla8YqS8NWv5ORbTE8sDyL1ZUYV6p20N1n4epl8Fe+tY+9Kf6b3
viQvfrsGhlWLLXRU8PnLNNMwuut0VUNtXAjSuwv8WE0yZrGb6d2q9T+cdr4/2Kg09QrkoEjQ7yFR
taDUOsjtr25UJ7BVMSLg+xe59eUkOssAMm1JTvRzgAIJPHJDhjennltbdBvUMtiR/5uA7Iu/pkDf
vlk9iZ1oSSRKUETieri2DiZff5xyAgKmrRZFpMhB3NZFZdKPvCOBQEZxBXKyGPXE8H5xrrn/DKQW
1vUR0KyzUNzV/B3B+fx+yzuWuCmKk0PrBA9tpMg+rFw3X3Xq19KpzET76z8NX5aG6d4a/iaOTnzx
X4tHBmDpl03myoal3mOEiyy//5tzXUwDURWOjN1S5RVkgpCmW1OcTHiSIB5GcJydV+H2n5u5ceI0
2w3R8JMwinIooG8/fNIwohNezIQV/hmQg80wHIVTOmOIjkgTCsG3rtMi334am2ZurXFKLMg0ENuE
HqSiHpF178UsCht/5RZ90Ul1SjRodx0dvOoCJA9g9qJ2/zuP55NDVgUdGd7yI7EWJV9HuYy88nY+
pi7DX2hKQLOVBpwVUmgK/AbGm7FSvn37bzXwd8MsObZSo4NIJ9D2VSZtUeA8vAUmjl/H8+RH4oGW
tIOCBPqnlbIIJ/e64Edd6QlrNpRLJqYl8RFsjAg2TQXOV2AyytZW5HdUKAoY3a88SwyaKmWVoWa9
WaJD7XF/pAldfq7PdgAqYGZSgsrzQAK3sh01Pns68ivWx13/RXRj75yg/eMvvGYWpK4i+apQylVt
WgbMnRPXTz0YLpMtp2O4QZnu3Ocr1g0EGny1FBEgl1nGscXW/ZIFPQigJGuCUrOjRapuHqt8buzx
rwH3Ye8TFVqlSjCdMxFq8zJcQg2UZ2L/X75Xe7Pt++/azYytX1ldjNrN/aZZjprzZB+LakaetFEd
T5hPjtgFSVF9RJT6mlXHa+QFqOAwEGxQLI/oEyu0AdKraNLXpGFogY0qFdW1Fxx9KrBA5X1D6goO
kqgqS2YmKuKa+q+vlh/wGfBD3UGTeDDpA6T0aw/Q2WOL1x7HJgXfQflgl1roq/XlO0D0j7n9al9a
cWeCAJysV6INiSaxztxxrcsZnx//A55eSWdP7eA3FX1b8hxFSawtOZnb+apSZ+FFZjg81ePzJIOg
KHwMiCK9bjXr10Ko82p9HmqffyRV8jgcdzKYADySs0kPD27hRz3sVcIioK3450sQh6CCWZzqiHj3
aGaBb/EkaSfSZArP97qtAgTgv2Uur3ufIBUpvLW8H+CaXBycOGkg4GTHuxk2E3dbGInWVOGCJvtV
W/m2pjlLpzhr5Ym3nxmM565+2wTqXyn1oKDI3q0F2BJpIAGh5g9Wt0OMx8MkDY6E+M9EjOjNpLvv
V1zQ0P5Iq4jr8/E9lQO0zbUSRUYrg25gDdwMPg2YG4/BooD6M2Apy64Ain23HiF6wE1i9CCjW88c
cLRcwv6Xw6Qw0jWaelTGDtsHZftjzspwGOfGppSb6txGdu16j8dJtIxBq3xK+JGYt5XA6sUy8w78
XlIeTI9sO+fVLekuqG4Vch7Md5eM//dAbtMCpElC01mBkXKWbFsK+yshqBBpl/7lbWmJqoT5mB85
OLjiobt1BKPd9TBXXUgiBSxfgAd34uKKJ9fFfVC2+grvUkclpsptXWNDVIWvxg6X2YZA+oYBBIo4
PxUYhgKvAZzysqI240OAsMNBl7B9BMblL23X3btZZvkfL3j+cX25+yOrWiZ5U1DLE1BLadLnJaJR
tRxFm21q9oNhDGD3YoTrrUG9wMq4NE6BtBlVPAgkA8U1gdePnoXb48Uzekx6/38jxcovDyN/qvGI
EdaR11M5PrbFInhng9LKJDDTu4dH3/uI2q6DRZ7OI6sKx1Wid5WWmTw88Mo6/Wd4ZJz+pJ9alW2t
klv6FHbELfIvEh03KixzRCFxTFvLkuxhMMUoU7cFh/HvfYU9EVDUHqDR0itWQLBuu+W6x8Yk4z2f
hct5CqB//CVOAEf5izhETRIcanukcJm6TOisE7zkekFYKcQrvIW6Hm+G5DXkGEh4j5zlx2XP8PHj
zr1Kdl509L16gT7CP+bGKgHOiePZGCOOtvqP74QVKsO/GwLNRaB0r+WNyrwFSBpKiSaPYdMhlhI0
+1wJPd2zsw8gCxqqSZPotCBh+07rEFQw8Xos/FO0OTywMCYzzg1Hpg7IZYPiO61BtopEXq5/mOBa
MP3EbrvohanTrzc73CfL/BxA5ewF6ZB5els+jNUJ0oHsTp49jqYeMAUOPjVFLCTFFMmSgpkdfqjS
3X8nIeqCbn0kuBCXy1BDdzyoEVEPjs/aqK9fSivuObVdp+pbTIyhnw720qQlSR3q0p0DxDJZiw3n
9393Tg7hSQzGu3YhvscL2YXMYQypk9GtBx22/qZpi2CIQJRjsLV7yJ5qS4nCpvpN4f16uEq24Q8O
FbC1WgWg03f8w/DyaJoX6+GkFtk+zU7acperA6Bmtb7JnfogaPHEx6rUvenUJzLKQwqASqdyLU4z
MDCvQSWBnkeepNiz0wUf1HtPzjy99hq+v66aJ+EUtf+lMalY8rto7sa+vXygXOyLew9M4/ATSuGw
QtyqXEWuvoeh20bbb9GzjLLLwHfiHTKFWNAnQXUC25llEDjL0tvPkyeuc2NDD1ncoFlDimGTelfc
IUyx3DtGsvQyngI27r5XynxLawlOsTTCIbXNGCuGZLuC0j9O1VHGZBUObkjwAmEeqNJexblGoNmf
37Sm0wV9VFJwa+wWrQlIRgLZ7q7hRcgwRY4RdMDLMUz36qMDoxJB/jrfiCWCFSO+cnSWB6yHQHoy
rjSI2QpsQDLOLxMdSvrphiu1EBrQxIi+ZqvIWiXhzsmUVnCE02hcutIzhzmzvOJlcf7OFh33Gyt+
fo+Mx/psbsOzE8wjTAqQbldbQiB7dzTXkX1b3l4zxVSaArwvNiObofuRKdUxKPlJUB0qVT4uPWz1
J2551tBJMl0wi72phz0dtxLrj39j9Tjc3M8s+SEDwXw4xedzdZBEpNn+gqlvx6ot74lVUWefGEh6
iraKN8cXfAN/cDCcPxpsjeGej2v+X93uM+EJvTHFyRFlwJHxMvSlpbaEscUF6sOMwuspCu/AkOZo
WM9Ory00b0p55/vf4csy2oyIYB/lXa620gu//RemrnNW5eQMW6+dhL8k7K2SfrbG8d096zT75USj
ndSIacXwAqYFXcM20Tpetusrjkmx4Sf4knmuGpdDRkOr/POBQYHcDcIzIbNMahlwRU1tRgolqS5e
aw+KEXjqggIfsiCb1MY5DGfjUvfwoWX3nspxokV7ES2Y2CHasaBRY1ihVGCo80ly4SP/8r28LAwb
1r4A9jhwccolr5dOBZ7HPurZeOtwmCU9onO4KHmhaWPIl9/i45QnNTUdUHYgLduDlxSCAFejvfGM
Pt3Rs4Iu+CUaeLOp72jJap0FKy9iDo/R8Vy8IgJJsU5MSsc+CxXB03g3OISRPsPDqOwGD+4wPNmC
RwRT3q3JNy033BH6d6gUPhXzqhasYagGhMY8tYAKYvciP1t2cnnpRGZi6Hqsoeg6USz8D5Q3ql75
ScdG0bRYfOGcO8qW0087oo68YtJCg1aVCvM4ccngGomZdFuiaG6PdTFNDQNZyh9TyHlbfJcRp6oR
yA8LvlA+L+n99yKtRodnKXUEpeXIjt1In2uIbwCIkUpsJR2gNgRbTIrtgNDBUoRdkwB5Y2j6EzBY
yyumuAPLJncuI4BrGYDNK7BKNZUjQotUzTYZeSmmE+vF6lWz6SY5WtulQvK6HdlehyV0JHgFGjNN
ZwU8gObQJwDR5sF1vI5AOCQboRDO7b443uriHq8dFKs+CDQOFeS7YjljCeG/mmp4U1hJkSHvue0O
A7WqQfJKi+IdVEsVFThmgXE4Q3qixdZvdUB4Wo4fHKD9Rcfdnzdzld47yjVkbfzWrRmBdbYj45E+
gze3GlAtsEX9diwgvrkSmtDF37zWvMiFRTZxEFuAgGtI2kdwm228oIgGa7QHlAHOi2s/M0Amz5H/
fgo7MTECwC9EoK1o65UJpNNjdZALcc++WlAdmJQrlYe6+7NCUlu0xSaxs7iX7whHzPsDSes8WRSW
LGfexfAbhK/2isU9dbNo+8gxNgD47m+/w1e1j6iRS61djN6BLuEeBFWQFOaVv1EspGLLVk14OPih
6vLUmYD7WrBIo54u9s8TwxMCh6uTYMGhFFermPbDLeCWnc1vHeSMiD3bWLJ59j9atyTCWRez1NJJ
NOHU0eFNmm/wPWDUHN14TIbv+bHK06IVV5k4fxbS6Y8LVjrJgyovFeuZKCIrwQj4N9Qgi0yOfIRo
ZdmO6w4mtwqNCb1+KK2g6dK2hSgIcBZA2uUmZsdiKskTBBPiNHAMAu0AYjD7+MoThpCbil8xbqUl
9wf4Eae9215C3cznIqzk/izRTRYOMrsnY8AeLLeZVyG3QjwgBOVWuhKuxKCcHqfJFPuM4M4PqWFv
ZW4WG4zNnpILbhINGXKS+YhvA0cZ0a64TNLXE9Q7Q6h89XnzNZUFGZWAj8MCk2mPcPWf2ny+OPBT
ZXgr153Ck/VteXugdipX9SSYkNb4XJMQ80tIdn0affshohKKpTRsfb5I4OQZBWhmNjGByRTfzfTM
fih9+Wa4Uof6JGr1no6p6U3hRp4FlSWeYsw8H1Qmt/op1GwszcKupUUPM68q6C5GjYGqoh7BV01e
1W70hJH2H5/qIOFdFTxblbrX1c0RItqCSov/oPzp5UOUaYGCQlU3TBjuenYTmPORC+DkRtFYwZTr
F+H5WxsYzfOoEYiK0e7p8BMO/uL6IxMkCh7t8ds7vucIZqRVbNohToxIc5aB54xV+jJyceq289lX
91E3mLXA9M2zL/ftVV/Bd8YZIbq/eIBwdj4MMdM5IXJ2ulSSy1cWr1C4vTiO6rcx8jdMYJdNWtCP
ke8Zm87P+eELMcHZC4T143+7ZKgP06W5xdsHD8Jm9/wL2qrAndz4Do98M+8QcgeGKJQ96WSlTrf8
OFp5mZERwM87smzrblo7ftO7g8isQwirC5SNAF0nqEGzfWKRP+V5YTE4SSeX6xGWuqY8cj+X4YJb
/xIIOFxIteH8HjKXrSqdXB4vMe6CFh/XecOnEps7s5lFU0MOvz0JbHKwHiqY/ryW0B1YsIYPkQqH
tou9MuGQNXgWFTkiMHwiN6rY5ovlCNg1fk5Z/IKaA8Rm2SrQoC0NPQfil1wh706lyAPDqkAvlWoN
CpfNur6p700EZzBxKcmijiui7dKac8OecY0UwSeUSazfJJFqh0W664xDe6XRm34P7Kh8o32YD8gR
EjkWCC3JTGC4cx1xYVGM1PPXKaFcG6SaGPPlygZnsHxuDt0GV3lS91zND23zQHMqMqJ8Ds7XO18U
o7burGEIpXB+IO7e3H9KhLrC3scbg6GWg+wDl9GKodYniALjdpnEzf+7Mr8XDzZ34+ktkIhXjgN5
7b6iQcKYtAtadogCHNqFVPE47ixjQltSSEzckEX4TKQH/iXGI5hYROFvuCAtRIKNKG7rFfNPykOY
iY8OFYnP1wY/pJhzxIedqOzWV/kWVtz3rPZgf7pTHV8G7EbsuB67ZwgeWiFgv3heMB5DgnUhVtZ3
44f9WMQKtPeMERK1wQSWzsE6yfK/WxgJjyE3EYd9xHikyBPeCoaTV9H2OV+rNl3RCQae3J7fvuKE
j4p8QcSimGUkf3jC7ujAFgMmljt5d8f819S1TBV1T0ivGbxe2qcbdnq78s/T3QQWQ9bXPWaLPH/v
N/WdQW4WcQODTuUDog1zmEljGhFDA1GTLz7r/PV/WV1Qm13jNLKsddUenUaF1jIB+605l5Y0TUH+
3nUp38YH3rf0PjCCZUeD88KD9yYZ4iwN9IIGCWabkBmqGAdN0tYnll3kU8Kaf8Zbt5bvOAqK8zHJ
i+I9H9NG45qXiOFNHY9InLBITd5NF+XQ6BScS5WpaIdetA/FYTTpdzch45WcjkPoLoDz2GLnn5kn
RcMN6bl+uGvr0J3fI1oyRGIqS7Qpm4qrM76wj57OguMC4/gsYuYUMtP8UIynH5coCWx/z5rJUeiS
cFDNbn4jLvMhGl3dZhKNezMwG+xt3TPnwDtDiS9vCN3lg7chG0mx6GnvFccXtObXV/F7giPN/8O3
a79Z7CgtRT+G/CVuR7+ZHkIspkbeuUUmn7B7IgGTn/nyKLnSnW1BjTmKd/1mZXyQqjtg9hBxOj4r
y1wU0lKHJHJpxsVYhCG5fcuz0nuIcXa/MqsyfGomYslPiVPMdp9Y5fW+KJLJzD1FB4G5vPnWtXXX
CTmFkUoSQvK3K1olISowKQ5YpHmzFLisoCWcpRAMWgDV/YZJm5aJq7SAqYN7d0GEN6GTkC/mOgrL
iZTbnkrHzQAI7cxnvgaWrDTQQq20AwLT9zU1yvbcRYhnPuzi2zwIR/zaBwdYXa3lS0dBn+0RUuud
ff1t9w+pRen1HX0+yaeeqAziXSq9mCuTLT2zJgETyw/rfQ1BX6F5lJeAILYOVi4tYUKtKTNvWuMM
dVHNUm0dnoMWYhKoK5klD9oOKXLQGay85zUxXTOz6gHEXnGptmlodIU4YOgTdnz5uCALPDAnkZXa
Tx/qZ/OB9v6DBVRzZrNAzgyPg6+NMl4iRXKIY0+JmrQV6OIDLKOaioQgXZSvxYIjrO0J4pwwFW7/
fgmqvP8T8beONP2apKifdMqLatAXWWFLNHb35s7lfcW91fLR6U4RAv/cfLrcwEeLN8Ao52VHR1iF
mXdWkzrnsSHG+M2bOBm9gn5ezKizN/U/SHmOUEPzZ05Xj0BDItQ+3QRqo0Hx2MqvS6mi7VsyAGQW
IjkJ5LEYY60JCPyIzn582pxAYSD9Beq9vu2n352ffT/vm5VJmMgPdE34ASqMn1YS481OLUVF7KVv
2rfz6/k0gGZdVoxmjEvec5rC78nXsu+RMyQLG5oLUdamkzzF0YfrkZkQe8C7sG1uYTe4fwR70X00
07j6GmfWQp1J/fA+g27sVBiTlGxr1R6owNAZHC1ZVTeplTHt0I+58/jITe33crCy88MGHgr7Ut05
Kwu1QOKs0d/BtwZa+dJGw02kHicjzRWy2IoOkUTIM0ZjCShsN4nNWSZDxFte56oQ/AOMLlzdgJTG
RzlVf3rDy15HCp3LHJpTZhmso81Pv0UsHv1kygluiXu+4U4aCKF3VYaFLX/sV1yVcyn0eexKI1f2
WgmYdeNN2EG5mrQgBR+4f++NP01vnBAxi0cO/L8Iw9sOli647m0Fqy1Caupztu/3D+57RX7p3+JW
6MqlW4kL6tlcprazh5NVni2gVNm582rUUQ8/1Qyom7smdetTrZW/ytH+XtVh/8KCQC3gqS1iUJAa
kJyWqvq9FufqCsV1I6GHqFRTxVi/wG6u9xtkwDwwPsEAEd0fg5SxiVLvZKq9GDDcrl3uieD1/9yD
beaxMS1eaYNJuKe3HX3dkjVpaCo67vuUTeiAkhikxByqA4GS/zHdnSifuU11ZwT7rd1oBynba9av
KHewIvbzo2a9ahbaYh7Z64N9SoCz/Bn1J676bBPhdmmsfWi3+WtT1rayuCckXvfzz3emY4R/0CNG
h9nX9TA86F7icamZckxU8Qn1mYONB9SYKUVjlC3/q0c4Eon/PR3h751buzxGSArV4W3PBv3QZRrj
hooG5AwoUwiUr3JS6Nut1nq1NtazHYhT2o2OiRws7BVuMVeS+st3JeWGlMwe8EqUk/SCI7r0SDIN
JcsT0Ri9YX+Aq3Dl32QI1zqqMjAadLEJdlRHkDZkUexm1F1cfmPR64QOqrzee6GGkdXWobqQ+wZb
Rc3yHmedr5i3DFTtBZuoTdXNf6MOT6ZNqxwQ3PoYQYFxQS0zBPnbzJHtz6dR6s66s0Oi7UZTZr12
40RBwrOEotImkA4K8mLNY9OZtJ2kxeoFKCxQqpZa0Ue0zHFF6DsWb5ysgJ1HJHhqXDfclLTv6c7l
X4dbErW6U+q7nUcUgIma7IvnMZ6GtMkMgYkWg3T9R9hI9CHpDqT4h2yrpkXmTk+4mg9sE16JxAcB
qY6RiSGkKTCDNOMRk+PDKT+0L+JFwUDrZBQhdUfwLtDtk4QAgfbJsZ3W81l1MEwjoONRb1uuEeDo
88kqwF+X/FCObBE1DyDwizMk7CX47Lh6Ub2y67qsyQvfpwML8H68UGr8feJcntp9I5OIomqALOS8
Bd/9o3jJ0rrCYqOjbSKnZf4uCMY4KugVRTwoUjqMFnycIoj1DrDVl7WSiZYRJ28+1swNXIOf88FZ
QMSAyxYFO3GEc3AOgX8oU1nLvj7qEMiPfdQbzxM2nQ9yV9MaBTo/h79sizL9m49iAP+oaCAlneUy
Wb8qm9ExNIw6DLIH4dDo9+k=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
