{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520982349961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520982349965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 19:05:49 2018 " "Processing started: Tue Mar 13 19:05:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520982349965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1520982349965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part3 -c part3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1520982349965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_7_1200mv_85c_slow.vo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_7_1200mv_85c_slow.vo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350342 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_7_1200mv_0c_slow.vo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_7_1200mv_0c_slow.vo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_min_1200mv_0c_fast.vo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_min_1200mv_0c_fast.vo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3.vo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3.vo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350458 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_7_1200mv_85c_v_slow.sdo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_7_1200mv_85c_v_slow.sdo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_7_1200mv_0c_v_slow.sdo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_7_1200mv_0c_v_slow.sdo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_min_1200mv_0c_v_fast.sdo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_min_1200mv_0c_v_fast.sdo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_v.sdo /courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/ simulation " "Generated file part3_v.sdo in folder \"/courses/courses/cscb58w18/sunyuan8/labs/lab6/part3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1520982350579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1325 " "Peak virtual memory: 1325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520982350667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 19:05:50 2018 " "Processing ended: Tue Mar 13 19:05:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520982350667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520982350667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520982350667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1520982350667 ""}
