# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../../hdlscr/ca_core.vhd"
vhdl xil_defaultlib  "../../../../../../hdlscr/cell.vhd"
vhdl xil_defaultlib  "../../../../../../hdlscr/grid.vhd"
vhdl xil_defaultlib  "../../../../../../sim/ca_core_tb.vhd"

# Do not sort compile order
nosort
