\subsection{pll\+\_\+reconfig\+\_\+module.\+vhd}
\label{pll__reconfig__module_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/pll\+\_\+reconfig\+\_\+module.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/pll\+\_\+reconfig\+\_\+module.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- megafunction wizard: %ALTPLL\_RECONFIG%}
00002 \textcolor{keyword}{-- GENERATION: STANDARD}
00003 \textcolor{keyword}{-- VERSION: WM1.0}
00004 \textcolor{keyword}{-- MODULE: altpll\_reconfig }
00005 
00006 \textcolor{keyword}{-- ============================================================}
00007 \textcolor{keyword}{-- File Name: pll\_reconfig\_module.vhd}
00008 \textcolor{keyword}{-- Megafunction Name(s):}
00009 \textcolor{keyword}{--          altpll\_reconfig}
00010 \textcolor{keyword}{--}
00011 \textcolor{keyword}{-- Simulation Library Files(s):}
00012 \textcolor{keyword}{--          }
00013 \textcolor{keyword}{-- ============================================================}
00014 \textcolor{keyword}{-- ************************************************************}
00015 \textcolor{keyword}{-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!}
00016 \textcolor{keyword}{--}
00017 \textcolor{keyword}{-- 15.1.2 Build 193 02/01/2016 SJ Lite Edition}
00018 \textcolor{keyword}{-- ************************************************************}
00019 
00020 
00021 \textcolor{keyword}{--Copyright (C) 1991-2016 Altera Corporation. All rights reserved.}
00022 \textcolor{keyword}{--Your use of Altera Corporation's design tools, logic functions }
00023 \textcolor{keyword}{--and other software and tools, and its AMPP partner logic }
00024 \textcolor{keyword}{--functions, and any output files from any of the foregoing }
00025 \textcolor{keyword}{--(including device programming or simulation files), and any }
00026 \textcolor{keyword}{--associated documentation or information are expressly subject }
00027 \textcolor{keyword}{--to the terms and conditions of the Altera Program License }
00028 \textcolor{keyword}{--Subscription Agreement, the Altera Quartus Prime License Agreement,}
00029 \textcolor{keyword}{--the Altera MegaCore Function License Agreement, or other }
00030 \textcolor{keyword}{--applicable license agreement, including, without limitation, }
00031 \textcolor{keyword}{--that your use is for the sole purpose of programming logic }
00032 \textcolor{keyword}{--devices manufactured by Altera and sold by Altera or its }
00033 \textcolor{keyword}{--authorized distributors.  Please refer to the applicable }
00034 \textcolor{keyword}{--agreement for further details.}
00035 
00036 
00037 \textcolor{keyword}{--altpll\_reconfig CBX\_AUTO\_BLACKBOX="ALL" device\_family="Cyclone IV E" busy clock counter\_param
       counter\_type data\_in data\_out pll\_areset pll\_areset\_in pll\_configupdate pll\_scanclk pll\_scanclkena pll\_scandata
       pll\_scandataout pll\_scandone read\_param reconfig reset reset\_rom\_address rom\_address\_out rom\_data\_in write\_from\_rom
       write\_param write\_rom\_ena}
00038 \textcolor{keyword}{--VERSION\_BEGIN 15.1 cbx\_altera\_syncram\_nd\_impl 2016:02:01:19:04:59:SJ cbx\_altpll\_reconfig
       2016:02:01:19:04:59:SJ cbx\_altsyncram 2016:02:01:19:04:59:SJ cbx\_cycloneii 2016:02:01:19:04:59:SJ cbx\_lpm\_add\_sub
       2016:02:01:19:04:59:SJ cbx\_lpm\_compare 2016:02:01:19:04:59:SJ cbx\_lpm\_counter 2016:02:01:19:04:59:SJ cbx\_lpm\_decode
       2016:02:01:19:04:59:SJ cbx\_lpm\_mux 2016:02:01:19:04:59:SJ cbx\_mgl 2016:02:01:19:07:00:SJ cbx\_nadder
       2016:02:01:19:04:59:SJ cbx\_stratix 2016:02:01:19:05:00:SJ cbx\_stratixii 2016:02:01:19:05:00:SJ cbx\_stratixiii
       2016:02:01:19:05:00:SJ cbx\_stratixv 2016:02:01:19:05:00:SJ cbx\_util\_mgl 2016:02:01:19:04:59:SJ  VERSION\_END}
00039 
00040 \textcolor{vhdlkeyword}{ LIBRARY }\textcolor{keywordflow}{altera\_mf};
00041 \textcolor{vhdlkeyword}{ USE }\textcolor{keywordflow}{altera\_mf.all};
00042 
00043 \textcolor{vhdlkeyword}{ LIBRARY }\textcolor{keywordflow}{cycloneive};
00044 \textcolor{vhdlkeyword}{ USE }\textcolor{keywordflow}{cycloneive.all};
00045 
00046 \textcolor{vhdlkeyword}{ LIBRARY }\textcolor{keywordflow}{lpm};
00047 \textcolor{vhdlkeyword}{ USE }\textcolor{keywordflow}{lpm.all};
00048 
00049 \textcolor{keyword}{--synthesis\_resources = altsyncram 1 lpm\_add\_sub 2 lpm\_compare 1 lpm\_counter 8 lpm\_decode 1 lut 3 reg 102 }
00050 \textcolor{vhdlkeyword}{ LIBRARY }\textcolor{keywordflow}{ieee};
00051 \textcolor{vhdlkeyword}{ USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00052 
00053 \textcolor{keywordflow}{ ENTITY  }pll_reconfig_module_pllrcfg_ok11 \textcolor{keywordflow}{IS} 
00054      \textcolor{keywordflow}{PORT} 
00055      \textcolor{vhdlchar}{(} 
00056          \textcolor{vhdlchar}{busy}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00057          \textcolor{vhdlchar}{clock}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC};
00058          \textcolor{vhdlchar}{counter_param}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00059          \textcolor{vhdlchar}{counter_type}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00060          \textcolor{vhdlchar}{data_in}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00061          \textcolor{vhdlchar}{data_out}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00062          \textcolor{vhdlchar}{pll_areset} \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00063          \textcolor{vhdlchar}{pll_areset_in}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00064          \textcolor{vhdlchar}{pll_configupdate}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00065          \textcolor{vhdlchar}{pll_scanclk}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00066          \textcolor{vhdlchar}{pll_scanclkena} \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00067          \textcolor{vhdlchar}{pll_scandata}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC};
00068          \textcolor{vhdlchar}{pll_scandataout}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00069          \textcolor{vhdlchar}{pll_scandone}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00070          \textcolor{vhdlchar}{read_param} \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00071          \textcolor{vhdlchar}{reconfig}   \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00072          \textcolor{vhdlchar}{reset}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC};
00073          \textcolor{vhdlchar}{reset_rom_address}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00074          \textcolor{vhdlchar}{rom_address_out}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00075          \textcolor{vhdlchar}{rom_data_in}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00076          \textcolor{vhdlchar}{write_from_rom} \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00077          \textcolor{vhdlchar}{write_param}    \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{IN}  \textcolor{comment}{STD\_LOGIC} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00078          \textcolor{vhdlchar}{write_rom_ena}  \textcolor{vhdlchar}{:}   \textcolor{keywordflow}{OUT}  \textcolor{comment}{STD\_LOGIC}
00079      \textcolor{vhdlchar}{)}; 
00080  \textcolor{keywordflow}{END} \textcolor{vhdlchar}{pll\_reconfig\_module\_pllrcfg\_ok11};
00081 
00082  \textcolor{keywordflow}{ARCHITECTURE} RTL \textcolor{keywordflow}{OF} pll_reconfig_module_pllrcfg_ok11 IS
00083 
00084      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{synthesis_clearbox} \textcolor{vhdlchar}{:} \textcolor{comment}{natural};
00085      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{synthesis_clearbox} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{RTL} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{ARCHITECTURE} \textcolor{keywordflow}{IS} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00086      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{vhdlchar}{:} \textcolor{comment}{string};
00087      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{RTL} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{ARCHITECTURE} \textcolor{keywordflow}{IS} \textcolor{keyword}{"ADV\_NETLIST\_OPT\_ALLOWED="}\textcolor{keyword}{"NEVER\_ALLOW"}\textcolor{keyword}{
      ";suppress\_da\_rule\_internal=C106;\{-to le\_comb10\} PLL\_SCAN\_RECONFIG\_COUNTER\_REMAP\_LCELL=2;\{-to le\_comb8\}
       PLL\_SCAN\_RECONFIG\_COUNTER\_REMAP\_LCELL=0;\{-to le\_comb9\} PLL\_SCAN\_RECONFIG\_COUNTER\_REMAP\_LCELL=1"};
00088 
00089      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_altsyncram4_data_a}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00090      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_altsyncram4_q_a}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00091      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_le_comb10_combout} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00092      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_le_comb8_combout}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00093      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_le_comb9_combout}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00094      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_from_rom}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00095 \textcolor{keyword}{     -- synopsys translate\_off}
00096       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}
00097 \textcolor{keyword}{     -- synopsys translate\_on}
00098      ;
00099      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_from_rom2} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00100 \textcolor{keyword}{     -- synopsys translate\_off}
00101       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}
00102 \textcolor{keyword}{     -- synopsys translate\_on}
00103      ;
00104      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{areset_init_state_1}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00105 \textcolor{keyword}{     -- synopsys translate\_off}
00106       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00107 \textcolor{keyword}{     -- synopsys translate\_on}
00108      ;
00109      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{areset_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00110 \textcolor{keyword}{     -- synopsys translate\_off}
00111       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00112 \textcolor{keyword}{     -- synopsys translate\_on}
00113      ;
00114      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C0_data_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00115 \textcolor{keyword}{     -- synopsys translate\_off}
00116       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00117 \textcolor{keyword}{     -- synopsys translate\_on}
00118      ;
00119      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C0_ena_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00120 \textcolor{keyword}{     -- synopsys translate\_off}
00121       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00122 \textcolor{keyword}{     -- synopsys translate\_on}
00123      ;
00124      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C1_data_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00125 \textcolor{keyword}{     -- synopsys translate\_off}
00126       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00127 \textcolor{keyword}{     -- synopsys translate\_on}
00128      ;
00129      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C1_ena_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00130 \textcolor{keyword}{     -- synopsys translate\_off}
00131       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00132 \textcolor{keyword}{     -- synopsys translate\_on}
00133      ;
00134      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_C1_ena_state_w_lg_q1786w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00135      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C2_data_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00136 \textcolor{keyword}{     -- synopsys translate\_off}
00137       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00138 \textcolor{keyword}{     -- synopsys translate\_on}
00139      ;
00140      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C2_ena_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00141 \textcolor{keyword}{     -- synopsys translate\_off}
00142       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00143 \textcolor{keyword}{     -- synopsys translate\_on}
00144      ;
00145      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_C2_ena_state_w_lg_q1787w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00146      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C3_data_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00147 \textcolor{keyword}{     -- synopsys translate\_off}
00148       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00149 \textcolor{keyword}{     -- synopsys translate\_on}
00150      ;
00151      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C3_ena_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00152 \textcolor{keyword}{     -- synopsys translate\_off}
00153       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00154 \textcolor{keyword}{     -- synopsys translate\_on}
00155      ;
00156      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C4_data_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00157 \textcolor{keyword}{     -- synopsys translate\_off}
00158       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00159 \textcolor{keyword}{     -- synopsys translate\_on}
00160      ;
00161      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{C4_ena_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00162 \textcolor{keyword}{     -- synopsys translate\_off}
00163       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00164 \textcolor{keyword}{     -- synopsys translate\_on}
00165      ;
00166      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{configupdate2_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00167 \textcolor{keyword}{     -- synopsys translate\_off}
00168       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00169 \textcolor{keyword}{     -- synopsys translate\_on}
00170      ;
00171      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{configupdate3_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00172 \textcolor{keyword}{     -- synopsys translate\_off}
00173       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00174 \textcolor{keyword}{     -- synopsys translate\_on}
00175      ;
00176      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_configupdate3_state_w_lg_q1879w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00177      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{configupdate_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00178 \textcolor{keyword}{     -- synopsys translate\_off}
00179       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00180 \textcolor{keyword}{     -- synopsys translate\_on}
00181      ;
00182      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{counter_param_latch_reg}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00183 \textcolor{keyword}{     -- synopsys translate\_off}
00184       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}
00185 \textcolor{keyword}{     -- synopsys translate\_on}
00186      ;
00187      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{counter_type_latch_reg} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00188 \textcolor{keyword}{     -- synopsys translate\_off}
00189       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}
00190 \textcolor{keyword}{     -- synopsys translate\_on}
00191      ;
00192      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{idle_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00193 \textcolor{keyword}{     -- synopsys translate\_off}
00194       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00195 \textcolor{keyword}{     -- synopsys translate\_on}
00196      ;
00197      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{idle_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00198 
00199      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_w_lg_q1743w1744w1745w1746w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00200      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_q1743w1744w1745w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00201      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_q1743w1744w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00202      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_q1743w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00203      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_q1672w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00204      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w1747w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00205      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w1747w1748w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00206      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w1747w1748w1749w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00207      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_w1747w1748w1749w1750w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00208      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data0}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00209 \textcolor{keyword}{     -- synopsys translate\_off}
00210       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00211 \textcolor{keyword}{     -- synopsys translate\_on}
00212      ;
00213      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data1}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00214 \textcolor{keyword}{     -- synopsys translate\_off}
00215       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00216 \textcolor{keyword}{     -- synopsys translate\_on}
00217      ;
00218      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data2}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00219 \textcolor{keyword}{     -- synopsys translate\_off}
00220       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00221 \textcolor{keyword}{     -- synopsys translate\_on}
00222      ;
00223      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data3}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00224 \textcolor{keyword}{     -- synopsys translate\_off}
00225       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00226 \textcolor{keyword}{     -- synopsys translate\_on}
00227      ;
00228      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data4}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00229 \textcolor{keyword}{     -- synopsys translate\_off}
00230       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00231 \textcolor{keyword}{     -- synopsys translate\_on}
00232      ;
00233      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data5}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00234 \textcolor{keyword}{     -- synopsys translate\_off}
00235       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00236 \textcolor{keyword}{     -- synopsys translate\_on}
00237      ;
00238      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data6}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00239 \textcolor{keyword}{     -- synopsys translate\_off}
00240       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00241 \textcolor{keyword}{     -- synopsys translate\_on}
00242      ;
00243      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data7}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00244 \textcolor{keyword}{     -- synopsys translate\_off}
00245       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00246 \textcolor{keyword}{     -- synopsys translate\_on}
00247      ;
00248      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data8}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00249 \textcolor{keyword}{     -- synopsys translate\_off}
00250       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00251 \textcolor{keyword}{     -- synopsys translate\_on}
00252      ;
00253      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data9}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00254 \textcolor{keyword}{     -- synopsys translate\_off}
00255       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00256 \textcolor{keyword}{     -- synopsys translate\_on}
00257      ;
00258      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data10} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00259 \textcolor{keyword}{     -- synopsys translate\_off}
00260       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00261 \textcolor{keyword}{     -- synopsys translate\_on}
00262      ;
00263      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data11} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00264 \textcolor{keyword}{     -- synopsys translate\_off}
00265       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00266 \textcolor{keyword}{     -- synopsys translate\_on}
00267      ;
00268      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data12} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00269 \textcolor{keyword}{     -- synopsys translate\_off}
00270       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00271 \textcolor{keyword}{     -- synopsys translate\_on}
00272      ;
00273      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data13} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00274 \textcolor{keyword}{     -- synopsys translate\_off}
00275       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00276 \textcolor{keyword}{     -- synopsys translate\_on}
00277      ;
00278      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data14} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00279 \textcolor{keyword}{     -- synopsys translate\_off}
00280       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00281 \textcolor{keyword}{     -- synopsys translate\_on}
00282      ;
00283      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data15} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00284 \textcolor{keyword}{     -- synopsys translate\_off}
00285       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00286 \textcolor{keyword}{     -- synopsys translate\_on}
00287      ;
00288      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data16} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00289 \textcolor{keyword}{     -- synopsys translate\_off}
00290       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00291 \textcolor{keyword}{     -- synopsys translate\_on}
00292      ;
00293      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{nominal_data17} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00294 \textcolor{keyword}{     -- synopsys translate\_off}
00295       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00296 \textcolor{keyword}{     -- synopsys translate\_on}
00297      ;
00298      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_data_nominal_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00299 \textcolor{keyword}{     -- synopsys translate\_off}
00300       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00301 \textcolor{keyword}{     -- synopsys translate\_on}
00302      ;
00303      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_data_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00304 
00305      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_data_nominal_state_w_lg_q1772w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00306      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_data_nominal_state_w_lg_q1686w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00307      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_data_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00308 \textcolor{keyword}{     -- synopsys translate\_off}
00309       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00310 \textcolor{keyword}{     -- synopsys translate\_on}
00311      ;
00312      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_data_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00313 
00314      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1765w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00315      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1678w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00316      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_first_nominal_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00317 \textcolor{keyword}{     -- synopsys translate\_off}
00318       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00319 \textcolor{keyword}{     -- synopsys translate\_on}
00320      ;
00321      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_first_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00322 
00323      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_nominal_state_w_lg_q1773w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00324      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_nominal_state_w_lg_q1684w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00325      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_first_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00326 \textcolor{keyword}{     -- synopsys translate\_off}
00327       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00328 \textcolor{keyword}{     -- synopsys translate\_on}
00329      ;
00330      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_first_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00331 
00332      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1766w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00333      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1676w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00334      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_state_w_lg_w_lg_w_lg_q1894w1895w1896w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00335      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_state_w_lg_w_lg_q1894w1895w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00336      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1894w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00337      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_init_nominal_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00338 \textcolor{keyword}{     -- synopsys translate\_off}
00339       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00340 \textcolor{keyword}{     -- synopsys translate\_on}
00341      ;
00342      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_init_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00343 
00344      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_init_nominal_state_w_lg_q1682w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00345      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_init_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00346 \textcolor{keyword}{     -- synopsys translate\_off}
00347       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00348 \textcolor{keyword}{     -- synopsys translate\_on}
00349      ;
00350      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_init_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00351 
00352      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1674w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00353      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1891w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00354      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_last_nominal_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00355 \textcolor{keyword}{     -- synopsys translate\_off}
00356       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00357 \textcolor{keyword}{     -- synopsys translate\_on}
00358      ;
00359      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_last_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00360 
00361      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_last_nominal_state_w_lg_q1917w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00362      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_last_nominal_state_w_lg_q1688w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00363      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_last_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00364 \textcolor{keyword}{     -- synopsys translate\_off}
00365       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00366 \textcolor{keyword}{     -- synopsys translate\_on}
00367      ;
00368      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{read_last_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00369 
00370      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_read_last_state_w_lg_q1680w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00371      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_counter_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00372 \textcolor{keyword}{     -- synopsys translate\_off}
00373       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00374 \textcolor{keyword}{     -- synopsys translate\_on}
00375      ;
00376      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_counter_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00377 
00378      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_counter_state_w_lg_q1700w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00379      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_init_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00380 \textcolor{keyword}{     -- synopsys translate\_off}
00381       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00382 \textcolor{keyword}{     -- synopsys translate\_on}
00383      ;
00384      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_init_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00385 
00386      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_init_state_w_lg_q1698w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00387      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_post_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00388 \textcolor{keyword}{     -- synopsys translate\_off}
00389       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00390 \textcolor{keyword}{     -- synopsys translate\_on}
00391      ;
00392      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_post_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00393 
00394      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_post_state_w_lg_q1849w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00395      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_post_state_w_lg_q1706w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00396      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_seq_data_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00397 \textcolor{keyword}{     -- synopsys translate\_off}
00398       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00399 \textcolor{keyword}{     -- synopsys translate\_on}
00400      ;
00401      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_seq_data_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00402 
00403      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_seq_data_state_w_lg_q1704w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00404      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00405 \textcolor{keyword}{     -- synopsys translate\_off}
00406       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00407 \textcolor{keyword}{     -- synopsys translate\_on}
00408      ;
00409      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00410 
00411      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1903w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00412      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1904w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00413      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1702w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00414      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_wait_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00415 \textcolor{keyword}{     -- synopsys translate\_off}
00416       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00417 \textcolor{keyword}{     -- synopsys translate\_on}
00418      ;
00419      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reconfig_wait_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00420 
00421      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_wait_state_w_lg_q1853w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00422      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reconfig_wait_state_w_lg_q1708w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00423      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reset_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00424 \textcolor{keyword}{     -- synopsys translate\_off}
00425       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}
00426 \textcolor{keyword}{     -- synopsys translate\_on}
00427      ;
00428      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{reset_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=HIGH"};
00429 
00430      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_reset_state_w_lg_q1671w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00431      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_data_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00432 \textcolor{keyword}{     -- synopsys translate\_off}
00433       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00434 \textcolor{keyword}{     -- synopsys translate\_on}
00435      ;
00436      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_data_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00437 
00438      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1868w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00439      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1889w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00440      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1897w1933w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00441      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1716w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00442      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1897w1898w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00443      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1929w1930w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00444      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1897w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00445      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1929w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00446      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_first_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00447 \textcolor{keyword}{     -- synopsys translate\_off}
00448       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00449 \textcolor{keyword}{     -- synopsys translate\_on}
00450      ;
00451      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_first_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00452 
00453      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_w_lg_w_lg_q1943w1944w1945w1947w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{
      0}\textcolor{vhdlchar}{)};
00454      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1712w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00455      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_w_lg_q1943w1944w1945w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00456      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_q1943w1944w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00457      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_q1885w1886w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00458      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1943w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00459      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1885w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00460      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_init_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00461 \textcolor{keyword}{     -- synopsys translate\_off}
00462       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00463 \textcolor{keyword}{     -- synopsys translate\_on}
00464      ;
00465      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_init_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00466 
00467      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_init_state_w_lg_q1710w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00468      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_last_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00469 \textcolor{keyword}{     -- synopsys translate\_off}
00470       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00471 \textcolor{keyword}{     -- synopsys translate\_on}
00472      ;
00473      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_last_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00474 
00475      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_last_state_w_lg_q1753w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00476      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_last_state_w_lg_q1720w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00477      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_second_last_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00478 \textcolor{keyword}{     -- synopsys translate\_off}
00479       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00480 \textcolor{keyword}{     -- synopsys translate\_on}
00481      ;
00482      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_second_last_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00483 
00484      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1754w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00485      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1718w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00486      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_second_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00487 \textcolor{keyword}{     -- synopsys translate\_off}
00488       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00489 \textcolor{keyword}{     -- synopsys translate\_on}
00490      ;
00491      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{rom_second_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00492 
00493      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_rom_second_state_w_lg_q1714w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00494      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg0} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00495 \textcolor{keyword}{     -- synopsys translate\_off}
00496       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00497 \textcolor{keyword}{     -- synopsys translate\_on}
00498      ;
00499      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q218w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00500      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q218w219w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00501      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg1} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00502 \textcolor{keyword}{     -- synopsys translate\_off}
00503       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00504 \textcolor{keyword}{     -- synopsys translate\_on}
00505      ;
00506      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q224w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00507      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q224w225w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00508      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg2} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00509 \textcolor{keyword}{     -- synopsys translate\_off}
00510       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00511 \textcolor{keyword}{     -- synopsys translate\_on}
00512      ;
00513      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q229w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00514      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q229w230w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00515      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg3} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00516 \textcolor{keyword}{     -- synopsys translate\_off}
00517       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00518 \textcolor{keyword}{     -- synopsys translate\_on}
00519      ;
00520      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q234w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00521      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q234w235w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00522      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg4} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00523 \textcolor{keyword}{     -- synopsys translate\_off}
00524       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00525 \textcolor{keyword}{     -- synopsys translate\_on}
00526      ;
00527      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q239w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00528      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q239w240w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00529      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg5} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00530 \textcolor{keyword}{     -- synopsys translate\_off}
00531       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00532 \textcolor{keyword}{     -- synopsys translate\_on}
00533      ;
00534      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q244w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00535      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q244w245w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00536      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg6} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00537 \textcolor{keyword}{     -- synopsys translate\_off}
00538       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00539 \textcolor{keyword}{     -- synopsys translate\_on}
00540      ;
00541      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q249w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00542      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q249w250w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00543      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg7} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00544 \textcolor{keyword}{     -- synopsys translate\_off}
00545       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00546 \textcolor{keyword}{     -- synopsys translate\_on}
00547      ;
00548      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q254w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00549      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q254w255w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00550      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg8} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00551 \textcolor{keyword}{     -- synopsys translate\_off}
00552       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00553 \textcolor{keyword}{     -- synopsys translate\_on}
00554      ;
00555      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q259w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00556      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q259w260w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00557      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg9} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00558 \textcolor{keyword}{     -- synopsys translate\_off}
00559       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00560 \textcolor{keyword}{     -- synopsys translate\_on}
00561      ;
00562      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg10}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00563 \textcolor{keyword}{     -- synopsys translate\_off}
00564       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00565 \textcolor{keyword}{     -- synopsys translate\_on}
00566      ;
00567      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg11}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00568 \textcolor{keyword}{     -- synopsys translate\_off}
00569       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00570 \textcolor{keyword}{     -- synopsys translate\_on}
00571      ;
00572      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg12}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00573 \textcolor{keyword}{     -- synopsys translate\_off}
00574       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00575 \textcolor{keyword}{     -- synopsys translate\_on}
00576      ;
00577      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg13}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00578 \textcolor{keyword}{     -- synopsys translate\_off}
00579       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00580 \textcolor{keyword}{     -- synopsys translate\_on}
00581      ;
00582      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg14}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00583 \textcolor{keyword}{     -- synopsys translate\_off}
00584       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00585 \textcolor{keyword}{     -- synopsys translate\_on}
00586      ;
00587      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg15}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00588 \textcolor{keyword}{     -- synopsys translate\_off}
00589       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00590 \textcolor{keyword}{     -- synopsys translate\_on}
00591      ;
00592      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg16}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00593 \textcolor{keyword}{     -- synopsys translate\_off}
00594       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00595 \textcolor{keyword}{     -- synopsys translate\_on}
00596      ;
00597      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg17}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00598 \textcolor{keyword}{     -- synopsys translate\_off}
00599       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00600 \textcolor{keyword}{     -- synopsys translate\_on}
00601      ;
00602      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q262w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00603      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q264w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00604      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q267w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00605      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q270w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00606      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q273w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00607      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q276w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00608      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q279w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00609      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_w_lg_q282w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00610      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_shift_reg_ena} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00611      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{tmp_nominal_data_out_state} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00612 \textcolor{keyword}{     -- synopsys translate\_off}
00613       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00614 \textcolor{keyword}{     -- synopsys translate\_on}
00615      ;
00616      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{tmp_seq_ena_state}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00617 \textcolor{keyword}{     -- synopsys translate\_off}
00618       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00619 \textcolor{keyword}{     -- synopsys translate\_on}
00620      ;
00621      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{write_data_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00622 \textcolor{keyword}{     -- synopsys translate\_off}
00623       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00624 \textcolor{keyword}{     -- synopsys translate\_on}
00625      ;
00626      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{write_data_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00627 
00628      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_data_state_w_lg_q1738w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00629      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_data_state_w_lg_q1692w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00630      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{write_init_nominal_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00631 \textcolor{keyword}{     -- synopsys translate\_off}
00632       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00633 \textcolor{keyword}{     -- synopsys translate\_on}
00634      ;
00635      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{write_init_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00636 
00637      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_init_nominal_state_w_lg_q1694w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00638      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{write_init_state}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00639 \textcolor{keyword}{     -- synopsys translate\_off}
00640       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00641 \textcolor{keyword}{     -- synopsys translate\_on}
00642      ;
00643      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{write_init_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00644 
00645      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_init_state_w_lg_q1690w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00646      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_init_state_w_lg_q1900w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00647      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{write_nominal_state}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC}
00648 \textcolor{keyword}{     -- synopsys translate\_off}
00649       \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}
00650 \textcolor{keyword}{     -- synopsys translate\_on}
00651      ;
00652      \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{ALTERA_ATTRIBUTE} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{write_nominal_state} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{SIGNAL} \textcolor{keywordflow}{IS} \textcolor{keyword}{"POWER\_UP\_LEVEL=LOW"};
00653 
00654      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_nominal_state_w_lg_q1737w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00655      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_write_nominal_state_w_lg_q1696w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00656      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range214w216w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00657      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range221w223w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00658      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range226w228w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00659      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range231w233w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00660      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range236w238w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00661      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range241w243w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00662      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range246w248w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00663      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range251w253w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00664      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range256w258w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00665      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_gnd}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00666      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_dataa}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00667      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_datab}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00668      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_result}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00669      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range214w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00670      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range221w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00671      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range226w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00672      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range231w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00673      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range236w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00674      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range241w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00675      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range246w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00676      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range251w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00677      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub5_w_result_range256w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00678      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub6_dataa}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00679      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_add_sub6_result}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00680      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cmpr7_aeb} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00681      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cmpr7_dataa}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00682      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cmpr7_datab}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00683      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr1_q}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00684      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr12_q}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00685      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr13_q}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00686      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr14_q}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00687      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr15_q}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00688      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr16_q}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00689      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr2_q}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00690      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_cntr3_q}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00691      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_decode11_eq}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00692      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_read_addr_counter_out1934w1935w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00693      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_rom_width_counter_enable1931w1932w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00694      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_addr_counter_out1938w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00695      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_addr_decoder_out1901w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00696      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_c0_wire1828w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00697      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_c1_wire1827w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00698      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_c2_wire1826w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00699      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_c3_wire1825w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00700      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_c4_wire1824w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00701      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_out1887w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00702      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_out1934w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00703      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_addr_decoder_out1893w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00704      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reconfig_addr_counter_out1936w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00705      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_rom_data_in1946w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00706      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_rom_width_counter_enable1931w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00707      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_rotate_addr_counter_out1937w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00708      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable187w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00709      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable179w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00710      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable171w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00711      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable163w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00712      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable155w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00713      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable147w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00714      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable139w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00715      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable131w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00716      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable123w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00717      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_serial_out1948w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00718      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range294w379w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00719      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range284w710w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00720      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_dummy_scandataout1925w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00721      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_pll_scandone1927w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00722      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_done1867w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00723      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_nominal_out217w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00724      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_read_param1742w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00725      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reconfig1740w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00726      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reconfig_done1852w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00727      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reconfig_post_done1848w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00728      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reconfig_width_counter_done1845w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00729      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reset1w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00730      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_reset_rom_address1752w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00731      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_rom_width_counter_done1888w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00732      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00733      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_width_counter_done1764w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00734      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_write_from_rom1739w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00735      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_write_param1741w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00736      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range296w297w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00737      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range286w530w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00738      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1329w1392w1452w1516w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00739      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w1329w1392w1452w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00740      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1361w1422w1483w1550w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00741      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w1329w1392w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00742      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w1361w1422w1483w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00743      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w1329w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00744      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w1361w1422w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00745      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w980w1055w1126w1195w1261w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00746      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w1361w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00747      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w980w1055w1126w1195w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00748      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w1016w1091w1160w1228w1294w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00749      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w980w1055w1126w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00750      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1016w1091w1160w1228w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00751      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w980w1055w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00752      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w1016w1091w1160w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00753      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w980w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00754      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w1016w1091w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00755      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w920w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00756      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w1016w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00757      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w63w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00758      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00759      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w571w672w784w850w951w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00760      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_shift_reg_load_enable60w61w62w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00761      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w423w570w637w749w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00762      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w571w672w784w850w}  \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00763      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_shift_reg_load_enable60w61w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00764      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w423w570w637w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00765      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w_lg_w571w672w784w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00766      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_dummy_scandataout1926w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00767      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable60w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00768      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w301w378w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00769      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w381w495w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00770      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w423w570w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00771      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w571w672w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00772      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_lg_w675w885w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00773      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_counter_enable} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00774      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_counter_out} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00775      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_counter_sload} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00776      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_counter_sload_value} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00777      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{addr_decoder_out} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00778      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{c0_wire} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00779      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{c1_wire} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00780      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{c2_wire} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00781      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{c3_wire} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00782      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{c4_wire} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00783      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{const_scan_chain_size} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00784      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{counter_param_latch} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00785      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{counter_type_latch} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00786      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{cuda_combout_wire} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00787      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{dummy_scandataout} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00788      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{encode_out} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00789      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{input_latch_enable} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00790      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{power_up} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00791      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_counter_done} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00792      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_counter_enable} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00793      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_counter_out} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00794      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_counter_sload} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00795      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_counter_sload_value} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00796      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_addr_decoder_out} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00797      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{read_nominal_out} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00798      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_addr_counter_enable} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00799      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_addr_counter_out} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00800      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_addr_counter_sload} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00801      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_addr_counter_sload_value} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00802      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_done} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00803      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_post_done} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00804      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_width_counter_done} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00805      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_width_counter_enable} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00806      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_width_counter_sload} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00807      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{reconfig_width_counter_sload_value} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00808      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_width_counter_done} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00809      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_width_counter_enable} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00810      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_width_counter_sload} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00811      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rom_width_counter_sload_value} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00812      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_addr_counter_enable} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00813      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_addr_counter_out} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00814      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_addr_counter_sload} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00815      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_addr_counter_sload_value} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00816      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_decoder_wires} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00817      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_width_counter_done} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00818      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_width_counter_enable} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00819      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_width_counter_sload} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00820      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{rotate_width_counter_sload_value} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00821      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{scan_cache_address} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00822      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{scan_cache_in} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00823      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{scan_cache_out} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00824      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{scan_cache_write_enable} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00825      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_bypass_LF_unused} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00826      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_c} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00827      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_high_i_postscale} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00828      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_low_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00829      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_nominal_count} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00830      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_param_odd_CP_unused} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00831      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_c0} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00832      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_c1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00833      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_c2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00834      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_c3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00835      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_c4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00836      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_cplf} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00837      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_m} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00838      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_n} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00839      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{sel_type_vco} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00840      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{seq_addr_wire} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00841      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{seq_sload_value} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00842      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00843      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00844      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00845      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_serial_in} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00846      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_serial_out} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00847      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00848      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00849      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{shift_reg_width_select} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00850      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1019w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00851      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00852      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00853      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00854      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00855      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00856      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00857      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00858      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00859      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00860      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00861      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00862      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00863      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00864      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00865      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00866      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1565w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00867      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w1592w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00868      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w301w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00869      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w341w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00870      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w381w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00871      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w423w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00872      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00873      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00874      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00875      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w571w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00876      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00877      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00878      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w64w} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00879      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w675w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00880      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w713w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00881      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00882      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00883      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00884      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00885      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00886      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00887      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00888      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{w981w} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC};
00889      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_counter_done} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC};
00890      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_counter_enable} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC};
00891      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_counter_sload} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00892      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_counter_sload_value} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00893      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_decoder_out} \textcolor{vhdlchar}{:}    \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00894      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{width_decoder_select} \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00895      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_counter_param_latch_range294w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00896      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_counter_param_latch_range296w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00897      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_counter_type_latch_range284w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00898      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_counter_type_latch_range286w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00899      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range184w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00900      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range176w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00901      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range168w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00902      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range160w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00903      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range152w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00904      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range144w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00905      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range136w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00906      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range128w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00907      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_data_in_range120w}   \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00908      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1823w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00909      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1822w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00910      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1821w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00911      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1820w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00912      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1819w} \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00913      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range261w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00914      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range263w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00915      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range266w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00916      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range269w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00917      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range272w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00918      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range275w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00919      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range278w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00920      \textcolor{keywordflow}{SIGNAL}  \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range281w}    \textcolor{vhdlchar}{:}   \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00921      \textcolor{keywordflow}{COMPONENT}  altsyncram
00922      \textcolor{keywordflow}{GENERIC} 
00923      (
00924         ADDRESS\_ACLR\_A  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00925         ADDRESS\_ACLR\_B  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00926         ADDRESS\_REG\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"CLOCK1"};
00927         BYTE\_SIZE   :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00928         BYTEENA\_ACLR\_A  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00929         BYTEENA\_ACLR\_B  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00930         BYTEENA\_REG\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"CLOCK1"};
00931         CLOCK\_ENABLE\_CORE\_A :   \textcolor{comment}{STRING} := \textcolor{keyword}{"USE\_INPUT\_CLKEN"};
00932         CLOCK\_ENABLE\_CORE\_B :   \textcolor{comment}{STRING} := \textcolor{keyword}{"USE\_INPUT\_CLKEN"};
00933         CLOCK\_ENABLE\_INPUT\_A    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NORMAL"};
00934         CLOCK\_ENABLE\_INPUT\_B    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NORMAL"};
00935         CLOCK\_ENABLE\_OUTPUT\_A   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NORMAL"};
00936         CLOCK\_ENABLE\_OUTPUT\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NORMAL"};
00937         ECC\_PIPELINE\_STAGE\_ENABLED  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"FALSE"};
00938         ENABLE\_ECC  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"FALSE"};
00939         IMPLEMENT\_IN\_LES    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"OFF"};
00940         INDATA\_ACLR\_A   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00941         INDATA\_ACLR\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00942         INDATA\_REG\_B    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"CLOCK1"};
00943         INIT\_FILE   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00944         INIT\_FILE\_LAYOUT    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"PORT\_A"};
00945         MAXIMUM\_DEPTH   :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00946         NUMWORDS\_A  :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00947         NUMWORDS\_B  :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00948         OPERATION\_MODE  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"BIDIR\_DUAL\_PORT"};
00949         OUTDATA\_ACLR\_A  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00950         OUTDATA\_ACLR\_B  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00951         OUTDATA\_REG\_A   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNREGISTERED"};
00952         OUTDATA\_REG\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNREGISTERED"};
00953         POWER\_UP\_UNINITIALIZED  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"FALSE"};
00954         RAM\_BLOCK\_TYPE  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"AUTO"};
00955         RDCONTROL\_ACLR\_B    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00956         RDCONTROL\_REG\_B :   \textcolor{comment}{STRING} := \textcolor{keyword}{"CLOCK1"};
00957         READ\_DURING\_WRITE\_MODE\_MIXED\_PORTS  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"DONT\_CARE"};
00958         read\_during\_write\_mode\_port\_a   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NEW\_DATA\_NO\_NBE\_READ"};
00959         read\_during\_write\_mode\_port\_b   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NEW\_DATA\_NO\_NBE\_READ"};
00960         WIDTH\_A :   \textcolor{comment}{NATURAL};
00961         WIDTH\_B :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00962         WIDTH\_BYTEENA\_A :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00963         WIDTH\_BYTEENA\_B :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00964         WIDTH\_ECCSTATUS :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3};
00965         WIDTHAD\_A   :   \textcolor{comment}{NATURAL};
00966         WIDTHAD\_B   :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00967         WRCONTROL\_ACLR\_A    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00968         WRCONTROL\_ACLR\_B    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"NONE"};
00969         WRCONTROL\_WRADDRESS\_REG\_B   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"CLOCK1"};
00970         INTENDED\_DEVICE\_FAMILY  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"Cyclone IV E"};
00971         lpm\_hint    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
00972         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"altsyncram"}
00973      );
00974      \textcolor{keywordflow}{PORT}
00975      ( 
00976         aclr0   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
00977         aclr1   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
00978         address\_a   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTHAD\_A\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00979         address\_b   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTHAD\_B\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}');
00980         addressstall\_a  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
00981         addressstall\_b  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
00982         byteena\_a   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_BYTEENA\_A\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}');
00983         byteena\_b   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_BYTEENA\_B\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}');
00984         clock0  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00985         clock1  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00986         clocken0    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00987         clocken1    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00988         clocken2    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00989         clocken3    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00990         data\_a  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_A\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}');
00991         data\_b  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_B\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}');
00992         eccstatus   :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_ECCSTATUS\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00993         q\_a :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_A\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00994         q\_b :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(WIDTH\_B\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00995         rden\_a  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00996         rden\_b  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
00997         wren\_a  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
00998         wren\_b  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}'
00999      ); 
01000      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01001      \textcolor{keywordflow}{COMPONENT}  cycloneive\_lcell\_comb
01002      \textcolor{keywordflow}{GENERIC} 
01003      (
01004         DONT\_TOUCH  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"off"};
01005         LUT\_MASK    :   \textcolor{comment}{STD\_LOGIC\_VECTOR}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := "\textcolor{vhdllogic}{0000000000000000}";
01006         SUM\_LUTC\_INPUT  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"datac"};
01007         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"cycloneive\_lcell\_comb"}
01008      );
01009      \textcolor{keywordflow}{PORT}
01010      ( 
01011         cin :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01012         combout :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01013         cout    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01014         dataa   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01015         datab   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01016         datac   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01017         datad   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}'
01018      ); 
01019      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01020      \textcolor{keywordflow}{COMPONENT}  lpm\_add\_sub
01021      \textcolor{keywordflow}{GENERIC} 
01022      (
01023         LPM\_DIRECTION   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"DEFAULT"};
01024         LPM\_PIPELINE    :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
01025         LPM\_REPRESENTATION  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"SIGNED"};
01026         LPM\_WIDTH   :   \textcolor{comment}{NATURAL};
01027         lpm\_hint    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
01028         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"lpm\_add\_sub"}
01029      );
01030      \textcolor{keywordflow}{PORT}
01031      ( 
01032         aclr    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01033         add\_sub :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01034         cin :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := 'Z';
01035         clken   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01036         clock   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01037         cout    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01038         dataa   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}');
01039         datab   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}');
01040         overflow    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01041         result  :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
01042      ); 
01043      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01044      \textcolor{keywordflow}{COMPONENT}  lpm\_compare
01045      \textcolor{keywordflow}{GENERIC} 
01046      (
01047         LPM\_PIPELINE    :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
01048         LPM\_REPRESENTATION  :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNSIGNED"};
01049         LPM\_WIDTH   :   \textcolor{comment}{NATURAL};
01050         lpm\_hint    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
01051         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"lpm\_compare"}
01052      );
01053      \textcolor{keywordflow}{PORT}
01054      ( 
01055         aclr    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01056         aeb :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01057         agb :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01058         ageb    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01059         alb :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01060         aleb    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01061         aneb    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01062         clken   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01063         clock   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01064         dataa   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}');
01065         datab   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}')
01066      ); 
01067      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01068      \textcolor{keywordflow}{COMPONENT}  lpm\_counter
01069      \textcolor{keywordflow}{GENERIC} 
01070      (
01071         lpm\_avalue  :   \textcolor{comment}{STRING} := "\textcolor{vhdllogic}{0}";
01072         lpm\_direction   :   \textcolor{comment}{STRING} := \textcolor{keyword}{"DEFAULT"};
01073         lpm\_modulus :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
01074         lpm\_port\_updown :   \textcolor{comment}{STRING} := \textcolor{keyword}{"PORT\_CONNECTIVITY"};
01075         lpm\_pvalue  :   \textcolor{comment}{STRING} := "\textcolor{vhdllogic}{0}";
01076         lpm\_svalue  :   \textcolor{comment}{STRING} := "\textcolor{vhdllogic}{0}";
01077         lpm\_width   :   \textcolor{comment}{NATURAL};
01078         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"lpm\_counter"}
01079      );
01080      \textcolor{keywordflow}{PORT}
01081      ( 
01082         aclr    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01083         aload   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01084         aset    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01085         cin :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01086         clk\_en  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01087         clock   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
01088         cnt\_en  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01089         cout    :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
01090         data    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}');
01091         eq  :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01092         q   :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
01093         sclr    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01094         sload   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01095         sset    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01096         updown  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}'
01097      ); 
01098      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01099      \textcolor{keywordflow}{COMPONENT}  lpm\_decode
01100      \textcolor{keywordflow}{GENERIC} 
01101      (
01102         LPM\_DECODES :   \textcolor{comment}{NATURAL};
01103         LPM\_PIPELINE    :   \textcolor{comment}{NATURAL} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
01104         LPM\_WIDTH   :   \textcolor{comment}{NATURAL};
01105         lpm\_hint    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"UNUSED"};
01106         lpm\_type    :   \textcolor{comment}{STRING} := \textcolor{keyword}{"lpm\_decode"}
01107      );
01108      \textcolor{keywordflow}{PORT}
01109      ( 
01110         aclr    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01111         clken   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01112         clock   :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}';
01113         data    :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_WIDTH\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{OTHERS} => '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}');
01114         enable  :   \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} := '\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}';
01115         eq  :   \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR}(LPM\_DECODES\textcolor{vhdlchar}{-}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
01116      ); 
01117      \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
01118 \textcolor{vhdlkeyword}{ BEGIN}
01119 
01120     \textcolor{vhdlchar}{wire_gnd} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01121     \textcolor{vhdlchar}{loop0} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01122         \textcolor{vhdlchar}{wire_w_lg_w_lg_read_addr_counter_out1934w1935w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_read_addr_counter_out1934w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_w_lg_q1897w1933w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01123     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop0};
01124     \textcolor{vhdlchar}{loop1} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01125         \textcolor{vhdlchar}{wire_w_lg_w_lg_rom_width_counter_enable1931w1932w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_rom_width_counter_enable1931w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{addr_from_rom2}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)};
01126     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop1};
01127     \textcolor{vhdlchar}{loop2} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01128         \textcolor{vhdlchar}{wire_w_lg_addr_counter_out1938w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{addr_counter_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      addr_counter_enable};
01129     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop2};
01130     \textcolor{vhdlchar}{loop3} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01131         \textcolor{vhdlchar}{wire_w_lg_addr_decoder_out1901w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{addr_decoder_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_write_init_state_w_lg_q1900w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01132     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop3};
01133     \textcolor{vhdlchar}{loop4} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01134         \textcolor{vhdlchar}{wire_w_lg_c0_wire1828w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{c0_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_rotate_decoder_wires_range1823w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01135     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop4};
01136     \textcolor{vhdlchar}{loop5} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01137         \textcolor{vhdlchar}{wire_w_lg_c1_wire1827w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{c1_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_rotate_decoder_wires_range1822w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01138     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop5};
01139     \textcolor{vhdlchar}{loop6} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01140         \textcolor{vhdlchar}{wire_w_lg_c2_wire1826w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{c2_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_rotate_decoder_wires_range1821w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01141     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop6};
01142     \textcolor{vhdlchar}{loop7} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01143         \textcolor{vhdlchar}{wire_w_lg_c3_wire1825w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{c3_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_rotate_decoder_wires_range1820w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01144     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop7};
01145     \textcolor{vhdlchar}{loop8} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01146         \textcolor{vhdlchar}{wire_w_lg_c4_wire1824w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{c4_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_rotate_decoder_wires_range1819w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01147     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop8};
01148     \textcolor{vhdlchar}{loop9} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01149         \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_out1887w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_addr_counter_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_w_lg_q1885w1886w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01150     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop9};
01151     \textcolor{vhdlchar}{loop10} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01152         \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_out1934w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_addr_counter_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      read_addr_counter_enable};
01153     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop10};
01154     \textcolor{vhdlchar}{loop11} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01155         \textcolor{vhdlchar}{wire_w_lg_read_addr_decoder_out1893w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_addr_decoder_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_init_state_w_lg_q1891w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01156     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop11};
01157     \textcolor{vhdlchar}{loop12} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01158         \textcolor{vhdlchar}{wire_w_lg_reconfig_addr_counter_out1936w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_addr_counter_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      reconfig_addr_counter_enable};
01159     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop12};
01160     \textcolor{vhdlchar}{wire_w_lg_rom_data_in1946w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_data_in} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_w_lg_w_lg_q1943w1944w1945w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01161     \textcolor{vhdlchar}{wire_w_lg_rom_width_counter_enable1931w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_width_counter_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_w_lg_q1929w1930w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01162     \textcolor{vhdlchar}{loop13} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01163         \textcolor{vhdlchar}{wire_w_lg_rotate_addr_counter_out1937w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_addr_counter_out}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      rotate_addr_counter_enable};
01164     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop13};
01165     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable187w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range184w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01166     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable179w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range176w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01167     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable171w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range168w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01168     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable163w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range160w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01169     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable155w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range152w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01170     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable147w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range144w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01171     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable139w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range136w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01172     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable131w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range128w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01173     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable123w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_data_in_range120w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01174     \textcolor{vhdlchar}{wire_w_lg_shift_reg_serial_out1948w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_serial_out} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_w_lg_w_lg_w_lg_q1943w1944w1945w1947w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01175     \textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range294w379w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_counter_param_latch_range294w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_param_latch_range296w297w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01176     \textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range284w710w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_counter_type_latch_range284w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_type_latch_range286w530w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01177     \textcolor{vhdlchar}{wire_w_lg_dummy_scandataout1925w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{dummy_scandataout};
01178     \textcolor{vhdlchar}{wire_w_lg_pll_scandone1927w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{pll_scandone};
01179     \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_done1867w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_addr_counter_done};
01180     \textcolor{vhdlchar}{wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_nominal_out};
01181     \textcolor{vhdlchar}{wire_w_lg_read_param1742w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_param};
01182     \textcolor{vhdlchar}{wire_w_lg_reconfig1740w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig};
01183     \textcolor{vhdlchar}{wire_w_lg_reconfig_done1852w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_done};
01184     \textcolor{vhdlchar}{wire_w_lg_reconfig_post_done1848w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_post_done};
01185     \textcolor{vhdlchar}{wire_w_lg_reconfig_width_counter_done1845w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      reconfig_width_counter_done};
01186     \textcolor{vhdlchar}{wire_w_lg_reset1w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reset};
01187     \textcolor{vhdlchar}{wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reset_rom_address};
01188     \textcolor{vhdlchar}{wire_w_lg_rom_width_counter_done1888w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_width_counter_done};
01189     \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rotate_width_counter_done};
01190     \textcolor{vhdlchar}{wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{width_counter_done};
01191     \textcolor{vhdlchar}{wire_w_lg_write_from_rom1739w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_from_rom};
01192     \textcolor{vhdlchar}{wire_w_lg_write_param1741w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_param};
01193     \textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range296w297w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_w_counter_param_latch_range296w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01194     \textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range286w530w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_w_counter_type_latch_range286w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01195     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1329w1392w1452w1516w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w1329w1392w1452w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1484w};
01196     \textcolor{vhdlchar}{wire_w_lg_w_lg_w1329w1392w1452w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w1329w1392w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1424w};
01197     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1361w1422w1483w1550w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w1361w1422w1483w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1517w};
01198     \textcolor{vhdlchar}{wire_w_lg_w1329w1392w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w1329w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1362w};
01199     \textcolor{vhdlchar}{wire_w_lg_w_lg_w1361w1422w1483w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w1361w1422w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1453w};
01200     \textcolor{vhdlchar}{wire_w1329w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w980w1055w1126w1195w1261w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      w1297w};
01201     \textcolor{vhdlchar}{wire_w_lg_w1361w1422w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w1361w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1393w};
01202     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w980w1055w1126w1195w1261w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w980w1055w1126w1195w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1229w};
01203     \textcolor{vhdlchar}{wire_w1361w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w1016w1091w1160w1228w1294w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      w1330w};
01204     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w980w1055w1126w1195w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w980w1055w1126w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1163w};
01205     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w1016w1091w1160w1228w1294w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w1016w1091w1160w1228w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1262w};
01206     \textcolor{vhdlchar}{wire_w_lg_w_lg_w980w1055w1126w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w980w1055w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1092w};
01207     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1016w1091w1160w1228w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w1016w1091w1160w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1196w};
01208     \textcolor{vhdlchar}{wire_w_lg_w980w1055w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w980w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1019w};
01209     \textcolor{vhdlchar}{wire_w_lg_w_lg_w1016w1091w1160w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w1016w1091w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1127w};
01210     \textcolor{vhdlchar}{wire_w980w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w920w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      w952w};
01211     \textcolor{vhdlchar}{wire_w_lg_w1016w1091w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w1016w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w1056w};
01212     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w920w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w888w};
01213     \textcolor{vhdlchar}{wire_w1016w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w571w672w784w850w951w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w981w};
01214     \textcolor{vhdlchar}{wire_w63w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_shift_reg_load_enable60w61w62w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      shift_reg_clear};
01215     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w423w570w637w749w817w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w423w570w637w749w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w785w};
01216     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w_lg_w571w672w784w850w951w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w571w672w784w850w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w921w};
01217     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_shift_reg_load_enable60w61w62w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_shift_reg_load_enable60w61w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{shift_reg_shift_nominal_enable};
01218     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w423w570w637w749w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w423w570w637w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      w713w};
01219     \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w571w672w784w850w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w_lg_w571w672w784w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      w818w};
01220     \textcolor{vhdlchar}{wire_w_lg_w_lg_shift_reg_load_enable60w61w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_lg_shift_reg_load_enable60w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{shift_reg_load_nominal_enable};
01221     \textcolor{vhdlchar}{wire_w_lg_w_lg_w423w570w637w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w423w570w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w605w};
01222     \textcolor{vhdlchar}{wire_w_lg_w_lg_w571w672w784w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_w571w672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w750w};
01223     \textcolor{vhdlchar}{wire_w_lg_dummy_scandataout1926w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dummy_scandataout} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_dummy_scandataout1925w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01224     \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable60w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      shift_reg_shift_enable};
01225     \textcolor{vhdlchar}{wire_w_lg_w301w378w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{w301w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w341w};
01226     \textcolor{vhdlchar}{wire_w_lg_w381w495w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{w381w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w460w};
01227     \textcolor{vhdlchar}{wire_w_lg_w423w570w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{w423w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w534w};
01228     \textcolor{vhdlchar}{wire_w_lg_w571w672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{w571w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w638w};
01229     \textcolor{vhdlchar}{wire_w_lg_w675w885w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{w675w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{w851w};
01230     \textcolor{vhdlchar}{addr_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_nominal_state}\textcolor{vhdlchar}{)};
01231     \textcolor{vhdlchar}{addr_counter_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_cntr1_q};
01232     \textcolor{vhdlchar}{addr_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_write_init_state_w_lg_q1900w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01233     \textcolor{vhdlchar}{addr_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_addr_decoder_out1901w};
01234     \textcolor{vhdlchar}{addr_decoder_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w301w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w341w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w341w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w381w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w423w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w423w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{
      "0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w496w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w571w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w571w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w571w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w605w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w675w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w675w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w675w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w713w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w713w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w785w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w818w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w851w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w888w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w981w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w981w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w981w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w981w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1019w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1019w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{
      OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1127w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w}
01235  \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{
      w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1517w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01236     \textcolor{vhdlchar}{busy} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_idle_state_w_lg_q1672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{areset_state}\textcolor{vhdlchar}{)};
01237     \textcolor{vhdlchar}{c0_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"01000111"};
01238     \textcolor{vhdlchar}{c1_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"01011001"};
01239     \textcolor{vhdlchar}{c2_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"01101011"};
01240     \textcolor{vhdlchar}{c3_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"01111101"};
01241     \textcolor{vhdlchar}{c4_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"10001111"};
01242     \textcolor{vhdlchar}{const_scan_chain_size} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"10001111"};
01243     \textcolor{vhdlchar}{counter_param_latch} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_param_latch_reg};
01244     \textcolor{vhdlchar}{counter_type_latch} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_type_latch_reg};
01245     \textcolor{vhdlchar}{cuda_combout_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{wire_le_comb10_combout} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_le_comb9_combout} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_le_comb8_combout}\textcolor{vhdlchar}{)};
01246     \textcolor{vhdlchar}{data_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q259w260w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_w_lg_q254w255w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q249w250w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_w_lg_q244w245w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q239w240w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_w_lg_q234w235w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q229w230w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_w_lg_q224w225w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q218w219w}\textcolor{vhdlchar}{)};
01247     \textcolor{vhdlchar}{dummy_scandataout} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pll_scandataout};
01248     \textcolor{vhdlchar}{encode_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{C4_ena_state} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_C2_ena_state_w_lg_q1787w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_C1_ena_state_w_lg_q1786w}\textcolor{vhdlchar}{)};
01249     \textcolor{vhdlchar}{input_latch_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_param} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_param}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01250     \textcolor{vhdlchar}{pll_areset} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{pll_areset_in} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{areset_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reconfig_wait_state}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01251     \textcolor{vhdlchar}{pll_configupdate} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{configupdate_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_configupdate3_state_w_lg_q1879w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01252     \textcolor{vhdlchar}{pll_scanclk} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{clock};
01253     \textcolor{vhdlchar}{pll_scanclkena} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rotate_width_counter_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{reconfig_seq_data_state}\textcolor{vhdlchar}{)};
01254     \textcolor{vhdlchar}{pll_scandata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{scan_cache_out} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rotate_width_counter_enable} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      reconfig_seq_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{reconfig_post_state}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01255     \textcolor{vhdlchar}{power_up} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_reset_state_w_lg_q1671w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_q1672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1674w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_first_state_w_lg_q1676w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1678w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_last_state_w_lg_q1680w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_init_nominal_state_w_lg_q1682w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_first_nominal_state_w_lg_q1684w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_data_nominal_state_w_lg_q1686w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_read_last_nominal_state_w_lg_q1688w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_write_init_state_w_lg_q1690w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_write_data_state_w_lg_q1692w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_write_init_nominal_state_w_lg_q1694w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_write_nominal_state_w_lg_q1696w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_init_state_w_lg_q1698w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_counter_state_w_lg_q1700w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_seq_ena_state_w_lg_q1702w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_seq_data_state_w_lg_q1704w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_post_state_w_lg_q1706w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_reconfig_wait_state_w_lg_q1708w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_rom_init_state_w_lg_q1710w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_q1712w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_rom_second_state_w_lg_q1714w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_q1716w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1718w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_rom_last_state_w_lg_q1720w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01256     \textcolor{vhdlchar}{read_addr_counter_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_cntr2_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01257     \textcolor{vhdlchar}{read_addr_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wire_read_first_state_w_lg_w_lg_w_lg_q1894w1895w1896w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_w_lg_q1897w1898w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01258     \textcolor{vhdlchar}{read_addr_counter_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_cntr2_q};
01259     \textcolor{vhdlchar}{read_addr_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_read_init_state_w_lg_q1891w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      rom_init_state}\textcolor{vhdlchar}{)};
01260     \textcolor{vhdlchar}{read_addr_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_read_addr_decoder_out1893w};
01261     \textcolor{vhdlchar}{read_addr_decoder_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&}
       \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w341w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w381w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w423w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w423w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w460w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w496w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w571w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w571w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w571w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w605w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w605w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w675w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w675w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w713w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w713w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&}
       \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w750w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w785w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w785w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w851w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w888w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w921w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w952w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w981w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1019w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1019w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1056w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1092w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1196w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1196w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1229w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1330w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1362w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w}
01262  \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      w1453w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1484w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{
      w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01263     \textcolor{vhdlchar}{read_nominal_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{tmp_nominal_data_out_state};
01264     \textcolor{vhdlchar}{reconfig_addr_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_data_state};
01265     \textcolor{vhdlchar}{reconfig_addr_counter_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_cntr12_q};
01266     \textcolor{vhdlchar}{reconfig_addr_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_ena_state};
01267     \textcolor{vhdlchar}{reconfig_addr_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1903w};
01268     \textcolor{vhdlchar}{reconfig_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_pll_scandone1927w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_dummy_scandataout1926w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01269     \textcolor{vhdlchar}{reconfig_post_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pll_scandone};
01270     \textcolor{vhdlchar}{reconfig_width_counter_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr13_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01271     \textcolor{vhdlchar}{reconfig_width_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_data_state};
01272     \textcolor{vhdlchar}{reconfig_width_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_ena_state};
01273     \textcolor{vhdlchar}{reconfig_width_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_reconfig_seq_ena_state_w_lg_q1904w};
01274     \textcolor{vhdlchar}{rom_address_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w_lg_read_addr_counter_out1887w};
01275     \textcolor{vhdlchar}{rom_width_counter_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr14_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01276     \textcolor{vhdlchar}{rom_width_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_last_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      rom_second_last_state}\textcolor{vhdlchar}{)};
01277     \textcolor{vhdlchar}{rom_width_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_init_state};
01278     \textcolor{vhdlchar}{rom_width_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{const_scan_chain_size};
01279     \textcolor{vhdlchar}{rotate_addr_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C2_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_data_state}\textcolor{vhdlchar}{)};
01280     \textcolor{vhdlchar}{rotate_addr_counter_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_cntr16_q};
01281     \textcolor{vhdlchar}{rotate_addr_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C2_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_ena_state}\textcolor{vhdlchar}{)};
01282     \textcolor{vhdlchar}{rotate_addr_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_c0_wire1828w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_c1_wire1827w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_c2_wire1826w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_c3_wire1825w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_c4_wire1824w}\textcolor{vhdlchar}{)};
01283     \textcolor{vhdlchar}{rotate_decoder_wires} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_decode11_eq};
01284     \textcolor{vhdlchar}{rotate_width_counter_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr15_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr15_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr15_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr15_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr15_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01285     \textcolor{vhdlchar}{rotate_width_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C2_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_data_state}\textcolor{vhdlchar}{)};
01286     \textcolor{vhdlchar}{rotate_width_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C2_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_ena_state}\textcolor{vhdlchar}{)};
01287     \textcolor{vhdlchar}{rotate_width_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"10010"};
01288     \textcolor{vhdlchar}{scan_cache_address} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_addr_counter_out1938w} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_rotate_addr_counter_out1937w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_reconfig_addr_counter_out1936w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_read_addr_counter_out1934w1935w}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_rom_width_counter_enable1931w1932w}\textcolor{vhdlchar}{)};
01289     \textcolor{vhdlchar}{scan_cache_in} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_shift_reg_serial_out1948w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_w_lg_rom_data_in1946w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01290     \textcolor{vhdlchar}{scan_cache_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_altsyncram4_q_a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01291     \textcolor{vhdlchar}{scan_cache_write_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_nominal_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      rom_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_second_last_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_last_state}\textcolor{vhdlchar}{)};
01292     \textcolor{vhdlchar}{sel_param_bypass_LF_unused} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_param_latch_range296w297w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01293     \textcolor{vhdlchar}{sel_param_c} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01294     \textcolor{vhdlchar}{sel_param_high_i_postscale} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_param_latch_range296w297w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01295     \textcolor{vhdlchar}{sel_param_low_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range294w379w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01296     \textcolor{vhdlchar}{sel_param_nominal_count} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01297     \textcolor{vhdlchar}{sel_param_odd_CP_unused} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_w_counter_param_latch_range294w379w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01298     \textcolor{vhdlchar}{sel_type_c0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_type_latch_range286w530w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01299     \textcolor{vhdlchar}{sel_type_c1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range284w710w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01300     \textcolor{vhdlchar}{sel_type_c2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01301     \textcolor{vhdlchar}{sel_type_c3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01302     \textcolor{vhdlchar}{sel_type_c4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_type_latch_range286w530w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01303     \textcolor{vhdlchar}{sel_type_cplf} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01304     \textcolor{vhdlchar}{sel_type_m} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_w_lg_w_counter_type_latch_range284w710w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01305     \textcolor{vhdlchar}{sel_type_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_w_counter_type_latch_range286w530w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01306     \textcolor{vhdlchar}{sel_type_vco} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01307     \textcolor{vhdlchar}{seq_addr_wire} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"00110101"};
01308     \textcolor{vhdlchar}{seq_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"110110"};
01309     \textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1891w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01310     \textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01311     \textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01312     \textcolor{vhdlchar}{shift_reg_serial_in} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{scan_cache_out};
01313     \textcolor{vhdlchar}{shift_reg_serial_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_w_lg_q262w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_q264w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q267w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_q270w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q273w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_q276w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q279w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_shift_reg_w_lg_q282w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01314     \textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_last_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      write_data_state}\textcolor{vhdlchar}{)};
01315     \textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_data_nominal_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_last_nominal_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_nominal_state}\textcolor{vhdlchar}{)};
01316     \textcolor{vhdlchar}{shift_reg_width_select} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{width_decoder_select};
01317     \textcolor{vhdlchar}{w1019w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01318     \textcolor{vhdlchar}{w1056w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01319     \textcolor{vhdlchar}{w1092w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01320     \textcolor{vhdlchar}{w1127w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01321     \textcolor{vhdlchar}{w1163w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c2} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01322     \textcolor{vhdlchar}{w1196w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c2} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01323     \textcolor{vhdlchar}{w1229w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c2} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01324     \textcolor{vhdlchar}{w1262w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c2} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01325     \textcolor{vhdlchar}{w1297w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c3} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01326     \textcolor{vhdlchar}{w1330w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c3} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01327     \textcolor{vhdlchar}{w1362w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c3} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01328     \textcolor{vhdlchar}{w1393w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c3} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01329     \textcolor{vhdlchar}{w1424w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c4} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01330     \textcolor{vhdlchar}{w1453w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c4} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01331     \textcolor{vhdlchar}{w1484w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c4} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01332     \textcolor{vhdlchar}{w1517w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c4} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01333     \textcolor{vhdlchar}{w1565w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01334     \textcolor{vhdlchar}{w1592w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01335     \textcolor{vhdlchar}{w301w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_cplf} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01336     \textcolor{vhdlchar}{w341w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_cplf} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_c}\textcolor{vhdlchar}{)};
01337     \textcolor{vhdlchar}{w381w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_cplf} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01338     \textcolor{vhdlchar}{w423w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_vco} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01339     \textcolor{vhdlchar}{w460w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_cplf} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01340     \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_cplf} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01341     \textcolor{vhdlchar}{w534w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_n} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01342     \textcolor{vhdlchar}{w571w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_n} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01343     \textcolor{vhdlchar}{w605w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_n} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01344     \textcolor{vhdlchar}{w638w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_n} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01345     \textcolor{vhdlchar}{w64w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01346     \textcolor{vhdlchar}{w675w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_n} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_nominal_count}\textcolor{vhdlchar}{)};
01347     \textcolor{vhdlchar}{w713w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_m} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01348     \textcolor{vhdlchar}{w750w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_m} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01349     \textcolor{vhdlchar}{w785w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_m} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01350     \textcolor{vhdlchar}{w818w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_m} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01351     \textcolor{vhdlchar}{w851w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_m} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_nominal_count}\textcolor{vhdlchar}{)};
01352     \textcolor{vhdlchar}{w888w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c0} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_bypass_LF_unused}\textcolor{vhdlchar}{)};
01353     \textcolor{vhdlchar}{w921w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c0} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_high_i_postscale}\textcolor{vhdlchar}{)};
01354     \textcolor{vhdlchar}{w952w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c0} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_odd_CP_unused}\textcolor{vhdlchar}{)};
01355     \textcolor{vhdlchar}{w981w} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{sel_type_c0} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{sel_param_low_r}\textcolor{vhdlchar}{)};
01356     \textcolor{vhdlchar}{width_counter_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr3_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr3_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_cntr3_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr3_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{wire_cntr3_q}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01357     \textcolor{vhdlchar}{width_counter_enable} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_read_first_state_w_lg_q1894w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      write_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_data_nominal_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_nominal_state}\textcolor{vhdlchar}{)};
01358     \textcolor{vhdlchar}{width_counter_sload} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_init_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_init_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_init_nominal_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_init_nominal_state}\textcolor{vhdlchar}{)};
01359     \textcolor{vhdlchar}{width_counter_sload_value} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{width_decoder_out};
01360     \textcolor{vhdlchar}{width_decoder_out} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{
      width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{width_decoder_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01361     \textcolor{vhdlchar}{width_decoder_select} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{wire_w_lg_w381w495w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w496w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_w_lg_w_lg_w_lg_w1361w1422w1483w1550w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1592w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_w_lg_w301w378w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      wire_w_lg_w675w885w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{w1565w} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{wire_w_lg_w_lg_w_lg_w1329w1392w1452w1516w}\textcolor{vhdlchar}{)};
01362     \textcolor{vhdlchar}{write_rom_ena} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1885w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_q1889w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01363     \textcolor{vhdlchar}{wire_w_counter_param_latch_range294w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01364     \textcolor{vhdlchar}{wire_w_counter_param_latch_range296w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_param_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01365     \textcolor{vhdlchar}{wire_w_counter_type_latch_range284w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01366     \textcolor{vhdlchar}{wire_w_counter_type_latch_range286w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{counter_type_latch}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01367     \textcolor{vhdlchar}{wire_w_data_in_range184w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01368     \textcolor{vhdlchar}{wire_w_data_in_range176w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01369     \textcolor{vhdlchar}{wire_w_data_in_range168w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
01370     \textcolor{vhdlchar}{wire_w_data_in_range160w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
01371     \textcolor{vhdlchar}{wire_w_data_in_range152w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
01372     \textcolor{vhdlchar}{wire_w_data_in_range144w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
01373     \textcolor{vhdlchar}{wire_w_data_in_range136w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
01374     \textcolor{vhdlchar}{wire_w_data_in_range128w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
01375     \textcolor{vhdlchar}{wire_w_data_in_range120w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
01376     \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1823w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_decoder_wires}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01377     \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1822w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_decoder_wires}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01378     \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1821w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_decoder_wires}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
01379     \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1820w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_decoder_wires}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
01380     \textcolor{vhdlchar}{wire_w_rotate_decoder_wires_range1819w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rotate_decoder_wires}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
01381     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range261w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01382     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range263w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01383     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range266w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
01384     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range269w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
01385     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range272w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
01386     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range275w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
01387     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range278w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
01388     \textcolor{vhdlchar}{wire_w_shift_reg_width_select_range281w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg_width_select}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
01389     \textcolor{vhdlchar}{wire_altsyncram4_data_a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{scan_cache_in}\textcolor{vhdlchar}{)};
01390     altsyncram4 :  altsyncram
01391       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
01392         NUMWORDS\_A => \textcolor{vhdllogic}{144},
01393         OPERATION\_MODE => \textcolor{keyword}{"SINGLE\_PORT"},
01394         WIDTH\_A => \textcolor{vhdllogic}{1},
01395         WIDTH\_BYTEENA\_A => \textcolor{vhdllogic}{1},
01396         WIDTHAD\_A => \textcolor{vhdllogic}{8},
01397         INTENDED\_DEVICE\_FAMILY => \textcolor{keyword}{"Cyclone IV E"}  
01398       \textcolor{vhdlchar}{)}
01399       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
01400         address\_a => scan_cache_address,
01401         clock0 => clock,
01402         data\_a => wire_altsyncram4_data_a,
01403         q\_a => wire_altsyncram4_q_a,
01404         wren\_a => scan_cache_write_enable
01405       \textcolor{vhdlchar}{)};
01406     le_comb10 :  cycloneive\_lcell\_comb
01407       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
01408         DONT\_TOUCH => \textcolor{keyword}{"on"},
01409         LUT\_MASK => "\textcolor{vhdllogic}{1111000011110000}",
01410         SUM\_LUTC\_INPUT => \textcolor{keyword}{"datac"}
01411       \textcolor{vhdlchar}{)}
01412       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
01413         combout => wire_le_comb10_combout,
01414         dataa => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
01415         datab => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)},
01416         datac => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}
01417       \textcolor{vhdlchar}{)};
01418     le_comb8 :  cycloneive\_lcell\_comb
01419       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
01420         DONT\_TOUCH => \textcolor{keyword}{"on"},
01421         LUT\_MASK => "\textcolor{vhdllogic}{1010101010101010}",
01422         SUM\_LUTC\_INPUT => \textcolor{keyword}{"datac"}
01423       \textcolor{vhdlchar}{)}
01424       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
01425         combout => wire_le_comb8_combout,
01426         dataa => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
01427         datab => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)},
01428         datac => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}
01429       \textcolor{vhdlchar}{)};
01430     le_comb9 :  cycloneive\_lcell\_comb
01431       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
01432         DONT\_TOUCH => \textcolor{keyword}{"on"},
01433         LUT\_MASK => "\textcolor{vhdllogic}{1100110011001100}",
01434         SUM\_LUTC\_INPUT => \textcolor{keyword}{"datac"}
01435       \textcolor{vhdlchar}{)}
01436       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
01437         combout => wire_le_comb9_combout,
01438         dataa => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
01439         datab => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)},
01440         datac => encode_out\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}
01441       \textcolor{vhdlchar}{)};
01442     \textcolor{keywordflow}{PROCESS} (clock)
01443 \textcolor{vhdlkeyword}{    BEGIN}
01444         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{addr_from_rom} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      read_addr_counter_out};
01445         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01446     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01447     \textcolor{keywordflow}{PROCESS} (clock)
01448 \textcolor{vhdlkeyword}{    BEGIN}
01449         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{addr_from_rom2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{addr_from_rom};
01450         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01451     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01452     \textcolor{keywordflow}{PROCESS} (clock)
01453 \textcolor{vhdlkeyword}{    BEGIN}
01454         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{areset_init_state_1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      pll_scandone};
01455         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01456     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01457     \textcolor{keywordflow}{PROCESS} (clock)
01458 \textcolor{vhdlkeyword}{    BEGIN}
01459         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{areset_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      areset_init_state_1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_reset1w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01460         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01461     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01462     \textcolor{keywordflow}{PROCESS} (clock)
01463 \textcolor{vhdlkeyword}{    BEGIN}
01464         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C0_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      C0_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01465         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01466     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01467     \textcolor{keywordflow}{PROCESS} (clock)
01468 \textcolor{vhdlkeyword}{    BEGIN}
01469         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C0_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C1_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      rotate_width_counter_done}\textcolor{vhdlchar}{)};
01470         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01471     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01472     \textcolor{keywordflow}{PROCESS} (clock)
01473 \textcolor{vhdlkeyword}{    BEGIN}
01474         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C1_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C1_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      C1_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01475         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01476     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01477     \textcolor{keywordflow}{PROCESS} (clock)
01478 \textcolor{vhdlkeyword}{    BEGIN}
01479         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C1_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C2_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      rotate_width_counter_done}\textcolor{vhdlchar}{)};
01480         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01481     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01482     \textcolor{vhdlchar}{wire_C1_ena_state_w_lg_q1786w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{C1_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_ena_state};
01483     \textcolor{keywordflow}{PROCESS} (clock)
01484 \textcolor{vhdlkeyword}{    BEGIN}
01485         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C2_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C2_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      C2_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01486         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01487     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01488     \textcolor{keywordflow}{PROCESS} (clock)
01489 \textcolor{vhdlkeyword}{    BEGIN}
01490         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C2_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C3_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      rotate_width_counter_done}\textcolor{vhdlchar}{)};
01491         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01492     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01493     \textcolor{vhdlchar}{wire_C2_ena_state_w_lg_q1787w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{C2_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_ena_state};
01494     \textcolor{keywordflow}{PROCESS} (clock)
01495 \textcolor{vhdlkeyword}{    BEGIN}
01496         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C3_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C3_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      C3_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01497         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01498     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01499     \textcolor{keywordflow}{PROCESS} (clock)
01500 \textcolor{vhdlkeyword}{    BEGIN}
01501         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C3_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C4_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      rotate_width_counter_done}\textcolor{vhdlchar}{)};
01502         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01503     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01504     \textcolor{keywordflow}{PROCESS} (clock)
01505 \textcolor{vhdlkeyword}{    BEGIN}
01506         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C4_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C4_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      C4_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_rotate_width_counter_done1796w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01507         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01508     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01509     \textcolor{keywordflow}{PROCESS} (clock)
01510 \textcolor{vhdlkeyword}{    BEGIN}
01511         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{C4_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      reconfig_init_state};
01512         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01513     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01514     \textcolor{keywordflow}{PROCESS} (clock)
01515 \textcolor{vhdlkeyword}{    BEGIN}
01516         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{configupdate2_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      configupdate_state};
01517         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01518     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01519     \textcolor{keywordflow}{PROCESS} (clock)
01520 \textcolor{vhdlkeyword}{    BEGIN}
01521         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{configupdate3_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      configupdate2_state};
01522         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01523     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01524     \textcolor{vhdlchar}{wire_configupdate3_state_w_lg_q1879w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{configupdate3_state};
01525     \textcolor{keywordflow}{PROCESS} (clock)
01526 \textcolor{vhdlkeyword}{    BEGIN}
01527         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{configupdate_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      reconfig_post_state};
01528         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01529     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01530     \textcolor{keywordflow}{PROCESS} (clock, reset)
01531 \textcolor{vhdlkeyword}{    BEGIN}
01532         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{counter_param_latch_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
01533         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01534             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{input_latch_enable} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{counter_param_latch_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      counter_param};
01535             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01536         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01537     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01538     \textcolor{keywordflow}{PROCESS} (clock, reset)
01539 \textcolor{vhdlkeyword}{    BEGIN}
01540         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{counter_type_latch_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{OTHERS} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
01541         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01542             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{input_latch_enable} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{counter_type_latch_reg} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      counter_type};
01543             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01544         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01545     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01546     \textcolor{keywordflow}{PROCESS} (clock, reset)
01547 \textcolor{vhdlkeyword}{    BEGIN}
01548         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{idle_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01549         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{idle_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wire_idle_state_w_lg_w_lg_w_lg_w1747w1748w1749w1750w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reconfig_wait_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      reconfig_done}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{rom_width_counter_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1754w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_rom_last_state_w_lg_q1753w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{reset_state}\textcolor{vhdlchar}{)};
01550         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01551     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01552     \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_w_lg_q1743w1744w1745w1746w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_w_lg_w_lg_q1743w1744w1745w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_write_from_rom1739w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01553     \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_q1743w1744w1745w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_w_lg_q1743w1744w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_reconfig1740w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01554     \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_q1743w1744w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_idle_state_w_lg_q1743w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_write_param1741w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01555     \textcolor{vhdlchar}{wire_idle_state_w_lg_q1743w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_read_param1742w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01556     \textcolor{vhdlchar}{wire_idle_state_w_lg_q1672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{idle_state};
01557     \textcolor{vhdlchar}{wire_idle_state_w1747w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_w_lg_w_lg_w_lg_q1743w1744w1745w1746w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_last_state};
01558     \textcolor{vhdlchar}{wire_idle_state_w_lg_w1747w1748w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_idle_state_w1747w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_write_data_state_w_lg_q1738w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01559     \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w1747w1748w1749w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_w1747w1748w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_write_nominal_state_w_lg_q1737w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01560     \textcolor{vhdlchar}{wire_idle_state_w_lg_w_lg_w_lg_w1747w1748w1749w1750w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_w_lg_w1747w1748w1749w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_last_nominal_state};
01561     \textcolor{keywordflow}{PROCESS} (clock, reset)
01562 \textcolor{vhdlkeyword}{    BEGIN}
01563         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01564         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01565         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01566     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01567     \textcolor{keywordflow}{PROCESS} (clock, reset)
01568 \textcolor{vhdlkeyword}{    BEGIN}
01569         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01570         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
01571         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01572     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01573     \textcolor{keywordflow}{PROCESS} (clock, reset)
01574 \textcolor{vhdlkeyword}{    BEGIN}
01575         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01576         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
01577         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01578     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01579     \textcolor{keywordflow}{PROCESS} (clock, reset)
01580 \textcolor{vhdlkeyword}{    BEGIN}
01581         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01582         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
01583         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01584     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01585     \textcolor{keywordflow}{PROCESS} (clock, reset)
01586 \textcolor{vhdlkeyword}{    BEGIN}
01587         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01588         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
01589         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01590     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01591     \textcolor{keywordflow}{PROCESS} (clock, reset)
01592 \textcolor{vhdlkeyword}{    BEGIN}
01593         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01594         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
01595         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01596     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01597     \textcolor{keywordflow}{PROCESS} (clock, reset)
01598 \textcolor{vhdlkeyword}{    BEGIN}
01599         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01600         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
01601         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01602     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01603     \textcolor{keywordflow}{PROCESS} (clock, reset)
01604 \textcolor{vhdlkeyword}{    BEGIN}
01605         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01606         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub6_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
01607         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01608     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01609     \textcolor{keywordflow}{PROCESS} (clock, reset)
01610 \textcolor{vhdlkeyword}{    BEGIN}
01611         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01612         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range184w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01613         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01614     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01615     \textcolor{keywordflow}{PROCESS} (clock, reset)
01616 \textcolor{vhdlkeyword}{    BEGIN}
01617         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01618         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range176w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01619         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01620     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01621     \textcolor{keywordflow}{PROCESS} (clock, reset)
01622 \textcolor{vhdlkeyword}{    BEGIN}
01623         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01624         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range168w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01625         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01626     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01627     \textcolor{keywordflow}{PROCESS} (clock, reset)
01628 \textcolor{vhdlkeyword}{    BEGIN}
01629         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01630         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range160w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01631         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01632     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01633     \textcolor{keywordflow}{PROCESS} (clock, reset)
01634 \textcolor{vhdlkeyword}{    BEGIN}
01635         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01636         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range152w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01637         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01638     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01639     \textcolor{keywordflow}{PROCESS} (clock, reset)
01640 \textcolor{vhdlkeyword}{    BEGIN}
01641         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01642         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range144w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01643         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01644     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01645     \textcolor{keywordflow}{PROCESS} (clock, reset)
01646 \textcolor{vhdlkeyword}{    BEGIN}
01647         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01648         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range136w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01649         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01650     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01651     \textcolor{keywordflow}{PROCESS} (clock, reset)
01652 \textcolor{vhdlkeyword}{    BEGIN}
01653         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01654         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range128w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01655         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01656     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01657     \textcolor{keywordflow}{PROCESS} (clock, reset)
01658 \textcolor{vhdlkeyword}{    BEGIN}
01659         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01660         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_w_data_in_range120w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01661         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01662     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01663     \textcolor{keywordflow}{PROCESS} (clock, reset)
01664 \textcolor{vhdlkeyword}{    BEGIN}
01665         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01666         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{nominal_data17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_cmpr7_aeb};
01667         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01668     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01669     \textcolor{keywordflow}{PROCESS} (clock, reset)
01670 \textcolor{vhdlkeyword}{    BEGIN}
01671         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_data_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01672         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_data_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wire_read_first_nominal_state_w_lg_q1773w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_read_data_nominal_state_w_lg_q1772w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01673         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01674     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01675     \textcolor{vhdlchar}{wire_read_data_nominal_state_w_lg_q1772w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01676     \textcolor{vhdlchar}{wire_read_data_nominal_state_w_lg_q1686w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_data_nominal_state};
01677     \textcolor{keywordflow}{PROCESS} (clock, reset)
01678 \textcolor{vhdlkeyword}{    BEGIN}
01679         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01680         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wire_read_first_state_w_lg_q1766w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1765w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01681         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01682     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01683     \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1765w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01684     \textcolor{vhdlchar}{wire_read_data_state_w_lg_q1678w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_data_state};
01685     \textcolor{keywordflow}{PROCESS} (clock, reset)
01686 \textcolor{vhdlkeyword}{    BEGIN}
01687         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_first_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01688         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_first_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      read_init_nominal_state};
01689         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01690     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01691     \textcolor{vhdlchar}{wire_read_first_nominal_state_w_lg_q1773w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_first_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01692     \textcolor{vhdlchar}{wire_read_first_nominal_state_w_lg_q1684w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_first_nominal_state};
01693     \textcolor{keywordflow}{PROCESS} (clock, reset)
01694 \textcolor{vhdlkeyword}{    BEGIN}
01695         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_first_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01696         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_first_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      read_init_state};
01697         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01698     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01699     \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1766w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_first_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01700     \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1676w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_first_state};
01701     \textcolor{vhdlchar}{wire_read_first_state_w_lg_w_lg_w_lg_q1894w1895w1896w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_read_first_state_w_lg_w_lg_q1894w1895w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_data_nominal_state};
01702     \textcolor{vhdlchar}{wire_read_first_state_w_lg_w_lg_q1894w1895w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_read_first_state_w_lg_q1894w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_first_nominal_state};
01703     \textcolor{vhdlchar}{wire_read_first_state_w_lg_q1894w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_first_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_data_state};
01704     \textcolor{keywordflow}{PROCESS} (clock, reset)
01705 \textcolor{vhdlkeyword}{    BEGIN}
01706         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_init_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01707         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_init_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01708         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01709     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01710     \textcolor{vhdlchar}{wire_read_init_nominal_state_w_lg_q1682w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_init_nominal_state};
01711     \textcolor{keywordflow}{PROCESS} (clock, reset)
01712 \textcolor{vhdlkeyword}{    BEGIN}
01713         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01714         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      read_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01715         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01716     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01717     \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1674w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_init_state};
01718     \textcolor{vhdlchar}{wire_read_init_state_w_lg_q1891w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_init_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_init_nominal_state};
01719     \textcolor{keywordflow}{PROCESS} (clock, reset)
01720 \textcolor{vhdlkeyword}{    BEGIN}
01721         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_last_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01722         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_last_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_first_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{width_counter_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_data_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      width_counter_done}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01723         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01724     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01725     \textcolor{vhdlchar}{wire_read_last_nominal_state_w_lg_q1917w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_last_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_idle_state_w_lg_q1672w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01726     \textcolor{vhdlchar}{wire_read_last_nominal_state_w_lg_q1688w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_last_nominal_state};
01727     \textcolor{keywordflow}{PROCESS} (clock, reset)
01728 \textcolor{vhdlkeyword}{    BEGIN}
01729         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01730         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{read_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_first_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{width_counter_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      width_counter_done}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01731         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01732     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01733     \textcolor{vhdlchar}{wire_read_last_state_w_lg_q1680w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{read_last_state};
01734     \textcolor{keywordflow}{PROCESS} (clock, reset)
01735 \textcolor{vhdlkeyword}{    BEGIN}
01736         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_counter_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01737         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_counter_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reconfig_init_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C0_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C2_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C3_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_data_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C0_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C1_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      C2_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C3_ena_state}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{C4_ena_state}\textcolor{vhdlchar}{)};
01738         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01739     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01740     \textcolor{vhdlchar}{wire_reconfig_counter_state_w_lg_q1700w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_counter_state};
01741     \textcolor{keywordflow}{PROCESS} (clock, reset)
01742 \textcolor{vhdlkeyword}{    BEGIN}
01743         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01744         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reconfig}\textcolor{vhdlchar}{)};
01745         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01746     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01747     \textcolor{vhdlchar}{wire_reconfig_init_state_w_lg_q1698w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_init_state};
01748     \textcolor{keywordflow}{PROCESS} (clock, reset)
01749 \textcolor{vhdlkeyword}{    BEGIN}
01750         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_post_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01751         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_post_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reconfig_seq_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reconfig_width_counter_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_reconfig_post_state_w_lg_q1849w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01752         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01753     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01754     \textcolor{vhdlchar}{wire_reconfig_post_state_w_lg_q1849w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_post_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reconfig_post_done1848w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01755     \textcolor{vhdlchar}{wire_reconfig_post_state_w_lg_q1706w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_post_state};
01756     \textcolor{keywordflow}{PROCESS} (clock, reset)
01757 \textcolor{vhdlkeyword}{    BEGIN}
01758         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_seq_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01759         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_seq_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reconfig_seq_ena_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reconfig_seq_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reconfig_width_counter_done1845w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01760         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01761     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01762     \textcolor{vhdlchar}{wire_reconfig_seq_data_state_w_lg_q1704w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_seq_data_state};
01763     \textcolor{keywordflow}{PROCESS} (clock, reset)
01764 \textcolor{vhdlkeyword}{    BEGIN}
01765         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01766         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      tmp_seq_ena_state};
01767         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01768     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01769     \textcolor{vhdlchar}{loop14} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{GENERATE} 
01770         \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1903w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      seq_addr_wire}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)};
01771     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop14};
01772     \textcolor{vhdlchar}{loop15} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{GENERATE} 
01773         \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1904w}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_seq_ena_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      seq_sload_value}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)};
01774     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop15};
01775     \textcolor{vhdlchar}{wire_reconfig_seq_ena_state_w_lg_q1702w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_seq_ena_state};
01776     \textcolor{keywordflow}{PROCESS} (clock, reset)
01777 \textcolor{vhdlkeyword}{    BEGIN}
01778         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_wait_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01779         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reconfig_wait_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reconfig_post_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reconfig_post_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_reconfig_wait_state_w_lg_q1853w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01780         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01781     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01782     \textcolor{vhdlchar}{wire_reconfig_wait_state_w_lg_q1853w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reconfig_wait_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reconfig_done1852w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01783     \textcolor{vhdlchar}{wire_reconfig_wait_state_w_lg_q1708w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reconfig_wait_state};
01784     \textcolor{keywordflow}{PROCESS} (clock, reset)
01785 \textcolor{vhdlkeyword}{    BEGIN}
01786         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reset_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
01787         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{reset_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{power_up};
01788         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01789     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01790     \textcolor{vhdlchar}{wire_reset_state_w_lg_q1671w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{reset_state};
01791     \textcolor{keywordflow}{PROCESS} (clock, reset)
01792 \textcolor{vhdlkeyword}{    BEGIN}
01793         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01794         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rom_second_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1868w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01795         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01796     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01797     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1868w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_addr_counter_done1867w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01798     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1889w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_rom_width_counter_done1888w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01799     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1897w1933w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_q1897w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01800     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1716w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_data_state};
01801     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1897w1898w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_q1897w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_second_state};
01802     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_w_lg_q1929w1930w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_data_state_w_lg_q1929w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_last_state};
01803     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1897w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_first_state};
01804     \textcolor{vhdlchar}{wire_rom_data_state_w_lg_q1929w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      rom_second_last_state};
01805     \textcolor{keywordflow}{PROCESS} (clock, reset)
01806 \textcolor{vhdlkeyword}{    BEGIN}
01807         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_first_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01808         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_first_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      rom_init_state};
01809         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01810     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01811     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_w_lg_w_lg_q1943w1944w1945w1947w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_w_lg_w_lg_q1943w1944w1945w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01812     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1712w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_first_state};
01813     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_w_lg_q1943w1944w1945w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_w_lg_q1943w1944w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_last_state};
01814     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_q1943w1944w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_q1943w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_second_last_state};
01815     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_w_lg_q1885w1886w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_first_state_w_lg_q1885w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_data_state};
01816     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1943w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_first_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_data_state};
01817     \textcolor{vhdlchar}{wire_rom_first_state_w_lg_q1885w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_first_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{rom_second_state};
01818     \textcolor{keywordflow}{PROCESS} (clock, reset)
01819 \textcolor{vhdlkeyword}{    BEGIN}
01820         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01821         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_from_rom}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rom_first_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reset_rom_address}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rom_second_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reset_rom_address}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rom_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      reset_rom_address}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rom_second_last_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{reset_rom_address}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01822         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01823     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01824     \textcolor{vhdlchar}{wire_rom_init_state_w_lg_q1710w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_init_state};
01825     \textcolor{keywordflow}{PROCESS} (clock, reset)
01826 \textcolor{vhdlkeyword}{    BEGIN}
01827         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01828         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_rom_second_last_state_w_lg_q1754w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01829         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01830     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01831     \textcolor{vhdlchar}{wire_rom_last_state_w_lg_q1753w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_last_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01832     \textcolor{vhdlchar}{wire_rom_last_state_w_lg_q1720w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_last_state};
01833     \textcolor{keywordflow}{PROCESS} (clock, reset)
01834 \textcolor{vhdlkeyword}{    BEGIN}
01835         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_second_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01836         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_second_last_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rom_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_addr_counter_done}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01837         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01838     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01839     \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1754w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rom_second_last_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01840     \textcolor{vhdlchar}{wire_rom_second_last_state_w_lg_q1718w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_second_last_state};
01841     \textcolor{keywordflow}{PROCESS} (clock, reset)
01842 \textcolor{vhdlkeyword}{    BEGIN}
01843         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_second_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01844         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{rom_second_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rom_first_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_reset_rom_address1752w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01845         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01846     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01847     \textcolor{vhdlchar}{wire_rom_second_state_w_lg_q1714w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{rom_second_state};
01848     \textcolor{keywordflow}{PROCESS} (clock, reset)
01849 \textcolor{vhdlkeyword}{    BEGIN}
01850         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01851         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01852             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01853                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01854                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data17}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg_serial_in}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg_serial_in}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01855                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01856             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01857         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01858     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01859     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q218w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg0} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01860     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q218w219w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q218w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range214w216w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01861     \textcolor{keywordflow}{PROCESS} (clock, reset)
01862 \textcolor{vhdlkeyword}{    BEGIN}
01863         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01864         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01865             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01866                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01867                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data16}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01868                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01869             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01870         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01871     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01872     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q224w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg1} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01873     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q224w225w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q224w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range221w223w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01874     \textcolor{keywordflow}{PROCESS} (clock, reset)
01875 \textcolor{vhdlkeyword}{    BEGIN}
01876         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01877         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01878             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01879                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01880                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data15}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01881                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01882             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01883         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01884     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01885     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q229w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg2} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01886     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q229w230w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q229w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range226w228w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01887     \textcolor{keywordflow}{PROCESS} (clock, reset)
01888 \textcolor{vhdlkeyword}{    BEGIN}
01889         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01890         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01891             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01892                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01893                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data14}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01894                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01895             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01896         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01897     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01898     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q234w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg3} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01899     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q234w235w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q234w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range231w233w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01900     \textcolor{keywordflow}{PROCESS} (clock, reset)
01901 \textcolor{vhdlkeyword}{    BEGIN}
01902         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01903         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01904             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01905                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01906                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data13}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01907                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01908             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01909         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01910     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01911     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q239w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg4} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01912     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q239w240w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q239w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range236w238w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01913     \textcolor{keywordflow}{PROCESS} (clock, reset)
01914 \textcolor{vhdlkeyword}{    BEGIN}
01915         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01916         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01917             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01918                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01919                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data12}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01920                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01921             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01922         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01923     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01924     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q244w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg5} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01925     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q244w245w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q244w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range241w243w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01926     \textcolor{keywordflow}{PROCESS} (clock, reset)
01927 \textcolor{vhdlkeyword}{    BEGIN}
01928         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01929         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01930             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01931                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01932                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data11}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01933                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01934             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01935         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01936     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01937     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q249w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg6} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01938     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q249w250w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q249w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range246w248w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01939     \textcolor{keywordflow}{PROCESS} (clock, reset)
01940 \textcolor{vhdlkeyword}{    BEGIN}
01941         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01942         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01943             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01944                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01945                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data10}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01946                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01947             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01948         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01949     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01950     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q254w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg7} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01951     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q254w255w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q254w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range251w253w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01952     \textcolor{keywordflow}{PROCESS} (clock, reset)
01953 \textcolor{vhdlkeyword}{    BEGIN}
01954         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01955         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01956             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01957                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01958                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data9}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{w64w}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01959                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01960             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01961         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01962     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01963     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q259w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg8} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_read_nominal_out217w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01964     \textcolor{vhdlchar}{wire_shift_reg_w_lg_w_lg_q259w260w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_shift_reg_w_lg_q259w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      wire_add_sub5_w_lg_w_result_range256w258w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
01965     \textcolor{keywordflow}{PROCESS} (clock, reset)
01966 \textcolor{vhdlkeyword}{    BEGIN}
01967         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01968         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01969             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01970                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01971                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data8}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable123w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01972                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01973             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01974         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01975     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01976     \textcolor{keywordflow}{PROCESS} (clock, reset)
01977 \textcolor{vhdlkeyword}{    BEGIN}
01978         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01979         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01980             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01981                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01982                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data7}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable131w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01983                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01984             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01985         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01986     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01987     \textcolor{keywordflow}{PROCESS} (clock, reset)
01988 \textcolor{vhdlkeyword}{    BEGIN}
01989         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01990         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01991             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
01992                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
01993                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data6}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable139w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
01994                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01995             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01996         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
01997     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
01998     \textcolor{keywordflow}{PROCESS} (clock, reset)
01999 \textcolor{vhdlkeyword}{    BEGIN}
02000         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02001         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02002             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02003                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02004                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data5}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable147w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02005                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02006             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02007         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02008     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02009     \textcolor{keywordflow}{PROCESS} (clock, reset)
02010 \textcolor{vhdlkeyword}{    BEGIN}
02011         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02012         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02013             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02014                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02015                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data4}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable155w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02016                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02017             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02018         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02019     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02020     \textcolor{keywordflow}{PROCESS} (clock, reset)
02021 \textcolor{vhdlkeyword}{    BEGIN}
02022         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02023         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02024             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02025                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02026                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data3}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable163w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02027                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02028             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02029         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02030     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02031     \textcolor{keywordflow}{PROCESS} (clock, reset)
02032 \textcolor{vhdlkeyword}{    BEGIN}
02033         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02034         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02035             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02036                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02037                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data2}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable171w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02038                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02039             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02040         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02041     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02042     \textcolor{keywordflow}{PROCESS} (clock, reset)
02043 \textcolor{vhdlkeyword}{    BEGIN}
02044         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02045         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02046             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02047                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02048                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data1}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable179w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02049                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02050             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02051         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02052     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02053     \textcolor{keywordflow}{PROCESS} (clock, reset)
02054 \textcolor{vhdlkeyword}{    BEGIN}
02055         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02056         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02057             \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} 
02058                 \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_clear} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{shift_reg17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02059                 \textcolor{keywordflow}{ELSE} \textcolor{vhdlchar}{shift_reg17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_load_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      nominal_data0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{wire_w_lg_shift_reg_load_enable187w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      shift_reg_shift_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{shift_reg16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{shift_reg_shift_nominal_enable} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      shift_reg16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02060                 \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02061             \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02062         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02063     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02064     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q262w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range261w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02065     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q264w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range263w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02066     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q267w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range266w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02067     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q270w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range269w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02068     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q273w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range272w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02069     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q276w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range275w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02070     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q279w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range278w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02071     \textcolor{vhdlchar}{wire_shift_reg_w_lg_q282w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{shift_reg17} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_shift_reg_width_select_range281w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02072     \textcolor{vhdlchar}{loop16} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{FOR} \textcolor{vhdlchar}{i} \textcolor{keywordflow}{IN} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{TO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{17} \textcolor{keywordflow}{GENERATE}
02073         \textcolor{vhdlchar}{wire_shift_reg_ena}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{i}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_w63w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02074     \textcolor{keywordflow}{END} \textcolor{keywordflow}{GENERATE} \textcolor{vhdlchar}{loop16};
02075     \textcolor{keywordflow}{PROCESS} (clock)
02076 \textcolor{vhdlkeyword}{    BEGIN}
02077         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{tmp_nominal_data_out_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wire_read_last_nominal_state_w_lg_q1917w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{tmp_nominal_data_out_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      idle_state}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02078         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02079     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02080     \textcolor{keywordflow}{PROCESS} (clock)
02081 \textcolor{vhdlkeyword}{    BEGIN}
02082         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{tmp_seq_ena_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      reconfig_counter_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{C0_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{rotate_width_counter_done}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02083         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02084     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02085     \textcolor{keywordflow}{PROCESS} (clock, reset)
02086 \textcolor{vhdlkeyword}{    BEGIN}
02087         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02088         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_data_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_init_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02089         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02090     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02091     \textcolor{vhdlchar}{wire_write_data_state_w_lg_q1738w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_data_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      width_counter_done};
02092     \textcolor{vhdlchar}{wire_write_data_state_w_lg_q1692w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_data_state};
02093     \textcolor{keywordflow}{PROCESS} (clock, reset)
02094 \textcolor{vhdlkeyword}{    BEGIN}
02095         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_init_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02096         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_init_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02097         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02098     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02099     \textcolor{vhdlchar}{wire_write_init_nominal_state_w_lg_q1694w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_init_nominal_state};
02100     \textcolor{keywordflow}{PROCESS} (clock, reset)
02101 \textcolor{vhdlkeyword}{    BEGIN}
02102         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02103         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_init_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      idle_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_param}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{
      counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{counter_type}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{counter_param}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02104         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02105     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02106     \textcolor{vhdlchar}{wire_write_init_state_w_lg_q1690w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_init_state};
02107     \textcolor{vhdlchar}{wire_write_init_state_w_lg_q1900w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_init_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      write_init_nominal_state};
02108     \textcolor{keywordflow}{PROCESS} (clock, reset)
02109 \textcolor{vhdlkeyword}{    BEGIN}
02110         \textcolor{keywordflow}{IF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02111         \textcolor{keywordflow}{ELSIF} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{THEN} \textcolor{vhdlchar}{write_nominal_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_init_nominal_state} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      wire_w_lg_width_counter_done1764w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02112         \textcolor{keywordflow}{END} \textcolor{keywordflow}{IF};
02113     \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
02114     \textcolor{vhdlchar}{wire_write_nominal_state_w_lg_q1737w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_nominal_state} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{
      width_counter_done};
02115     \textcolor{vhdlchar}{wire_write_nominal_state_w_lg_q1696w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{write_nominal_state};
02116     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range214w216w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range214w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02117     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range221w223w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range221w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02118     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range226w228w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range226w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02119     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range231w233w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range231w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02120     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range236w238w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range236w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02121     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range241w243w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range241w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02122     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range246w248w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range246w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02123     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range251w253w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range251w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02124     \textcolor{vhdlchar}{wire_add_sub5_w_lg_w_result_range256w258w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{
      wire_add_sub5_w_result_range256w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{read_nominal_out};
02125     \textcolor{vhdlchar}{wire_add_sub5_dataa} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg8} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg7} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg6} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      shift_reg5} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg4} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg3} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg2} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg1}\textcolor{vhdlchar}{)};
02126     \textcolor{vhdlchar}{wire_add_sub5_datab} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdllogic}{"0"} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg17} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg16} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg15} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      shift_reg14} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg13} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg12} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg11} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{shift_reg10}\textcolor{vhdlchar}{)};
02127     \textcolor{vhdlchar}{wire_add_sub5_w_result_range214w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02128     \textcolor{vhdlchar}{wire_add_sub5_w_result_range221w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
02129     \textcolor{vhdlchar}{wire_add_sub5_w_result_range226w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
02130     \textcolor{vhdlchar}{wire_add_sub5_w_result_range231w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
02131     \textcolor{vhdlchar}{wire_add_sub5_w_result_range236w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)};
02132     \textcolor{vhdlchar}{wire_add_sub5_w_result_range241w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)};
02133     \textcolor{vhdlchar}{wire_add_sub5_w_result_range246w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)};
02134     \textcolor{vhdlchar}{wire_add_sub5_w_result_range251w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)};
02135     \textcolor{vhdlchar}{wire_add_sub5_w_result_range256w}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wire_add_sub5_result}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)};
02136     add_sub5 :  lpm\_add\_sub
02137       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02138         LPM\_WIDTH => \textcolor{vhdllogic}{9}
02139       \textcolor{vhdlchar}{)}
02140       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02141         cin => wire_gnd,
02142         dataa => wire_add_sub5_dataa,
02143         datab => wire_add_sub5_datab,
02144         result => wire_add_sub5_result
02145       \textcolor{vhdlchar}{)};
02146     \textcolor{vhdlchar}{wire_add_sub6_dataa} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02147     add_sub6 :  lpm\_add\_sub
02148       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02149         LPM\_WIDTH => \textcolor{vhdllogic}{8}
02150       \textcolor{vhdlchar}{)}
02151       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02152         cin => data_in\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)},
02153         dataa => wire_add_sub6_dataa,
02154         result => wire_add_sub6_result
02155       \textcolor{vhdlchar}{)};
02156     \textcolor{vhdlchar}{wire_cmpr7_dataa} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(} \textcolor{vhdlchar}{data_in}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
02157     \textcolor{vhdlchar}{wire_cmpr7_datab} \textcolor{vhdlchar}{<=} \textcolor{vhdllogic}{"00000001"};
02158     cmpr7 :  lpm\_compare
02159       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02160         LPM\_WIDTH => \textcolor{vhdllogic}{8}
02161       \textcolor{vhdlchar}{)}
02162       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02163         aeb => wire_cmpr7_aeb,
02164         dataa => wire_cmpr7_dataa,
02165         datab => wire_cmpr7_datab
02166       \textcolor{vhdlchar}{)};
02167     cntr1 :  lpm\_counter
02168       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02169         lpm\_direction => \textcolor{keyword}{"DOWN"},
02170         lpm\_modulus => \textcolor{vhdllogic}{144},
02171         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02172         lpm\_width => \textcolor{vhdllogic}{8}
02173       \textcolor{vhdlchar}{)}
02174       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02175         clock => clock,
02176         cnt\_en => addr_counter_enable,
02177         data => addr_counter_sload_value,
02178         q => wire_cntr1_q,
02179         sload => addr_counter_sload
02180       \textcolor{vhdlchar}{)};
02181     cntr12 :  lpm\_counter
02182       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02183         lpm\_direction => \textcolor{keyword}{"DOWN"},
02184         lpm\_modulus => \textcolor{vhdllogic}{144},
02185         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02186         lpm\_width => \textcolor{vhdllogic}{8}
02187       \textcolor{vhdlchar}{)}
02188       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02189         clock => clock,
02190         cnt\_en => reconfig_addr_counter_enable,
02191         data => reconfig_addr_counter_sload_value,
02192         q => wire_cntr12_q,
02193         sload => reconfig_addr_counter_sload
02194       \textcolor{vhdlchar}{)};
02195     cntr13 :  lpm\_counter
02196       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02197         lpm\_direction => \textcolor{keyword}{"DOWN"},
02198         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02199         lpm\_width => \textcolor{vhdllogic}{6}
02200       \textcolor{vhdlchar}{)}
02201       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02202         clock => clock,
02203         cnt\_en => reconfig_width_counter_enable,
02204         data => reconfig_width_counter_sload_value,
02205         q => wire_cntr13_q,
02206         sload => reconfig_width_counter_sload
02207       \textcolor{vhdlchar}{)};
02208     cntr14 :  lpm\_counter
02209       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02210         lpm\_direction => \textcolor{keyword}{"DOWN"},
02211         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02212         lpm\_width => \textcolor{vhdllogic}{8}
02213       \textcolor{vhdlchar}{)}
02214       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02215         clock => clock,
02216         cnt\_en => rom_width_counter_enable,
02217         data => rom_width_counter_sload_value,
02218         q => wire_cntr14_q,
02219         sload => rom_width_counter_sload
02220       \textcolor{vhdlchar}{)};
02221     cntr15 :  lpm\_counter
02222       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02223         lpm\_direction => \textcolor{keyword}{"DOWN"},
02224         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02225         lpm\_width => \textcolor{vhdllogic}{5}
02226       \textcolor{vhdlchar}{)}
02227       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02228         clock => clock,
02229         cnt\_en => rotate_width_counter_enable,
02230         data => rotate_width_counter_sload_value,
02231         q => wire_cntr15_q,
02232         sload => rotate_width_counter_sload
02233       \textcolor{vhdlchar}{)};
02234     cntr16 :  lpm\_counter
02235       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02236         lpm\_direction => \textcolor{keyword}{"DOWN"},
02237         lpm\_modulus => \textcolor{vhdllogic}{144},
02238         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02239         lpm\_width => \textcolor{vhdllogic}{8}
02240       \textcolor{vhdlchar}{)}
02241       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02242         clock => clock,
02243         cnt\_en => rotate_addr_counter_enable,
02244         data => rotate_addr_counter_sload_value,
02245         q => wire_cntr16_q,
02246         sload => rotate_addr_counter_sload
02247       \textcolor{vhdlchar}{)};
02248     cntr2 :  lpm\_counter
02249       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02250         lpm\_direction => \textcolor{keyword}{"UP"},
02251         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02252         lpm\_width => \textcolor{vhdllogic}{8}
02253       \textcolor{vhdlchar}{)}
02254       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02255         clock => clock,
02256         cnt\_en => read_addr_counter_enable,
02257         data => read_addr_counter_sload_value,
02258         q => wire_cntr2_q,
02259         sload => read_addr_counter_sload
02260       \textcolor{vhdlchar}{)};
02261     cntr3 :  lpm\_counter
02262       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02263         lpm\_direction => \textcolor{keyword}{"DOWN"},
02264         lpm\_port\_updown => \textcolor{keyword}{"PORT\_UNUSED"},
02265         lpm\_width => \textcolor{vhdllogic}{5}
02266       \textcolor{vhdlchar}{)}
02267       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02268         clock => clock,
02269         cnt\_en => width_counter_enable,
02270         data => width_counter_sload_value,
02271         q => wire_cntr3_q,
02272         sload => width_counter_sload
02273       \textcolor{vhdlchar}{)};
02274     decode11 :  lpm\_decode
02275       \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
02276         LPM\_DECODES => \textcolor{vhdllogic}{5},
02277         LPM\_WIDTH => \textcolor{vhdllogic}{3}
02278       \textcolor{vhdlchar}{)}
02279       \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} ( 
02280         data => cuda_combout_wire,
02281         eq => wire_decode11_eq
02282       \textcolor{vhdlchar}{)};
02283 
02284  \textcolor{keywordflow}{END} \textcolor{vhdlchar}{RTL};\textcolor{keyword}{ --pll\_reconfig\_module\_pllrcfg\_ok11}
02285 \textcolor{keyword}{--VALID FILE}
02286 
02287 
02288 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{ieee};
02289 \textcolor{vhdlkeyword}{USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
02290 
02291 \textcolor{keywordflow}{ENTITY }pll_reconfig_module \textcolor{keywordflow}{IS}
02292     \textcolor{keywordflow}{PORT}
02293     \textcolor{vhdlchar}{(}
02294         \textcolor{vhdlchar}{clock}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02295         \textcolor{vhdlchar}{counter_param}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02296         \textcolor{vhdlchar}{counter_type}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02297         \textcolor{vhdlchar}{data_in}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02298         \textcolor{vhdlchar}{pll_areset_in}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02299         \textcolor{vhdlchar}{pll_scandataout}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02300         \textcolor{vhdlchar}{pll_scandone}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02301         \textcolor{vhdlchar}{read_param}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02302         \textcolor{vhdlchar}{reconfig}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02303         \textcolor{vhdlchar}{reset}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02304         \textcolor{vhdlchar}{reset_rom_address}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02305         \textcolor{vhdlchar}{rom_data_in}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02306         \textcolor{vhdlchar}{write_from_rom}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
02307         \textcolor{vhdlchar}{write_param}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02308         \textcolor{vhdlchar}{busy}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02309         \textcolor{vhdlchar}{data_out}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02310         \textcolor{vhdlchar}{pll_areset}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02311         \textcolor{vhdlchar}{pll_configupdate}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02312         \textcolor{vhdlchar}{pll_scanclk}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02313         \textcolor{vhdlchar}{pll_scanclkena}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02314         \textcolor{vhdlchar}{pll_scandata}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02315         \textcolor{vhdlchar}{rom_address_out}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02316         \textcolor{vhdlchar}{write_rom_ena}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} 
02317     \textcolor{vhdlchar}{)};
02318 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{pll\_reconfig\_module};
02319 
02320 
02321 \textcolor{keywordflow}{ARCHITECTURE} RTL \textcolor{keywordflow}{OF} pll_reconfig_module IS
02322 
02323     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{synthesis_clearbox}\textcolor{vhdlchar}{:} \textcolor{comment}{natural};
02324     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{synthesis_clearbox} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{RTL}\textcolor{vhdlchar}{:} \textcolor{keywordflow}{ARCHITECTURE} \textcolor{keywordflow}{IS} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
02325     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{clearbox_macroname}\textcolor{vhdlchar}{:} \textcolor{comment}{string};
02326     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{clearbox_macroname} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{RTL}\textcolor{vhdlchar}{:} \textcolor{keywordflow}{ARCHITECTURE} \textcolor{keywordflow}{IS} \textcolor{keyword}{"altpll\_reconfig"};
02327     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{clearbox_defparam}\textcolor{vhdlchar}{:} \textcolor{comment}{string};
02328     \textcolor{keywordflow}{ATTRIBUTE} \textcolor{vhdlchar}{clearbox_defparam} \textcolor{keywordflow}{OF} \textcolor{vhdlchar}{RTL}\textcolor{vhdlchar}{:} \textcolor{keywordflow}{ARCHITECTURE} \textcolor{keywordflow}{IS} \textcolor{keyword}{"intended\_device\_family=Cyclone IV E;"};
02329     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02330     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire1}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02331     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire2}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02332     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire3}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02333     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire4}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02334     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire5}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02335     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire6}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02336     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire7}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02337     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire8}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
02338 
02339 
02340 
02341     \textcolor{keywordflow}{COMPONENT} pll_reconfig_module_pllrcfg_ok11
02342     \textcolor{keywordflow}{PORT} (
02343             clock   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02344             counter_param   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02345             counter_type    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02346             data_in : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02347             pll_areset_in   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02348             pll_scandataout : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02349             pll_scandone    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02350             read_param  : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02351             reconfig    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02352             reset   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02353             reset_rom_address   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02354             rom_data_in : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02355             write_from_rom  : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02356             write_param : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
02357             busy    : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02358             data_out    : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02359             pll_areset  : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02360             pll_configupdate    : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02361             pll_scanclk : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02362             pll_scanclkena  : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02363             pll_scandata    : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
02364             rom_address_out : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
02365             write_rom_ena   : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} 
02366     );
02367     \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
02368 
02369 \textcolor{vhdlkeyword}{BEGIN}
02370     \textcolor{vhdlchar}{busy}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0};
02371     \textcolor{vhdlchar}{data_out}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire1}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02372     \textcolor{vhdlchar}{pll_areset}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2};
02373     \textcolor{vhdlchar}{pll_configupdate}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3};
02374     \textcolor{vhdlchar}{pll_scanclk}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4};
02375     \textcolor{vhdlchar}{pll_scanclkena}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5};
02376     \textcolor{vhdlchar}{pll_scandata}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire6};
02377     \textcolor{vhdlchar}{rom_address_out}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire7}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
02378     \textcolor{vhdlchar}{write_rom_ena}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire8};
02379 
02380     pll_reconfig_module_pllrcfg_ok11_component : 
      pll_reconfig_module_pllrcfg_ok11
02381     \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} (
02382         clock => clock,
02383         counter_param => counter_param,
02384         counter_type => counter_type,
02385         data_in => data_in,
02386         pll_areset_in => pll_areset_in,
02387         pll_scandataout => pll_scandataout,
02388         pll_scandone => pll_scandone,
02389         read_param => read_param,
02390         reconfig => reconfig,
02391         reset => reset,
02392         reset_rom_address => reset_rom_address,
02393         rom_data_in => rom_data_in,
02394         write_from_rom => write_from_rom,
02395         write_param => write_param,
02396         busy => sub_wire0,
02397         data_out => sub_wire1,
02398         pll_areset => sub_wire2,
02399         pll_configupdate => sub_wire3,
02400         pll_scanclk => sub_wire4,
02401         pll_scanclkena => sub_wire5,
02402         pll_scandata => sub_wire6,
02403         rom_address_out => sub_wire7,
02404         write_rom_ena => sub_wire8
02405     \textcolor{vhdlchar}{)};
02406 
02407 
02408 
02409 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{RTL};
02410 
02411 \textcolor{keyword}{-- ============================================================}
02412 \textcolor{keyword}{-- CNX file retrieval info}
02413 \textcolor{keyword}{-- ============================================================}
02414 \textcolor{keyword}{-- Retrieval info: PRIVATE: CHAIN\_TYPE NUMERIC "0"}
02415 \textcolor{keyword}{-- Retrieval info: PRIVATE: INIT\_FILE\_NAME STRING ""}
02416 \textcolor{keyword}{-- Retrieval info: PRIVATE: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
02417 \textcolor{keyword}{-- Retrieval info: PRIVATE: SYNTH\_WRAPPER\_GEN\_POSTFIX STRING "0"}
02418 \textcolor{keyword}{-- Retrieval info: PRIVATE: USE\_INIT\_FILE STRING "0"}
02419 \textcolor{keyword}{-- Retrieval info: CONSTANT: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
02420 \textcolor{keyword}{-- Retrieval info: USED\_PORT: busy 0 0 0 0 OUTPUT NODEFVAL "busy"}
02421 \textcolor{keyword}{-- Retrieval info: USED\_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"}
02422 \textcolor{keyword}{-- Retrieval info: USED\_PORT: counter\_param 0 0 3 0 INPUT NODEFVAL "counter\_param[2..0]"}
02423 \textcolor{keyword}{-- Retrieval info: USED\_PORT: counter\_type 0 0 4 0 INPUT NODEFVAL "counter\_type[3..0]"}
02424 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data\_in 0 0 9 0 INPUT NODEFVAL "data\_in[8..0]"}
02425 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data\_out 0 0 9 0 OUTPUT NODEFVAL "data\_out[8..0]"}
02426 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_areset 0 0 0 0 OUTPUT NODEFVAL "pll\_areset"}
02427 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_areset\_in 0 0 0 0 INPUT GND "pll\_areset\_in"}
02428 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_configupdate 0 0 0 0 OUTPUT NODEFVAL "pll\_configupdate"}
02429 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_scanclk 0 0 0 0 OUTPUT NODEFVAL "pll\_scanclk"}
02430 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_scanclkena 0 0 0 0 OUTPUT NODEFVAL "pll\_scanclkena"}
02431 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_scandata 0 0 0 0 OUTPUT NODEFVAL "pll\_scandata"}
02432 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_scandataout 0 0 0 0 INPUT NODEFVAL "pll\_scandataout"}
02433 \textcolor{keyword}{-- Retrieval info: USED\_PORT: pll\_scandone 0 0 0 0 INPUT NODEFVAL "pll\_scandone"}
02434 \textcolor{keyword}{-- Retrieval info: USED\_PORT: read\_param 0 0 0 0 INPUT NODEFVAL "read\_param"}
02435 \textcolor{keyword}{-- Retrieval info: USED\_PORT: reconfig 0 0 0 0 INPUT NODEFVAL "reconfig"}
02436 \textcolor{keyword}{-- Retrieval info: USED\_PORT: reset 0 0 0 0 INPUT NODEFVAL "reset"}
02437 \textcolor{keyword}{-- Retrieval info: USED\_PORT: reset\_rom\_address 0 0 0 0 INPUT GND "reset\_rom\_address"}
02438 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rom\_address\_out 0 0 8 0 OUTPUT NODEFVAL "rom\_address\_out[7..0]"}
02439 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rom\_data\_in 0 0 0 0 INPUT GND "rom\_data\_in"}
02440 \textcolor{keyword}{-- Retrieval info: USED\_PORT: write\_from\_rom 0 0 0 0 INPUT GND "write\_from\_rom"}
02441 \textcolor{keyword}{-- Retrieval info: USED\_PORT: write\_param 0 0 0 0 INPUT NODEFVAL "write\_param"}
02442 \textcolor{keyword}{-- Retrieval info: USED\_PORT: write\_rom\_ena 0 0 0 0 OUTPUT NODEFVAL "write\_rom\_ena"}
02443 \textcolor{keyword}{-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0}
02444 \textcolor{keyword}{-- Retrieval info: CONNECT: @counter\_param 0 0 3 0 counter\_param 0 0 3 0}
02445 \textcolor{keyword}{-- Retrieval info: CONNECT: @counter\_type 0 0 4 0 counter\_type 0 0 4 0}
02446 \textcolor{keyword}{-- Retrieval info: CONNECT: @data\_in 0 0 9 0 data\_in 0 0 9 0}
02447 \textcolor{keyword}{-- Retrieval info: CONNECT: @pll\_areset\_in 0 0 0 0 pll\_areset\_in 0 0 0 0}
02448 \textcolor{keyword}{-- Retrieval info: CONNECT: @pll\_scandataout 0 0 0 0 pll\_scandataout 0 0 0 0}
02449 \textcolor{keyword}{-- Retrieval info: CONNECT: @pll\_scandone 0 0 0 0 pll\_scandone 0 0 0 0}
02450 \textcolor{keyword}{-- Retrieval info: CONNECT: @read\_param 0 0 0 0 read\_param 0 0 0 0}
02451 \textcolor{keyword}{-- Retrieval info: CONNECT: @reconfig 0 0 0 0 reconfig 0 0 0 0}
02452 \textcolor{keyword}{-- Retrieval info: CONNECT: @reset 0 0 0 0 reset 0 0 0 0}
02453 \textcolor{keyword}{-- Retrieval info: CONNECT: @reset\_rom\_address 0 0 0 0 reset\_rom\_address 0 0 0 0}
02454 \textcolor{keyword}{-- Retrieval info: CONNECT: @rom\_data\_in 0 0 0 0 rom\_data\_in 0 0 0 0}
02455 \textcolor{keyword}{-- Retrieval info: CONNECT: @write\_from\_rom 0 0 0 0 write\_from\_rom 0 0 0 0}
02456 \textcolor{keyword}{-- Retrieval info: CONNECT: @write\_param 0 0 0 0 write\_param 0 0 0 0}
02457 \textcolor{keyword}{-- Retrieval info: CONNECT: busy 0 0 0 0 @busy 0 0 0 0}
02458 \textcolor{keyword}{-- Retrieval info: CONNECT: data\_out 0 0 9 0 @data\_out 0 0 9 0}
02459 \textcolor{keyword}{-- Retrieval info: CONNECT: pll\_areset 0 0 0 0 @pll\_areset 0 0 0 0}
02460 \textcolor{keyword}{-- Retrieval info: CONNECT: pll\_configupdate 0 0 0 0 @pll\_configupdate 0 0 0 0}
02461 \textcolor{keyword}{-- Retrieval info: CONNECT: pll\_scanclk 0 0 0 0 @pll\_scanclk 0 0 0 0}
02462 \textcolor{keyword}{-- Retrieval info: CONNECT: pll\_scanclkena 0 0 0 0 @pll\_scanclkena 0 0 0 0}
02463 \textcolor{keyword}{-- Retrieval info: CONNECT: pll\_scandata 0 0 0 0 @pll\_scandata 0 0 0 0}
02464 \textcolor{keyword}{-- Retrieval info: CONNECT: rom\_address\_out 0 0 8 0 @rom\_address\_out 0 0 8 0}
02465 \textcolor{keyword}{-- Retrieval info: CONNECT: write\_rom\_ena 0 0 0 0 @write\_rom\_ena 0 0 0 0}
02466 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL pll\_reconfig\_module.vhd TRUE}
02467 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL pll\_reconfig\_module.inc FALSE}
02468 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL pll\_reconfig\_module.cmp TRUE}
02469 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL pll\_reconfig\_module.bsf TRUE}
02470 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL pll\_reconfig\_module\_inst.vhd FALSE}
\end{DoxyCode}
