
my_pcb_test_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a458  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  0800a5e8  0800a5e8  0000b5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa10  0800aa10  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa10  0800aa10  0000ba10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa18  0800aa18  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa18  0800aa18  0000ba18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa1c  0800aa1c  0000ba1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800aa20  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d4  2**0
                  CONTENTS
 10 .bss          00000784  200001d8  200001d8  0000c1d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000095c  2000095c  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f951  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000265b  00000000  00000000  0001bb55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ff8  00000000  00000000  0001e1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c71  00000000  00000000  0001f1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020edd  00000000  00000000  0001fe19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000132d8  00000000  00000000  00040cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4455  00000000  00000000  00053fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00118423  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005814  00000000  00000000  00118468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0011dc7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5d0 	.word	0x0800a5d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800a5d0 	.word	0x0800a5d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7a:	f001 fc5f 	bl	800283c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7e:	f000 f8c7 	bl	8001110 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f82:	f000 fbcf 	bl	8001724 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000f86:	f000 f9ab 	bl	80012e0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000f8a:	f000 fa55 	bl	8001438 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f8e:	f000 fad3 	bl	8001538 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f92:	f000 fb25 	bl	80015e0 <MX_TIM4_Init>
  MX_I2C1_Init();
 8000f96:	f000 f919 	bl	80011cc <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f9a:	f000 f945 	bl	8001228 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000f9e:	f000 f971 	bl	8001284 <MX_I2C3_Init>
  MX_TIM5_Init();
 8000fa2:	f000 fb71 	bl	8001688 <MX_TIM5_Init>
  ssd1306_Init();      // SSD1306 initialize
 8000fa6:	f001 fb6d 	bl	8002684 <ssd1306_Init>
  MPU6050_Init();	   // mpu6050 initialize
 8000faa:	f000 ff4d 	bl	8001e48 <MPU6050_Init>

 // Reset all VL53L0X sensors
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // XSHUT1
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	4846      	ldr	r0, [pc, #280]	@ (80010cc <main+0x158>)
 8000fb4:	f001 ff5a 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // XSHUT2
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2102      	movs	r1, #2
 8000fbc:	4843      	ldr	r0, [pc, #268]	@ (80010cc <main+0x158>)
 8000fbe:	f001 ff55 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // XSHUT3
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	4841      	ldr	r0, [pc, #260]	@ (80010cc <main+0x158>)
 8000fc8:	f001 ff50 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000fcc:	200a      	movs	r0, #10
 8000fce:	f001 fca7 	bl	8002920 <HAL_Delay>

  // Bring up sensor on I2C1 (PB8, PB9)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	483d      	ldr	r0, [pc, #244]	@ (80010cc <main+0x158>)
 8000fd8:	f001 ff48 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000fdc:	200a      	movs	r0, #10
 8000fde:	f001 fc9f 	bl	8002920 <HAL_Delay>
  initVL53L0X(1, &hi2c1);
 8000fe2:	493b      	ldr	r1, [pc, #236]	@ (80010d0 <main+0x15c>)
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f004 fb9f 	bl	8005728 <initVL53L0X>
  // assign new address

  // Bring up sensor on I2C2 (PB10, PB11)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000fea:	2201      	movs	r2, #1
 8000fec:	2102      	movs	r1, #2
 8000fee:	4837      	ldr	r0, [pc, #220]	@ (80010cc <main+0x158>)
 8000ff0:	f001 ff3c 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000ff4:	200a      	movs	r0, #10
 8000ff6:	f001 fc93 	bl	8002920 <HAL_Delay>
  initVL53L0X(1, &hi2c2);
 8000ffa:	4936      	ldr	r1, [pc, #216]	@ (80010d4 <main+0x160>)
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f004 fb93 	bl	8005728 <initVL53L0X>

  // Bring up sensor on I2C3 (PA8, PC9)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2104      	movs	r1, #4
 8001006:	4831      	ldr	r0, [pc, #196]	@ (80010cc <main+0x158>)
 8001008:	f001 ff30 	bl	8002e6c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800100c:	200a      	movs	r0, #10
 800100e:	f001 fc87 	bl	8002920 <HAL_Delay>
  initVL53L0X(1, &hi2c3);
 8001012:	4931      	ldr	r1, [pc, #196]	@ (80010d8 <main+0x164>)
 8001014:	2001      	movs	r0, #1
 8001016:	f004 fb87 	bl	8005728 <initVL53L0X>
  // Variables declaration
  	  /*mouse_type mouse;
      cell_type maze[MAZE_SIZE][MAZE_SIZE];
      //int stage = 0;
      initMouseMaze(&mouse, maze);*/
	  for(uint8_t i = 0; i < 52; i++) {
 800101a:	2300      	movs	r3, #0
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	e006      	b.n	800102e <main+0xba>
		  textBuffer[i] = ' ';
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4a2e      	ldr	r2, [pc, #184]	@ (80010dc <main+0x168>)
 8001024:	2120      	movs	r1, #32
 8001026:	54d1      	strb	r1, [r2, r3]
	  for(uint8_t i = 0; i < 52; i++) {
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	3301      	adds	r3, #1
 800102c:	71fb      	strb	r3, [r7, #7]
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b33      	cmp	r3, #51	@ 0x33
 8001032:	d9f5      	bls.n	8001020 <main+0xac>
	  }
	  // Configure the sensor for high accuracy and speed in 20 cm.
	  setSignalRateLimit(200);
 8001034:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 80010e0 <main+0x16c>
 8001038:	f004 fdd6 	bl	8005be8 <setSignalRateLimit>
	  setVcselPulsePeriod(VcselPeriodPreRange, 10);
 800103c:	210a      	movs	r1, #10
 800103e:	2000      	movs	r0, #0
 8001040:	f004 ff02 	bl	8005e48 <setVcselPulsePeriod>
	  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8001044:	210e      	movs	r1, #14
 8001046:	2001      	movs	r0, #1
 8001048:	f004 fefe 	bl	8005e48 <setVcselPulsePeriod>
	  setMeasurementTimingBudget(300 * 1000UL);
 800104c:	4825      	ldr	r0, [pc, #148]	@ (80010e4 <main+0x170>)
 800104e:	f004 fe01 	bl	8005c54 <setMeasurementTimingBudget>
    /* USER CODE END WHILE */
	  /*RightMotor_SetSpeed(100);
	  LeftMotor_SetSpeed(100);*/

	  // Reas MPU6050
	  MPU6050_Read_Data(&Raw);
 8001052:	4825      	ldr	r0, [pc, #148]	@ (80010e8 <main+0x174>)
 8001054:	f000 ff64 	bl	8001f20 <MPU6050_Read_Data>
	  MPU6050_Read_Angle(&Angle);
 8001058:	4824      	ldr	r0, [pc, #144]	@ (80010ec <main+0x178>)
 800105a:	f001 f919 	bl	8002290 <MPU6050_Read_Angle>
	  counter++;          // Increment counter
 800105e:	4b24      	ldr	r3, [pc, #144]	@ (80010f0 <main+0x17c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	3301      	adds	r3, #1
 8001064:	4a22      	ldr	r2, [pc, #136]	@ (80010f0 <main+0x17c>)
 8001066:	6013      	str	r3, [r2, #0]

	  // Read three VL53L0X sensors
	  distance1 = readRangeSingleMillimeters(&hi2c1, 0x29, &distanceStr1);
 8001068:	4a22      	ldr	r2, [pc, #136]	@ (80010f4 <main+0x180>)
 800106a:	2129      	movs	r1, #41	@ 0x29
 800106c:	4818      	ldr	r0, [pc, #96]	@ (80010d0 <main+0x15c>)
 800106e:	f005 f8d5 	bl	800621c <readRangeSingleMillimeters>
 8001072:	4603      	mov	r3, r0
 8001074:	461a      	mov	r2, r3
 8001076:	4b20      	ldr	r3, [pc, #128]	@ (80010f8 <main+0x184>)
 8001078:	801a      	strh	r2, [r3, #0]
	  distance2 = readRangeSingleMillimeters(&hi2c2, 0x29, &distanceStr2);
 800107a:	4a20      	ldr	r2, [pc, #128]	@ (80010fc <main+0x188>)
 800107c:	2129      	movs	r1, #41	@ 0x29
 800107e:	4815      	ldr	r0, [pc, #84]	@ (80010d4 <main+0x160>)
 8001080:	f005 f8cc 	bl	800621c <readRangeSingleMillimeters>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <main+0x18c>)
 800108a:	801a      	strh	r2, [r3, #0]
	  distance3 = readRangeSingleMillimeters(&hi2c3, 0x29, &distanceStr3);
 800108c:	4a1d      	ldr	r2, [pc, #116]	@ (8001104 <main+0x190>)
 800108e:	2129      	movs	r1, #41	@ 0x29
 8001090:	4811      	ldr	r0, [pc, #68]	@ (80010d8 <main+0x164>)
 8001092:	f005 f8c3 	bl	800621c <readRangeSingleMillimeters>
 8001096:	4603      	mov	r3, r0
 8001098:	461a      	mov	r2, r3
 800109a:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <main+0x194>)
 800109c:	801a      	strh	r2, [r3, #0]

	  // Format the string with all three distances
	  sprintf(textBuffer, "D1:%d D2:%d D3:%d\r\n", distance1, distance2, distance3);
 800109e:	4b16      	ldr	r3, [pc, #88]	@ (80010f8 <main+0x184>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	461a      	mov	r2, r3
 80010a4:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <main+0x18c>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <main+0x194>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	460b      	mov	r3, r1
 80010b2:	4916      	ldr	r1, [pc, #88]	@ (800110c <main+0x198>)
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <main+0x168>)
 80010b6:	f006 f831 	bl	800711c <siprintf>

	  HAL_Delay(100);
 80010ba:	2064      	movs	r0, #100	@ 0x64
 80010bc:	f001 fc30 	bl	8002920 <HAL_Delay>


      HAL_Delay(1000);    // Wait 1000 ms = 1 second
 80010c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010c4:	f001 fc2c 	bl	8002920 <HAL_Delay>
	  MPU6050_Read_Data(&Raw);
 80010c8:	bf00      	nop
 80010ca:	e7c2      	b.n	8001052 <main+0xde>
 80010cc:	40020000 	.word	0x40020000
 80010d0:	200001f4 	.word	0x200001f4
 80010d4:	20000248 	.word	0x20000248
 80010d8:	2000029c 	.word	0x2000029c
 80010dc:	200004b8 	.word	0x200004b8
 80010e0:	43480000 	.word	0x43480000
 80010e4:	000493e0 	.word	0x000493e0
 80010e8:	2000045c 	.word	0x2000045c
 80010ec:	2000048c 	.word	0x2000048c
 80010f0:	20000458 	.word	0x20000458
 80010f4:	200004f8 	.word	0x200004f8
 80010f8:	200004b0 	.word	0x200004b0
 80010fc:	20000504 	.word	0x20000504
 8001100:	200004b2 	.word	0x200004b2
 8001104:	20000510 	.word	0x20000510
 8001108:	200004b4 	.word	0x200004b4
 800110c:	0800a5e8 	.word	0x0800a5e8

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	@ 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	2230      	movs	r2, #48	@ 0x30
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f006 f8f6 	bl	8007310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	4b22      	ldr	r3, [pc, #136]	@ (80011c4 <SystemClock_Config+0xb4>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113c:	4a21      	ldr	r2, [pc, #132]	@ (80011c4 <SystemClock_Config+0xb4>)
 800113e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001142:	6413      	str	r3, [r2, #64]	@ 0x40
 8001144:	4b1f      	ldr	r3, [pc, #124]	@ (80011c4 <SystemClock_Config+0xb4>)
 8001146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <SystemClock_Config+0xb8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <SystemClock_Config+0xb8>)
 800115a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800115e:	6013      	str	r3, [r2, #0]
 8001160:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <SystemClock_Config+0xb8>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800116c:	2302      	movs	r3, #2
 800116e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001170:	2301      	movs	r3, #1
 8001172:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001174:	2310      	movs	r3, #16
 8001176:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001178:	2300      	movs	r3, #0
 800117a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	4618      	mov	r0, r3
 8001182:	f002 feb1 	bl	8003ee8 <HAL_RCC_OscConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800118c:	f000 fb00 	bl	8001790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001190:	230f      	movs	r3, #15
 8001192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001194:	2300      	movs	r3, #0
 8001196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011a4:	f107 030c 	add.w	r3, r7, #12
 80011a8:	2100      	movs	r1, #0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f003 f914 	bl	80043d8 <HAL_RCC_ClockConfig>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80011b6:	f000 faeb 	bl	8001790 <Error_Handler>
  }
}
 80011ba:	bf00      	nop
 80011bc:	3750      	adds	r7, #80	@ 0x50
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40023800 	.word	0x40023800
 80011c8:	40007000 	.word	0x40007000

080011cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_I2C1_Init+0x50>)
 80011d2:	4a13      	ldr	r2, [pc, #76]	@ (8001220 <MX_I2C1_Init+0x54>)
 80011d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_I2C1_Init+0x50>)
 80011d8:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <MX_I2C1_Init+0x58>)
 80011da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_I2C1_Init+0x50>)
 80011ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	@ (800121c <MX_I2C1_Init+0x50>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_I2C1_Init+0x50>)
 8001204:	2200      	movs	r2, #0
 8001206:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	@ (800121c <MX_I2C1_Init+0x50>)
 800120a:	f001 fe49 	bl	8002ea0 <HAL_I2C_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001214:	f000 fabc 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001f4 	.word	0x200001f4
 8001220:	40005400 	.word	0x40005400
 8001224:	000186a0 	.word	0x000186a0

08001228 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800122c:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <MX_I2C2_Init+0x50>)
 800122e:	4a13      	ldr	r2, [pc, #76]	@ (800127c <MX_I2C2_Init+0x54>)
 8001230:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001232:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001234:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <MX_I2C2_Init+0x58>)
 8001236:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001238:	4b0f      	ldr	r3, [pc, #60]	@ (8001278 <MX_I2C2_Init+0x50>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001240:	2200      	movs	r2, #0
 8001242:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001246:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800124a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800124c:	4b0a      	ldr	r3, [pc, #40]	@ (8001278 <MX_I2C2_Init+0x50>)
 800124e:	2200      	movs	r2, #0
 8001250:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001252:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001258:	4b07      	ldr	r3, [pc, #28]	@ (8001278 <MX_I2C2_Init+0x50>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001260:	2200      	movs	r2, #0
 8001262:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <MX_I2C2_Init+0x50>)
 8001266:	f001 fe1b 	bl	8002ea0 <HAL_I2C_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001270:	f000 fa8e 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20000248 	.word	0x20000248
 800127c:	40005800 	.word	0x40005800
 8001280:	000186a0 	.word	0x000186a0

08001284 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001288:	4b12      	ldr	r3, [pc, #72]	@ (80012d4 <MX_I2C3_Init+0x50>)
 800128a:	4a13      	ldr	r2, [pc, #76]	@ (80012d8 <MX_I2C3_Init+0x54>)
 800128c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_I2C3_Init+0x50>)
 8001290:	4a12      	ldr	r2, [pc, #72]	@ (80012dc <MX_I2C3_Init+0x58>)
 8001292:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_I2C3_Init+0x50>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_I2C3_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a8:	4b0a      	ldr	r3, [pc, #40]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b4:	4b07      	ldr	r3, [pc, #28]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_I2C3_Init+0x50>)
 80012c2:	f001 fded 	bl	8002ea0 <HAL_I2C_Init>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012cc:	f000 fa60 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	2000029c 	.word	0x2000029c
 80012d8:	40005c00 	.word	0x40005c00
 80012dc:	000186a0 	.word	0x000186a0

080012e0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b096      	sub	sp, #88	@ 0x58
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]
 800130e:	615a      	str	r2, [r3, #20]
 8001310:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2220      	movs	r2, #32
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f005 fff9 	bl	8007310 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800131e:	4b44      	ldr	r3, [pc, #272]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001320:	4a44      	ldr	r2, [pc, #272]	@ (8001434 <MX_TIM1_Init+0x154>)
 8001322:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001324:	4b42      	ldr	r3, [pc, #264]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001326:	2200      	movs	r2, #0
 8001328:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132a:	4b41      	ldr	r3, [pc, #260]	@ (8001430 <MX_TIM1_Init+0x150>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001330:	4b3f      	ldr	r3, [pc, #252]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001332:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001336:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001338:	4b3d      	ldr	r3, [pc, #244]	@ (8001430 <MX_TIM1_Init+0x150>)
 800133a:	2200      	movs	r2, #0
 800133c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800133e:	4b3c      	ldr	r3, [pc, #240]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001340:	2200      	movs	r2, #0
 8001342:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001344:	4b3a      	ldr	r3, [pc, #232]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001346:	2200      	movs	r2, #0
 8001348:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800134a:	4839      	ldr	r0, [pc, #228]	@ (8001430 <MX_TIM1_Init+0x150>)
 800134c:	f003 fa10 	bl	8004770 <HAL_TIM_Base_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001356:	f000 fa1b 	bl	8001790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800135e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001360:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001364:	4619      	mov	r1, r3
 8001366:	4832      	ldr	r0, [pc, #200]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001368:	f003 fc12 	bl	8004b90 <HAL_TIM_ConfigClockSource>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001372:	f000 fa0d 	bl	8001790 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001376:	482e      	ldr	r0, [pc, #184]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001378:	f003 fa49 	bl	800480e <HAL_TIM_PWM_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001382:	f000 fa05 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800138e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001392:	4619      	mov	r1, r3
 8001394:	4826      	ldr	r0, [pc, #152]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001396:	f003 ffb3 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013a0:	f000 f9f6 	bl	8001790 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a4:	2360      	movs	r3, #96	@ 0x60
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ac:	2300      	movs	r3, #0
 80013ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013b0:	2300      	movs	r3, #0
 80013b2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013b8:	2300      	movs	r3, #0
 80013ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013bc:	2300      	movs	r3, #0
 80013be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c4:	2204      	movs	r2, #4
 80013c6:	4619      	mov	r1, r3
 80013c8:	4819      	ldr	r0, [pc, #100]	@ (8001430 <MX_TIM1_Init+0x150>)
 80013ca:	f003 fb1f 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80013d4:	f000 f9dc 	bl	8001790 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013dc:	220c      	movs	r2, #12
 80013de:	4619      	mov	r1, r3
 80013e0:	4813      	ldr	r0, [pc, #76]	@ (8001430 <MX_TIM1_Init+0x150>)
 80013e2:	f003 fb13 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80013ec:	f000 f9d0 	bl	8001790 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001404:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001408:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	4619      	mov	r1, r3
 8001412:	4807      	ldr	r0, [pc, #28]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001414:	f003 fff0 	bl	80053f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800141e:	f000 f9b7 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001422:	4803      	ldr	r0, [pc, #12]	@ (8001430 <MX_TIM1_Init+0x150>)
 8001424:	f000 fb80 	bl	8001b28 <HAL_TIM_MspPostInit>

}
 8001428:	bf00      	nop
 800142a:	3758      	adds	r7, #88	@ 0x58
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	200002f0 	.word	0x200002f0
 8001434:	40010000 	.word	0x40010000

08001438 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08e      	sub	sp, #56	@ 0x38
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800144c:	f107 0320 	add.w	r3, r7, #32
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
 8001464:	615a      	str	r2, [r3, #20]
 8001466:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001468:	4b32      	ldr	r3, [pc, #200]	@ (8001534 <MX_TIM2_Init+0xfc>)
 800146a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800146e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001470:	4b30      	ldr	r3, [pc, #192]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001472:	2200      	movs	r2, #0
 8001474:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001476:	4b2f      	ldr	r3, [pc, #188]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800147c:	4b2d      	ldr	r3, [pc, #180]	@ (8001534 <MX_TIM2_Init+0xfc>)
 800147e:	f04f 32ff 	mov.w	r2, #4294967295
 8001482:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148a:	4b2a      	ldr	r3, [pc, #168]	@ (8001534 <MX_TIM2_Init+0xfc>)
 800148c:	2200      	movs	r2, #0
 800148e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001490:	4828      	ldr	r0, [pc, #160]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001492:	f003 f96d 	bl	8004770 <HAL_TIM_Base_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800149c:	f000 f978 	bl	8001790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014aa:	4619      	mov	r1, r3
 80014ac:	4821      	ldr	r0, [pc, #132]	@ (8001534 <MX_TIM2_Init+0xfc>)
 80014ae:	f003 fb6f 	bl	8004b90 <HAL_TIM_ConfigClockSource>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80014b8:	f000 f96a 	bl	8001790 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014bc:	481d      	ldr	r0, [pc, #116]	@ (8001534 <MX_TIM2_Init+0xfc>)
 80014be:	f003 f9a6 	bl	800480e <HAL_TIM_PWM_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80014c8:	f000 f962 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014d0:	2300      	movs	r3, #0
 80014d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014d4:	f107 0320 	add.w	r3, r7, #32
 80014d8:	4619      	mov	r1, r3
 80014da:	4816      	ldr	r0, [pc, #88]	@ (8001534 <MX_TIM2_Init+0xfc>)
 80014dc:	f003 ff10 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80014e6:	f000 f953 	bl	8001790 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ea:	2360      	movs	r3, #96	@ 0x60
 80014ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	2204      	movs	r2, #4
 80014fe:	4619      	mov	r1, r3
 8001500:	480c      	ldr	r0, [pc, #48]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001502:	f003 fa83 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800150c:	f000 f940 	bl	8001790 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2208      	movs	r2, #8
 8001514:	4619      	mov	r1, r3
 8001516:	4807      	ldr	r0, [pc, #28]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001518:	f003 fa78 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001522:	f000 f935 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001526:	4803      	ldr	r0, [pc, #12]	@ (8001534 <MX_TIM2_Init+0xfc>)
 8001528:	f000 fafe 	bl	8001b28 <HAL_TIM_MspPostInit>

}
 800152c:	bf00      	nop
 800152e:	3738      	adds	r7, #56	@ 0x38
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000338 	.word	0x20000338

08001538 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08c      	sub	sp, #48	@ 0x30
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800153e:	f107 030c 	add.w	r3, r7, #12
 8001542:	2224      	movs	r2, #36	@ 0x24
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f005 fee2 	bl	8007310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001554:	4b20      	ldr	r3, [pc, #128]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 8001556:	4a21      	ldr	r2, [pc, #132]	@ (80015dc <MX_TIM3_Init+0xa4>)
 8001558:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800155a:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 800155c:	2200      	movs	r2, #0
 800155e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001560:	4b1d      	ldr	r3, [pc, #116]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 8001568:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800156c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156e:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 8001570:	2200      	movs	r2, #0
 8001572:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001574:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 8001576:	2200      	movs	r2, #0
 8001578:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800157a:	2301      	movs	r3, #1
 800157c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800157e:	2300      	movs	r3, #0
 8001580:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001582:	2301      	movs	r3, #1
 8001584:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001586:	2300      	movs	r3, #0
 8001588:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800158e:	2300      	movs	r3, #0
 8001590:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001592:	2301      	movs	r3, #1
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800159e:	f107 030c 	add.w	r3, r7, #12
 80015a2:	4619      	mov	r1, r3
 80015a4:	480c      	ldr	r0, [pc, #48]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 80015a6:	f003 f98b 	bl	80048c0 <HAL_TIM_Encoder_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80015b0:	f000 f8ee 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	4619      	mov	r1, r3
 80015c0:	4805      	ldr	r0, [pc, #20]	@ (80015d8 <MX_TIM3_Init+0xa0>)
 80015c2:	f003 fe9d 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80015cc:	f000 f8e0 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015d0:	bf00      	nop
 80015d2:	3730      	adds	r7, #48	@ 0x30
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000380 	.word	0x20000380
 80015dc:	40000400 	.word	0x40000400

080015e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08c      	sub	sp, #48	@ 0x30
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015e6:	f107 030c 	add.w	r3, r7, #12
 80015ea:	2224      	movs	r2, #36	@ 0x24
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f005 fe8e 	bl	8007310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015fc:	4b20      	ldr	r3, [pc, #128]	@ (8001680 <MX_TIM4_Init+0xa0>)
 80015fe:	4a21      	ldr	r2, [pc, #132]	@ (8001684 <MX_TIM4_Init+0xa4>)
 8001600:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001602:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <MX_TIM4_Init+0xa0>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001608:	4b1d      	ldr	r3, [pc, #116]	@ (8001680 <MX_TIM4_Init+0xa0>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800160e:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <MX_TIM4_Init+0xa0>)
 8001610:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001614:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001616:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <MX_TIM4_Init+0xa0>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161c:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <MX_TIM4_Init+0xa0>)
 800161e:	2200      	movs	r2, #0
 8001620:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001622:	2301      	movs	r3, #1
 8001624:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800162a:	2301      	movs	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800163a:	2301      	movs	r3, #1
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001646:	f107 030c 	add.w	r3, r7, #12
 800164a:	4619      	mov	r1, r3
 800164c:	480c      	ldr	r0, [pc, #48]	@ (8001680 <MX_TIM4_Init+0xa0>)
 800164e:	f003 f937 	bl	80048c0 <HAL_TIM_Encoder_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001658:	f000 f89a 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800165c:	2300      	movs	r3, #0
 800165e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <MX_TIM4_Init+0xa0>)
 800166a:	f003 fe49 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001674:	f000 f88c 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	3730      	adds	r7, #48	@ 0x30
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200003c8 	.word	0x200003c8
 8001684:	40000800 	.word	0x40000800

08001688 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800169c:	463b      	mov	r3, r7
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80016a4:	4b1d      	ldr	r3, [pc, #116]	@ (800171c <MX_TIM5_Init+0x94>)
 80016a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001720 <MX_TIM5_Init+0x98>)
 80016a8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <MX_TIM5_Init+0x94>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b0:	4b1a      	ldr	r3, [pc, #104]	@ (800171c <MX_TIM5_Init+0x94>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <MX_TIM5_Init+0x94>)
 80016b8:	f04f 32ff 	mov.w	r2, #4294967295
 80016bc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016be:	4b17      	ldr	r3, [pc, #92]	@ (800171c <MX_TIM5_Init+0x94>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c4:	4b15      	ldr	r3, [pc, #84]	@ (800171c <MX_TIM5_Init+0x94>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80016ca:	4814      	ldr	r0, [pc, #80]	@ (800171c <MX_TIM5_Init+0x94>)
 80016cc:	f003 f850 	bl	8004770 <HAL_TIM_Base_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80016d6:	f000 f85b 	bl	8001790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80016e0:	f107 0308 	add.w	r3, r7, #8
 80016e4:	4619      	mov	r1, r3
 80016e6:	480d      	ldr	r0, [pc, #52]	@ (800171c <MX_TIM5_Init+0x94>)
 80016e8:	f003 fa52 	bl	8004b90 <HAL_TIM_ConfigClockSource>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80016f2:	f000 f84d 	bl	8001790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f6:	2300      	movs	r3, #0
 80016f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016fe:	463b      	mov	r3, r7
 8001700:	4619      	mov	r1, r3
 8001702:	4806      	ldr	r0, [pc, #24]	@ (800171c <MX_TIM5_Init+0x94>)
 8001704:	f003 fdfc 	bl	8005300 <HAL_TIMEx_MasterConfigSynchronization>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800170e:	f000 f83f 	bl	8001790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000410 	.word	0x20000410
 8001720:	40000c00 	.word	0x40000c00

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b480      	push	{r7}
 8001726:	b085      	sub	sp, #20
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <MX_GPIO_Init+0x68>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a16      	ldr	r2, [pc, #88]	@ (800178c <MX_GPIO_Init+0x68>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b14      	ldr	r3, [pc, #80]	@ (800178c <MX_GPIO_Init+0x68>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	4b10      	ldr	r3, [pc, #64]	@ (800178c <MX_GPIO_Init+0x68>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a0f      	ldr	r2, [pc, #60]	@ (800178c <MX_GPIO_Init+0x68>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b0d      	ldr	r3, [pc, #52]	@ (800178c <MX_GPIO_Init+0x68>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <MX_GPIO_Init+0x68>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a08      	ldr	r2, [pc, #32]	@ (800178c <MX_GPIO_Init+0x68>)
 800176c:	f043 0304 	orr.w	r3, r3, #4
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b06      	ldr	r3, [pc, #24]	@ (800178c <MX_GPIO_Init+0x68>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0304 	and.w	r3, r3, #4
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800177e:	bf00      	nop
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40023800 	.word	0x40023800

08001790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001794:	b672      	cpsid	i
}
 8001796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <Error_Handler+0x8>

0800179c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800

080017ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08e      	sub	sp, #56	@ 0x38
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a5c      	ldr	r2, [pc, #368]	@ (800197c <HAL_I2C_MspInit+0x190>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d12d      	bne.n	800186a <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	623b      	str	r3, [r7, #32]
 8001812:	4b5b      	ldr	r3, [pc, #364]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a5a      	ldr	r2, [pc, #360]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b58      	ldr	r3, [pc, #352]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	623b      	str	r3, [r7, #32]
 8001828:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800182a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001830:	2312      	movs	r3, #18
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	2300      	movs	r3, #0
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001838:	2303      	movs	r3, #3
 800183a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800183c:	2304      	movs	r3, #4
 800183e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001844:	4619      	mov	r1, r3
 8001846:	484f      	ldr	r0, [pc, #316]	@ (8001984 <HAL_I2C_MspInit+0x198>)
 8001848:	f001 f974 	bl	8002b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	61fb      	str	r3, [r7, #28]
 8001850:	4b4b      	ldr	r3, [pc, #300]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001854:	4a4a      	ldr	r2, [pc, #296]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001856:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800185a:	6413      	str	r3, [r2, #64]	@ 0x40
 800185c:	4b48      	ldr	r3, [pc, #288]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 800185e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001868:	e083      	b.n	8001972 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a46      	ldr	r2, [pc, #280]	@ (8001988 <HAL_I2C_MspInit+0x19c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d12d      	bne.n	80018d0 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
 8001878:	4b41      	ldr	r3, [pc, #260]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 800187a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187c:	4a40      	ldr	r2, [pc, #256]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 800187e:	f043 0302 	orr.w	r3, r3, #2
 8001882:	6313      	str	r3, [r2, #48]	@ 0x30
 8001884:	4b3e      	ldr	r3, [pc, #248]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001888:	f003 0302 	and.w	r3, r3, #2
 800188c:	61bb      	str	r3, [r7, #24]
 800188e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001890:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001894:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001896:	2312      	movs	r3, #18
 8001898:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018a2:	2304      	movs	r3, #4
 80018a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018aa:	4619      	mov	r1, r3
 80018ac:	4835      	ldr	r0, [pc, #212]	@ (8001984 <HAL_I2C_MspInit+0x198>)
 80018ae:	f001 f941 	bl	8002b34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	4b32      	ldr	r3, [pc, #200]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	4a31      	ldr	r2, [pc, #196]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018bc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ca:	617b      	str	r3, [r7, #20]
 80018cc:	697b      	ldr	r3, [r7, #20]
}
 80018ce:	e050      	b.n	8001972 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a2d      	ldr	r2, [pc, #180]	@ (800198c <HAL_I2C_MspInit+0x1a0>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d14b      	bne.n	8001972 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	4b28      	ldr	r3, [pc, #160]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	4a27      	ldr	r2, [pc, #156]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ea:	4b25      	ldr	r3, [pc, #148]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	613b      	str	r3, [r7, #16]
 80018f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	4a20      	ldr	r2, [pc, #128]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6313      	str	r3, [r2, #48]	@ 0x30
 8001906:	4b1e      	ldr	r3, [pc, #120]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001912:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001916:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001918:	2312      	movs	r3, #18
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001924:	2304      	movs	r3, #4
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192c:	4619      	mov	r1, r3
 800192e:	4818      	ldr	r0, [pc, #96]	@ (8001990 <HAL_I2C_MspInit+0x1a4>)
 8001930:	f001 f900 	bl	8002b34 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001934:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800193a:	2312      	movs	r3, #18
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001942:	2303      	movs	r3, #3
 8001944:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001946:	2304      	movs	r3, #4
 8001948:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800194e:	4619      	mov	r1, r3
 8001950:	4810      	ldr	r0, [pc, #64]	@ (8001994 <HAL_I2C_MspInit+0x1a8>)
 8001952:	f001 f8ef 	bl	8002b34 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	4a08      	ldr	r2, [pc, #32]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001960:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001964:	6413      	str	r3, [r2, #64]	@ 0x40
 8001966:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_I2C_MspInit+0x194>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]
}
 8001972:	bf00      	nop
 8001974:	3738      	adds	r7, #56	@ 0x38
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40005400 	.word	0x40005400
 8001980:	40023800 	.word	0x40023800
 8001984:	40020400 	.word	0x40020400
 8001988:	40005800 	.word	0x40005800
 800198c:	40005c00 	.word	0x40005c00
 8001990:	40020800 	.word	0x40020800
 8001994:	40020000 	.word	0x40020000

08001998 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001998:	b480      	push	{r7}
 800199a:	b087      	sub	sp, #28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a24 <HAL_TIM_Base_MspInit+0x8c>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10e      	bne.n	80019c8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	4b1e      	ldr	r3, [pc, #120]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80019c6:	e026      	b.n	8001a16 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019d0:	d10e      	bne.n	80019f0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b11      	ldr	r3, [pc, #68]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]
}
 80019ee:	e012      	b.n	8001a16 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM5)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a2c <HAL_TIM_Base_MspInit+0x94>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d10d      	bne.n	8001a16 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a02:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 8001a04:	f043 0308 	orr.w	r3, r3, #8
 8001a08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a0a:	4b07      	ldr	r3, [pc, #28]	@ (8001a28 <HAL_TIM_Base_MspInit+0x90>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	f003 0308 	and.w	r3, r3, #8
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
}
 8001a16:	bf00      	nop
 8001a18:	371c      	adds	r7, #28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40010000 	.word	0x40010000
 8001a28:	40023800 	.word	0x40023800
 8001a2c:	40000c00 	.word	0x40000c00

08001a30 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08c      	sub	sp, #48	@ 0x30
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 031c 	add.w	r3, r7, #28
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a32      	ldr	r2, [pc, #200]	@ (8001b18 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d12c      	bne.n	8001aac <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	61bb      	str	r3, [r7, #24]
 8001a56:	4b31      	ldr	r3, [pc, #196]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5a:	4a30      	ldr	r2, [pc, #192]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a62:	4b2e      	ldr	r3, [pc, #184]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	61bb      	str	r3, [r7, #24]
 8001a6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	4b2a      	ldr	r3, [pc, #168]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a29      	ldr	r2, [pc, #164]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a78:	f043 0302 	orr.w	r3, r3, #2
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b27      	ldr	r3, [pc, #156]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001a8a:	2330      	movs	r3, #48	@ 0x30
 8001a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a96:	2300      	movs	r3, #0
 8001a98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9e:	f107 031c 	add.w	r3, r7, #28
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	481e      	ldr	r0, [pc, #120]	@ (8001b20 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001aa6:	f001 f845 	bl	8002b34 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001aaa:	e030      	b.n	8001b0e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b24 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d12b      	bne.n	8001b0e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	4a17      	ldr	r2, [pc, #92]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ac6:	4b15      	ldr	r3, [pc, #84]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aca:	f003 0304 	and.w	r3, r3, #4
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	4a10      	ldr	r2, [pc, #64]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b1c <HAL_TIM_Encoder_MspInit+0xec>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aee:	23c0      	movs	r3, #192	@ 0xc0
 8001af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2300      	movs	r3, #0
 8001afc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001afe:	2302      	movs	r3, #2
 8001b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b02:	f107 031c 	add.w	r3, r7, #28
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001b0a:	f001 f813 	bl	8002b34 <HAL_GPIO_Init>
}
 8001b0e:	bf00      	nop
 8001b10:	3730      	adds	r7, #48	@ 0x30
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40000400 	.word	0x40000400
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020400 	.word	0x40020400
 8001b24:	40000800 	.word	0x40000800

08001b28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	@ 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a24      	ldr	r2, [pc, #144]	@ (8001bd8 <HAL_TIM_MspPostInit+0xb0>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d11f      	bne.n	8001b8a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	4b23      	ldr	r3, [pc, #140]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a22      	ldr	r2, [pc, #136]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b20      	ldr	r3, [pc, #128]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001b66:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	4619      	mov	r1, r3
 8001b82:	4817      	ldr	r0, [pc, #92]	@ (8001be0 <HAL_TIM_MspPostInit+0xb8>)
 8001b84:	f000 ffd6 	bl	8002b34 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b88:	e022      	b.n	8001bd0 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b92:	d11d      	bne.n	8001bd0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9c:	4a0f      	ldr	r2, [pc, #60]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bdc <HAL_TIM_MspPostInit+0xb4>)
 8001ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001bb0:	2306      	movs	r3, #6
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <HAL_TIM_MspPostInit+0xb8>)
 8001bcc:	f000 ffb2 	bl	8002b34 <HAL_GPIO_Init>
}
 8001bd0:	bf00      	nop
 8001bd2:	3728      	adds	r7, #40	@ 0x28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40010000 	.word	0x40010000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000

08001be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <NMI_Handler+0x4>

08001bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <HardFault_Handler+0x4>

08001bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <MemManage_Handler+0x4>

08001bfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c00:	bf00      	nop
 8001c02:	e7fd      	b.n	8001c00 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	bf00      	nop
 8001c0a:	e7fd      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c3a:	f000 fe51 	bl	80028e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
  return 1;
 8001c46:	2301      	movs	r3, #1
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <_kill>:

int _kill(int pid, int sig)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
 8001c5a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c5c:	f005 fbaa 	bl	80073b4 <__errno>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2216      	movs	r2, #22
 8001c64:	601a      	str	r2, [r3, #0]
  return -1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <_exit>:

void _exit (int status)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff ffe7 	bl	8001c52 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <_exit+0x12>

08001c88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	e00a      	b.n	8001cb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c9a:	f3af 8000 	nop.w
 8001c9e:	4601      	mov	r1, r0
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	60ba      	str	r2, [r7, #8]
 8001ca6:	b2ca      	uxtb	r2, r1
 8001ca8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	3301      	adds	r3, #1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	dbf0      	blt.n	8001c9a <_read+0x12>
  }

  return len;
 8001cb8:	687b      	ldr	r3, [r7, #4]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b086      	sub	sp, #24
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	60f8      	str	r0, [r7, #12]
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e009      	b.n	8001ce8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	697a      	ldr	r2, [r7, #20]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	dbf1      	blt.n	8001cd4 <_write+0x12>
  }
  return len;
 8001cf0:	687b      	ldr	r3, [r7, #4]
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <_close>:

int _close(int file)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
 8001d1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d22:	605a      	str	r2, [r3, #4]
  return 0;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <_isatty>:

int _isatty(int file)
{
 8001d32:	b480      	push	{r7}
 8001d34:	b083      	sub	sp, #12
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d3a:	2301      	movs	r3, #1
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d6c:	4a14      	ldr	r2, [pc, #80]	@ (8001dc0 <_sbrk+0x5c>)
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <_sbrk+0x60>)
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d78:	4b13      	ldr	r3, [pc, #76]	@ (8001dc8 <_sbrk+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d80:	4b11      	ldr	r3, [pc, #68]	@ (8001dc8 <_sbrk+0x64>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <_sbrk+0x68>)
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d207      	bcs.n	8001da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d94:	f005 fb0e 	bl	80073b4 <__errno>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001da2:	e009      	b.n	8001db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001daa:	4b07      	ldr	r3, [pc, #28]	@ (8001dc8 <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a05      	ldr	r2, [pc, #20]	@ (8001dc8 <_sbrk+0x64>)
 8001db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20020000 	.word	0x20020000
 8001dc4:	00000400 	.word	0x00000400
 8001dc8:	2000051c 	.word	0x2000051c
 8001dcc:	20000960 	.word	0x20000960

08001dd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dd4:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <SystemInit+0x20>)
 8001dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dda:	4a05      	ldr	r2, [pc, #20]	@ (8001df0 <SystemInit+0x20>)
 8001ddc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001de0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	e000ed00 	.word	0xe000ed00

08001df4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001df4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001df8:	f7ff ffea 	bl	8001dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dfc:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dfe:	490d      	ldr	r1, [pc, #52]	@ (8001e34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e00:	4a0d      	ldr	r2, [pc, #52]	@ (8001e38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e04:	e002      	b.n	8001e0c <LoopCopyDataInit>

08001e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e0a:	3304      	adds	r3, #4

08001e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e10:	d3f9      	bcc.n	8001e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e12:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e14:	4c0a      	ldr	r4, [pc, #40]	@ (8001e40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e18:	e001      	b.n	8001e1e <LoopFillZerobss>

08001e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e1c:	3204      	adds	r2, #4

08001e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e20:	d3fb      	bcc.n	8001e1a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e22:	f005 facd 	bl	80073c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e26:	f7ff f8a5 	bl	8000f74 <main>
  bx  lr    
 8001e2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e34:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e38:	0800aa20 	.word	0x0800aa20
  ldr r2, =_sbss
 8001e3c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001e40:	2000095c 	.word	0x2000095c

08001e44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e44:	e7fe      	b.n	8001e44 <ADC_IRQHandler>
	...

08001e48 <MPU6050_Init>:
double dt;

int16_t samples = 0, gyro_x_offset, gyro_y_offset, gyro_z_offset;

void MPU6050_Init (void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;
	// check device ID WHO_AM_I
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, timeOut);
 8001e4e:	2364      	movs	r3, #100	@ 0x64
 8001e50:	9302      	str	r3, [sp, #8]
 8001e52:	2301      	movs	r3, #1
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	1dfb      	adds	r3, r7, #7
 8001e58:	9300      	str	r3, [sp, #0]
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	2275      	movs	r2, #117	@ 0x75
 8001e5e:	21d0      	movs	r1, #208	@ 0xd0
 8001e60:	482e      	ldr	r0, [pc, #184]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001e62:	f001 fa5b 	bl	800331c <HAL_I2C_Mem_Read>
	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	2b68      	cmp	r3, #104	@ 0x68
 8001e6a:	d153      	bne.n	8001f14 <MPU6050_Init+0xcc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0x01;//0x00
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, timeOut);
 8001e70:	2364      	movs	r3, #100	@ 0x64
 8001e72:	9302      	str	r3, [sp, #8]
 8001e74:	2301      	movs	r3, #1
 8001e76:	9301      	str	r3, [sp, #4]
 8001e78:	1dbb      	adds	r3, r7, #6
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	226b      	movs	r2, #107	@ 0x6b
 8001e80:	21d0      	movs	r1, #208	@ 0xd0
 8001e82:	4826      	ldr	r0, [pc, #152]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001e84:	f001 f950 	bl	8003128 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8001e88:	2307      	movs	r3, #7
 8001e8a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, timeOut);
 8001e8c:	2364      	movs	r3, #100	@ 0x64
 8001e8e:	9302      	str	r3, [sp, #8]
 8001e90:	2301      	movs	r3, #1
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	1dbb      	adds	r3, r7, #6
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	2301      	movs	r3, #1
 8001e9a:	2219      	movs	r2, #25
 8001e9c:	21d0      	movs	r1, #208	@ 0xd0
 8001e9e:	481f      	ldr	r0, [pc, #124]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001ea0:	f001 f942 	bl	8003128 <HAL_I2C_Mem_Write>
		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048
		Data = 0x08;
 8001ea4:	2308      	movs	r3, #8
 8001ea6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, timeOut);
 8001ea8:	2364      	movs	r3, #100	@ 0x64
 8001eaa:	9302      	str	r3, [sp, #8]
 8001eac:	2301      	movs	r3, #1
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	1dbb      	adds	r3, r7, #6
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	221c      	movs	r2, #28
 8001eb8:	21d0      	movs	r1, #208	@ 0xd0
 8001eba:	4818      	ldr	r0, [pc, #96]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001ebc:	f001 f934 	bl	8003128 <HAL_I2C_Mem_Write>

		Data = 0x05;
 8001ec0:	2305      	movs	r3, #5
 8001ec2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG_2, 1,&Data, 1, timeOut);
 8001ec4:	2364      	movs	r3, #100	@ 0x64
 8001ec6:	9302      	str	r3, [sp, #8]
 8001ec8:	2301      	movs	r3, #1
 8001eca:	9301      	str	r3, [sp, #4]
 8001ecc:	1dbb      	adds	r3, r7, #6
 8001ece:	9300      	str	r3, [sp, #0]
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	221d      	movs	r2, #29
 8001ed4:	21d0      	movs	r1, #208	@ 0xd0
 8001ed6:	4811      	ldr	r0, [pc, #68]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001ed8:	f001 f926 	bl	8003128 <HAL_I2C_Mem_Write>
		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4
		Data = 0x08;
 8001edc:	2308      	movs	r3, #8
 8001ede:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, timeOut);
 8001ee0:	2364      	movs	r3, #100	@ 0x64
 8001ee2:	9302      	str	r3, [sp, #8]
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	9301      	str	r3, [sp, #4]
 8001ee8:	1dbb      	adds	r3, r7, #6
 8001eea:	9300      	str	r3, [sp, #0]
 8001eec:	2301      	movs	r3, #1
 8001eee:	221b      	movs	r2, #27
 8001ef0:	21d0      	movs	r1, #208	@ 0xd0
 8001ef2:	480a      	ldr	r0, [pc, #40]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001ef4:	f001 f918 	bl	8003128 <HAL_I2C_Mem_Write>
		Data = 0x05;
 8001ef8:	2305      	movs	r3, #5
 8001efa:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1, timeOut);
 8001efc:	2364      	movs	r3, #100	@ 0x64
 8001efe:	9302      	str	r3, [sp, #8]
 8001f00:	2301      	movs	r3, #1
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	1dbb      	adds	r3, r7, #6
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	2301      	movs	r3, #1
 8001f0a:	221a      	movs	r2, #26
 8001f0c:	21d0      	movs	r1, #208	@ 0xd0
 8001f0e:	4803      	ldr	r0, [pc, #12]	@ (8001f1c <MPU6050_Init+0xd4>)
 8001f10:	f001 f90a 	bl	8003128 <HAL_I2C_Mem_Write>
	}

}
 8001f14:	bf00      	nop
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	200001f4 	.word	0x200001f4

08001f20 <MPU6050_Read_Data>:
void MPU6050_Read_Data(MPU6050_Raw *Raw){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	@ 0x30
 8001f24:	af04      	add	r7, sp, #16
 8001f26:	6078      	str	r0, [r7, #4]

	uint8_t Rec_Data[14];
	// Read 6 BYTES of data starting from ACCEL_XOUT_H register
	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, timeOut);
 8001f28:	2364      	movs	r3, #100	@ 0x64
 8001f2a:	9302      	str	r3, [sp, #8]
 8001f2c:	230e      	movs	r3, #14
 8001f2e:	9301      	str	r3, [sp, #4]
 8001f30:	f107 0308 	add.w	r3, r7, #8
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	2301      	movs	r3, #1
 8001f38:	223b      	movs	r2, #59	@ 0x3b
 8001f3a:	21d0      	movs	r1, #208	@ 0xd0
 8001f3c:	4891      	ldr	r0, [pc, #580]	@ (8002184 <MPU6050_Read_Data+0x264>)
 8001f3e:	f001 f9ed 	bl	800331c <HAL_I2C_Mem_Read>

	Raw->Accel_X_RAW = (int16_t)(Rec_Data[0]  << 8 | Rec_Data [1]);
 8001f42:	7a3b      	ldrb	r3, [r7, #8]
 8001f44:	b21b      	sxth	r3, r3
 8001f46:	021b      	lsls	r3, r3, #8
 8001f48:	b21a      	sxth	r2, r3
 8001f4a:	7a7b      	ldrb	r3, [r7, #9]
 8001f4c:	b21b      	sxth	r3, r3
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	b21a      	sxth	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	801a      	strh	r2, [r3, #0]
	Raw->Accel_Y_RAW = (int16_t)(Rec_Data[2]  << 8 | Rec_Data [3]);
 8001f56:	7abb      	ldrb	r3, [r7, #10]
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	021b      	lsls	r3, r3, #8
 8001f5c:	b21a      	sxth	r2, r3
 8001f5e:	7afb      	ldrb	r3, [r7, #11]
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b21a      	sxth	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	805a      	strh	r2, [r3, #2]
	Raw->Accel_Z_RAW = (int16_t)(Rec_Data[4]  << 8 | Rec_Data [5]);
 8001f6a:	7b3b      	ldrb	r3, [r7, #12]
 8001f6c:	b21b      	sxth	r3, r3
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	b21a      	sxth	r2, r3
 8001f72:	7b7b      	ldrb	r3, [r7, #13]
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b21a      	sxth	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	809a      	strh	r2, [r3, #4]
	Raw->Temp        = (int16_t)(Rec_Data[6]  << 8 | Rec_Data [7]);
 8001f7e:	7bbb      	ldrb	r3, [r7, #14]
 8001f80:	b21b      	sxth	r3, r3
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	b21a      	sxth	r2, r3
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	b21b      	sxth	r3, r3
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	Raw->Gyro_X_RAW  = (int16_t)(Rec_Data[8]  << 8 | Rec_Data [9]);
 8001f9c:	7c3b      	ldrb	r3, [r7, #16]
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	b21a      	sxth	r2, r3
 8001fa4:	7c7b      	ldrb	r3, [r7, #17]
 8001fa6:	b21b      	sxth	r3, r3
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	829a      	strh	r2, [r3, #20]
	Raw->Gyro_Y_RAW  = (int16_t)(Rec_Data[10] << 8 | Rec_Data [11]);
 8001fb0:	7cbb      	ldrb	r3, [r7, #18]
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	021b      	lsls	r3, r3, #8
 8001fb6:	b21a      	sxth	r2, r3
 8001fb8:	7cfb      	ldrb	r3, [r7, #19]
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	b21a      	sxth	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	82da      	strh	r2, [r3, #22]
	Raw->Gyro_Z_RAW  = (int16_t)(Rec_Data[12] << 8 | Rec_Data [13]);
 8001fc4:	7d3b      	ldrb	r3, [r7, #20]
 8001fc6:	b21b      	sxth	r3, r3
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	7d7b      	ldrb	r3, [r7, #21]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	b21a      	sxth	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	831a      	strh	r2, [r3, #24]
	     for more details check ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g  ~  0000 0000  ~ 0x00 16,384
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  4g  ~  0000 1000  ~ 0x08 8192
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  8g  ~  0001 0000  ~ 0x10 4096
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  16g ~  0001 1000  ~ 0x18 2048 		 * ****/
	Raw->Ax = Raw->Accel_X_RAW/8192.0; //16384.0;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe faa0 	bl	8000524 <__aeabi_i2d>
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	4b67      	ldr	r3, [pc, #412]	@ (8002188 <MPU6050_Read_Data+0x268>)
 8001fea:	f7fe fc2f 	bl	800084c <__aeabi_ddiv>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f7fe fdd7 	bl	8000ba8 <__aeabi_d2f>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
	Raw->Ay = Raw->Accel_Y_RAW/8192.0;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002006:	4618      	mov	r0, r3
 8002008:	f7fe fa8c 	bl	8000524 <__aeabi_i2d>
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	4b5d      	ldr	r3, [pc, #372]	@ (8002188 <MPU6050_Read_Data+0x268>)
 8002012:	f7fe fc1b 	bl	800084c <__aeabi_ddiv>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f7fe fdc3 	bl	8000ba8 <__aeabi_d2f>
 8002022:	4602      	mov	r2, r0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	60da      	str	r2, [r3, #12]
	Raw->Az = Raw->Accel_Z_RAW/8192.0;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800202e:	4618      	mov	r0, r3
 8002030:	f7fe fa78 	bl	8000524 <__aeabi_i2d>
 8002034:	f04f 0200 	mov.w	r2, #0
 8002038:	4b53      	ldr	r3, [pc, #332]	@ (8002188 <MPU6050_Read_Data+0x268>)
 800203a:	f7fe fc07 	bl	800084c <__aeabi_ddiv>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4610      	mov	r0, r2
 8002044:	4619      	mov	r1, r3
 8002046:	f7fe fdaf 	bl	8000ba8 <__aeabi_d2f>
 800204a:	4602      	mov	r2, r0
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	611a      	str	r2, [r3, #16]
	// Tnh dt
	    static uint32_t lastTick = 0;
	    uint32_t now = HAL_GetTick();
 8002050:	f000 fc5a 	bl	8002908 <HAL_GetTick>
 8002054:	61f8      	str	r0, [r7, #28]
	    float dt = (now - lastTick) / 1000.0f;
 8002056:	4b4d      	ldr	r3, [pc, #308]	@ (800218c <MPU6050_Read_Data+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	69fa      	ldr	r2, [r7, #28]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	ee07 3a90 	vmov	s15, r3
 8002062:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002066:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002190 <MPU6050_Read_Data+0x270>
 800206a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800206e:	edc7 7a06 	vstr	s15, [r7, #24]
	    lastTick = now;
 8002072:	4a46      	ldr	r2, [pc, #280]	@ (800218c <MPU6050_Read_Data+0x26c>)
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	6013      	str	r3, [r2, #0]

	    // Tch phn yaw
	    Raw->YawChange += Raw->Gz * dt;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8002084:	edd7 7a06 	vldr	s15, [r7, #24]
 8002088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800208c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	    angle= Raw->YawChange;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	4a3e      	ldr	r2, [pc, #248]	@ (8002194 <MPU6050_Read_Data+0x274>)
 800209c:	6013      	str	r3, [r2, #0]
         for more details check GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s      ~  0000 0000  ~ 0x00 131
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=1 ->  500 /s      ~  0000 1000  ~ 0x08 65.5
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=2 ->  1000 /s   ~  0001 0000  ~ 0x10 32.8
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=3 ->  2000 /s   ~  0001 1000  ~ 0x18 16.4  			****/
		if(samples<32) {
 800209e:	4b3e      	ldr	r3, [pc, #248]	@ (8002198 <MPU6050_Read_Data+0x278>)
 80020a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a4:	2b1f      	cmp	r3, #31
 80020a6:	dc09      	bgt.n	80020bc <MPU6050_Read_Data+0x19c>
		  samples ++;
 80020a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002198 <MPU6050_Read_Data+0x278>)
 80020aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	3301      	adds	r3, #1
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	b21a      	sxth	r2, r3
 80020b6:	4b38      	ldr	r3, [pc, #224]	@ (8002198 <MPU6050_Read_Data+0x278>)
 80020b8:	801a      	strh	r2, [r3, #0]
		  return ;
 80020ba:	e0d8      	b.n	800226e <MPU6050_Read_Data+0x34e>
		} else if(samples <64) {
 80020bc:	4b36      	ldr	r3, [pc, #216]	@ (8002198 <MPU6050_Read_Data+0x278>)
 80020be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80020c4:	dc30      	bgt.n	8002128 <MPU6050_Read_Data+0x208>
			gyro_x_offset += Raw->Gyro_X_RAW;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	4b33      	ldr	r3, [pc, #204]	@ (800219c <MPU6050_Read_Data+0x27c>)
 80020d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	4413      	add	r3, r2
 80020d8:	b29b      	uxth	r3, r3
 80020da:	b21a      	sxth	r2, r3
 80020dc:	4b2f      	ldr	r3, [pc, #188]	@ (800219c <MPU6050_Read_Data+0x27c>)
 80020de:	801a      	strh	r2, [r3, #0]
			gyro_y_offset += Raw->Gyro_Y_RAW;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	4b2d      	ldr	r3, [pc, #180]	@ (80021a0 <MPU6050_Read_Data+0x280>)
 80020ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	4413      	add	r3, r2
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	b21a      	sxth	r2, r3
 80020f6:	4b2a      	ldr	r3, [pc, #168]	@ (80021a0 <MPU6050_Read_Data+0x280>)
 80020f8:	801a      	strh	r2, [r3, #0]
			gyro_z_offset += Raw->Gyro_Z_RAW;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002100:	b29a      	uxth	r2, r3
 8002102:	4b28      	ldr	r3, [pc, #160]	@ (80021a4 <MPU6050_Read_Data+0x284>)
 8002104:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002108:	b29b      	uxth	r3, r3
 800210a:	4413      	add	r3, r2
 800210c:	b29b      	uxth	r3, r3
 800210e:	b21a      	sxth	r2, r3
 8002110:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <MPU6050_Read_Data+0x284>)
 8002112:	801a      	strh	r2, [r3, #0]
			samples++;
 8002114:	4b20      	ldr	r3, [pc, #128]	@ (8002198 <MPU6050_Read_Data+0x278>)
 8002116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800211a:	b29b      	uxth	r3, r3
 800211c:	3301      	adds	r3, #1
 800211e:	b29b      	uxth	r3, r3
 8002120:	b21a      	sxth	r2, r3
 8002122:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <MPU6050_Read_Data+0x278>)
 8002124:	801a      	strh	r2, [r3, #0]
			return;
 8002126:	e0a2      	b.n	800226e <MPU6050_Read_Data+0x34e>
		} else if(samples==64) {
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <MPU6050_Read_Data+0x278>)
 800212a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800212e:	2b40      	cmp	r3, #64	@ 0x40
 8002130:	d13a      	bne.n	80021a8 <MPU6050_Read_Data+0x288>
			gyro_x_offset /= 32;
 8002132:	4b1a      	ldr	r3, [pc, #104]	@ (800219c <MPU6050_Read_Data+0x27c>)
 8002134:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002138:	2b00      	cmp	r3, #0
 800213a:	da00      	bge.n	800213e <MPU6050_Read_Data+0x21e>
 800213c:	331f      	adds	r3, #31
 800213e:	115b      	asrs	r3, r3, #5
 8002140:	b21a      	sxth	r2, r3
 8002142:	4b16      	ldr	r3, [pc, #88]	@ (800219c <MPU6050_Read_Data+0x27c>)
 8002144:	801a      	strh	r2, [r3, #0]
			gyro_y_offset /= 32;
 8002146:	4b16      	ldr	r3, [pc, #88]	@ (80021a0 <MPU6050_Read_Data+0x280>)
 8002148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800214c:	2b00      	cmp	r3, #0
 800214e:	da00      	bge.n	8002152 <MPU6050_Read_Data+0x232>
 8002150:	331f      	adds	r3, #31
 8002152:	115b      	asrs	r3, r3, #5
 8002154:	b21a      	sxth	r2, r3
 8002156:	4b12      	ldr	r3, [pc, #72]	@ (80021a0 <MPU6050_Read_Data+0x280>)
 8002158:	801a      	strh	r2, [r3, #0]
			gyro_z_offset /= 32;
 800215a:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <MPU6050_Read_Data+0x284>)
 800215c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002160:	2b00      	cmp	r3, #0
 8002162:	da00      	bge.n	8002166 <MPU6050_Read_Data+0x246>
 8002164:	331f      	adds	r3, #31
 8002166:	115b      	asrs	r3, r3, #5
 8002168:	b21a      	sxth	r2, r3
 800216a:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MPU6050_Read_Data+0x284>)
 800216c:	801a      	strh	r2, [r3, #0]
			samples++;
 800216e:	4b0a      	ldr	r3, [pc, #40]	@ (8002198 <MPU6050_Read_Data+0x278>)
 8002170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002174:	b29b      	uxth	r3, r3
 8002176:	3301      	adds	r3, #1
 8002178:	b29b      	uxth	r3, r3
 800217a:	b21a      	sxth	r2, r3
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <MPU6050_Read_Data+0x278>)
 800217e:	801a      	strh	r2, [r3, #0]
 8002180:	e039      	b.n	80021f6 <MPU6050_Read_Data+0x2d6>
 8002182:	bf00      	nop
 8002184:	200001f4 	.word	0x200001f4
 8002188:	40c00000 	.word	0x40c00000
 800218c:	20000538 	.word	0x20000538
 8002190:	447a0000 	.word	0x447a0000
 8002194:	20000520 	.word	0x20000520
 8002198:	20000530 	.word	0x20000530
 800219c:	20000532 	.word	0x20000532
 80021a0:	20000534 	.word	0x20000534
 80021a4:	20000536 	.word	0x20000536
		} else {
			Raw->Gyro_X_RAW -= gyro_x_offset;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	4b33      	ldr	r3, [pc, #204]	@ (8002280 <MPU6050_Read_Data+0x360>)
 80021b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	b21a      	sxth	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	829a      	strh	r2, [r3, #20]
			Raw->Gyro_Y_RAW -= gyro_y_offset;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002284 <MPU6050_Read_Data+0x364>)
 80021cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	b21a      	sxth	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	82da      	strh	r2, [r3, #22]
			Raw->Gyro_Z_RAW -= gyro_z_offset;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <MPU6050_Read_Data+0x368>)
 80021e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	b21a      	sxth	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	831a      	strh	r2, [r3, #24]
		}
	Raw->Gx = Raw->Gyro_X_RAW/65.5;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f991 	bl	8000524 <__aeabi_i2d>
 8002202:	a31d      	add	r3, pc, #116	@ (adr r3, 8002278 <MPU6050_Read_Data+0x358>)
 8002204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002208:	f7fe fb20 	bl	800084c <__aeabi_ddiv>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4610      	mov	r0, r2
 8002212:	4619      	mov	r1, r3
 8002214:	f7fe fcc8 	bl	8000ba8 <__aeabi_d2f>
 8002218:	4602      	mov	r2, r0
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	61da      	str	r2, [r3, #28]
	Raw->Gy = Raw->Gyro_Y_RAW/65.5;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe f97d 	bl	8000524 <__aeabi_i2d>
 800222a:	a313      	add	r3, pc, #76	@ (adr r3, 8002278 <MPU6050_Read_Data+0x358>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	f7fe fb0c 	bl	800084c <__aeabi_ddiv>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4610      	mov	r0, r2
 800223a:	4619      	mov	r1, r3
 800223c:	f7fe fcb4 	bl	8000ba8 <__aeabi_d2f>
 8002240:	4602      	mov	r2, r0
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	621a      	str	r2, [r3, #32]
	Raw->Gz = Raw->Gyro_Z_RAW/65.5;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe f969 	bl	8000524 <__aeabi_i2d>
 8002252:	a309      	add	r3, pc, #36	@ (adr r3, 8002278 <MPU6050_Read_Data+0x358>)
 8002254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002258:	f7fe faf8 	bl	800084c <__aeabi_ddiv>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4610      	mov	r0, r2
 8002262:	4619      	mov	r1, r3
 8002264:	f7fe fca0 	bl	8000ba8 <__aeabi_d2f>
 8002268:	4602      	mov	r2, r0
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	625a      	str	r2, [r3, #36]	@ 0x24

}
 800226e:	3720      	adds	r7, #32
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	f3af 8000 	nop.w
 8002278:	00000000 	.word	0x00000000
 800227c:	40506000 	.word	0x40506000
 8002280:	20000532 	.word	0x20000532
 8002284:	20000534 	.word	0x20000534
 8002288:	20000536 	.word	0x20000536
 800228c:	00000000 	.word	0x00000000

08002290 <MPU6050_Read_Angle>:

void MPU6050_Read_Angle(MPU6050_Data *Angle){
 8002290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002294:	b08e      	sub	sp, #56	@ 0x38
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
	MPU6050_Raw Raw;
	MPU6050_Read_Data(&Raw);
 800229a:	f107 0308 	add.w	r3, r7, #8
 800229e:	4618      	mov	r0, r3
 80022a0:	f7ff fe3e 	bl	8001f20 <MPU6050_Read_Data>

	Angle->Pitch_Accel = -atan(Raw.Ax/(sqrt(pow(Raw.Ay,2) + pow(Raw.Az,2)))) * 180/3.145926;
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe f94e 	bl	8000548 <__aeabi_f2d>
 80022ac:	4680      	mov	r8, r0
 80022ae:	4689      	mov	r9, r1
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe f948 	bl	8000548 <__aeabi_f2d>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	ed9f 1bc6 	vldr	d1, [pc, #792]	@ 80025d8 <MPU6050_Read_Angle+0x348>
 80022c0:	ec43 2b10 	vmov	d0, r2, r3
 80022c4:	f007 f860 	bl	8009388 <pow>
 80022c8:	ec5b ab10 	vmov	sl, fp, d0
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe f93a 	bl	8000548 <__aeabi_f2d>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	ed9f 1bbf 	vldr	d1, [pc, #764]	@ 80025d8 <MPU6050_Read_Angle+0x348>
 80022dc:	ec43 2b10 	vmov	d0, r2, r3
 80022e0:	f007 f852 	bl	8009388 <pow>
 80022e4:	ec53 2b10 	vmov	r2, r3, d0
 80022e8:	4650      	mov	r0, sl
 80022ea:	4659      	mov	r1, fp
 80022ec:	f7fd ffce 	bl	800028c <__adddf3>
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	ec43 2b17 	vmov	d7, r2, r3
 80022f8:	eeb0 0a47 	vmov.f32	s0, s14
 80022fc:	eef0 0a67 	vmov.f32	s1, s15
 8002300:	f007 f8b2 	bl	8009468 <sqrt>
 8002304:	ec53 2b10 	vmov	r2, r3, d0
 8002308:	4640      	mov	r0, r8
 800230a:	4649      	mov	r1, r9
 800230c:	f7fe fa9e 	bl	800084c <__aeabi_ddiv>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	ec43 2b17 	vmov	d7, r2, r3
 8002318:	eeb0 0a47 	vmov.f32	s0, s14
 800231c:	eef0 0a67 	vmov.f32	s1, s15
 8002320:	f007 f8ce 	bl	80094c0 <atan>
 8002324:	ec53 2b10 	vmov	r2, r3, d0
 8002328:	4614      	mov	r4, r2
 800232a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800232e:	f04f 0200 	mov.w	r2, #0
 8002332:	4bb1      	ldr	r3, [pc, #708]	@ (80025f8 <MPU6050_Read_Angle+0x368>)
 8002334:	4620      	mov	r0, r4
 8002336:	4629      	mov	r1, r5
 8002338:	f7fe f95e 	bl	80005f8 <__aeabi_dmul>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4610      	mov	r0, r2
 8002342:	4619      	mov	r1, r3
 8002344:	a3a6      	add	r3, pc, #664	@ (adr r3, 80025e0 <MPU6050_Read_Angle+0x350>)
 8002346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234a:	f7fe fa7f 	bl	800084c <__aeabi_ddiv>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fc27 	bl	8000ba8 <__aeabi_d2f>
 800235a:	4602      	mov	r2, r0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	605a      	str	r2, [r3, #4]
	Angle->Row_Accel   =  atan(Raw.Ay/(sqrt(pow(Raw.Ax,2) + pow(Raw.Az,2)))) * 180/3.145926;
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe f8f0 	bl	8000548 <__aeabi_f2d>
 8002368:	4604      	mov	r4, r0
 800236a:	460d      	mov	r5, r1
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe f8ea 	bl	8000548 <__aeabi_f2d>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 80025d8 <MPU6050_Read_Angle+0x348>
 800237c:	ec43 2b10 	vmov	d0, r2, r3
 8002380:	f007 f802 	bl	8009388 <pow>
 8002384:	ec59 8b10 	vmov	r8, r9, d0
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f8dc 	bl	8000548 <__aeabi_f2d>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	ed9f 1b90 	vldr	d1, [pc, #576]	@ 80025d8 <MPU6050_Read_Angle+0x348>
 8002398:	ec43 2b10 	vmov	d0, r2, r3
 800239c:	f006 fff4 	bl	8009388 <pow>
 80023a0:	ec53 2b10 	vmov	r2, r3, d0
 80023a4:	4640      	mov	r0, r8
 80023a6:	4649      	mov	r1, r9
 80023a8:	f7fd ff70 	bl	800028c <__adddf3>
 80023ac:	4602      	mov	r2, r0
 80023ae:	460b      	mov	r3, r1
 80023b0:	ec43 2b17 	vmov	d7, r2, r3
 80023b4:	eeb0 0a47 	vmov.f32	s0, s14
 80023b8:	eef0 0a67 	vmov.f32	s1, s15
 80023bc:	f007 f854 	bl	8009468 <sqrt>
 80023c0:	ec53 2b10 	vmov	r2, r3, d0
 80023c4:	4620      	mov	r0, r4
 80023c6:	4629      	mov	r1, r5
 80023c8:	f7fe fa40 	bl	800084c <__aeabi_ddiv>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	ec43 2b17 	vmov	d7, r2, r3
 80023d4:	eeb0 0a47 	vmov.f32	s0, s14
 80023d8:	eef0 0a67 	vmov.f32	s1, s15
 80023dc:	f007 f870 	bl	80094c0 <atan>
 80023e0:	ec51 0b10 	vmov	r0, r1, d0
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	4b83      	ldr	r3, [pc, #524]	@ (80025f8 <MPU6050_Read_Angle+0x368>)
 80023ea:	f7fe f905 	bl	80005f8 <__aeabi_dmul>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	a37a      	add	r3, pc, #488	@ (adr r3, 80025e0 <MPU6050_Read_Angle+0x350>)
 80023f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fc:	f7fe fa26 	bl	800084c <__aeabi_ddiv>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4610      	mov	r0, r2
 8002406:	4619      	mov	r1, r3
 8002408:	f7fe fbce 	bl	8000ba8 <__aeabi_d2f>
 800240c:	4602      	mov	r2, r0
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	609a      	str	r2, [r3, #8]

	dt = (double) (HAL_GetTick() - timer) / 1000;
 8002412:	f000 fa79 	bl	8002908 <HAL_GetTick>
 8002416:	4603      	mov	r3, r0
 8002418:	4a78      	ldr	r2, [pc, #480]	@ (80025fc <MPU6050_Read_Angle+0x36c>)
 800241a:	8812      	ldrh	r2, [r2, #0]
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe f870 	bl	8000504 <__aeabi_ui2d>
 8002424:	f04f 0200 	mov.w	r2, #0
 8002428:	4b75      	ldr	r3, [pc, #468]	@ (8002600 <MPU6050_Read_Angle+0x370>)
 800242a:	f7fe fa0f 	bl	800084c <__aeabi_ddiv>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4974      	ldr	r1, [pc, #464]	@ (8002604 <MPU6050_Read_Angle+0x374>)
 8002434:	e9c1 2300 	strd	r2, r3, [r1]
//		dt = (__HAL_TIM_GET_COUNTER(&htim1) - timer) / 1000000;
//	}else{
//		dt = (20000 - timer + __HAL_TIM_GET_COUNTER(&htim1)) / 1000000;
//	}

	Angle->Pitch_Gyro = Angle->Pitch_Gyro + Raw.Gy*dt;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe f883 	bl	8000548 <__aeabi_f2d>
 8002442:	4604      	mov	r4, r0
 8002444:	460d      	mov	r5, r1
 8002446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002448:	4618      	mov	r0, r3
 800244a:	f7fe f87d 	bl	8000548 <__aeabi_f2d>
 800244e:	4b6d      	ldr	r3, [pc, #436]	@ (8002604 <MPU6050_Read_Angle+0x374>)
 8002450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002454:	f7fe f8d0 	bl	80005f8 <__aeabi_dmul>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4620      	mov	r0, r4
 800245e:	4629      	mov	r1, r5
 8002460:	f7fd ff14 	bl	800028c <__adddf3>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
 8002468:	4610      	mov	r0, r2
 800246a:	4619      	mov	r1, r3
 800246c:	f7fe fb9c 	bl	8000ba8 <__aeabi_d2f>
 8002470:	4602      	mov	r2, r0
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	60da      	str	r2, [r3, #12]
	Angle->Row_Gyro   = Angle->Row_Gyro   + Raw.Gx*dt;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	4618      	mov	r0, r3
 800247c:	f7fe f864 	bl	8000548 <__aeabi_f2d>
 8002480:	4604      	mov	r4, r0
 8002482:	460d      	mov	r5, r1
 8002484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe f85e 	bl	8000548 <__aeabi_f2d>
 800248c:	4b5d      	ldr	r3, [pc, #372]	@ (8002604 <MPU6050_Read_Angle+0x374>)
 800248e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002492:	f7fe f8b1 	bl	80005f8 <__aeabi_dmul>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4620      	mov	r0, r4
 800249c:	4629      	mov	r1, r5
 800249e:	f7fd fef5 	bl	800028c <__adddf3>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4610      	mov	r0, r2
 80024a8:	4619      	mov	r1, r3
 80024aa:	f7fe fb7d 	bl	8000ba8 <__aeabi_d2f>
 80024ae:	4602      	mov	r2, r0
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	611a      	str	r2, [r3, #16]
	Angle->Yaw_Gyro   = Angle->Yaw_Gyro   + Raw.Gz*dt;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe f845 	bl	8000548 <__aeabi_f2d>
 80024be:	4604      	mov	r4, r0
 80024c0:	460d      	mov	r5, r1
 80024c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe f83f 	bl	8000548 <__aeabi_f2d>
 80024ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002604 <MPU6050_Read_Angle+0x374>)
 80024cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d0:	f7fe f892 	bl	80005f8 <__aeabi_dmul>
 80024d4:	4602      	mov	r2, r0
 80024d6:	460b      	mov	r3, r1
 80024d8:	4620      	mov	r0, r4
 80024da:	4629      	mov	r1, r5
 80024dc:	f7fd fed6 	bl	800028c <__adddf3>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4610      	mov	r0, r2
 80024e6:	4619      	mov	r1, r3
 80024e8:	f7fe fb5e 	bl	8000ba8 <__aeabi_d2f>
 80024ec:	4602      	mov	r2, r0
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	615a      	str	r2, [r3, #20]
//	timer = __HAL_TIM_GET_COUNTER(&htim1);
	timer = HAL_GetTick();
 80024f2:	f000 fa09 	bl	8002908 <HAL_GetTick>
 80024f6:	4603      	mov	r3, r0
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	4b40      	ldr	r3, [pc, #256]	@ (80025fc <MPU6050_Read_Angle+0x36c>)
 80024fc:	801a      	strh	r2, [r3, #0]

	Angle->Pitch = Angle->Pitch_Gyro*0.95 + Angle->Pitch_Accel*0.05;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	4618      	mov	r0, r3
 8002504:	f7fe f820 	bl	8000548 <__aeabi_f2d>
 8002508:	a337      	add	r3, pc, #220	@ (adr r3, 80025e8 <MPU6050_Read_Angle+0x358>)
 800250a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250e:	f7fe f873 	bl	80005f8 <__aeabi_dmul>
 8002512:	4602      	mov	r2, r0
 8002514:	460b      	mov	r3, r1
 8002516:	4614      	mov	r4, r2
 8002518:	461d      	mov	r5, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe f812 	bl	8000548 <__aeabi_f2d>
 8002524:	a332      	add	r3, pc, #200	@ (adr r3, 80025f0 <MPU6050_Read_Angle+0x360>)
 8002526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252a:	f7fe f865 	bl	80005f8 <__aeabi_dmul>
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	4620      	mov	r0, r4
 8002534:	4629      	mov	r1, r5
 8002536:	f7fd fea9 	bl	800028c <__adddf3>
 800253a:	4602      	mov	r2, r0
 800253c:	460b      	mov	r3, r1
 800253e:	4610      	mov	r0, r2
 8002540:	4619      	mov	r1, r3
 8002542:	f7fe fb31 	bl	8000ba8 <__aeabi_d2f>
 8002546:	4602      	mov	r2, r0
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	619a      	str	r2, [r3, #24]
	Angle->Row   = Angle->Row_Gyro*0.95   + Angle->Row_Accel*0.05;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	4618      	mov	r0, r3
 8002552:	f7fd fff9 	bl	8000548 <__aeabi_f2d>
 8002556:	a324      	add	r3, pc, #144	@ (adr r3, 80025e8 <MPU6050_Read_Angle+0x358>)
 8002558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255c:	f7fe f84c 	bl	80005f8 <__aeabi_dmul>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4614      	mov	r4, r2
 8002566:	461d      	mov	r5, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd ffeb 	bl	8000548 <__aeabi_f2d>
 8002572:	a31f      	add	r3, pc, #124	@ (adr r3, 80025f0 <MPU6050_Read_Angle+0x360>)
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f7fe f83e 	bl	80005f8 <__aeabi_dmul>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4620      	mov	r0, r4
 8002582:	4629      	mov	r1, r5
 8002584:	f7fd fe82 	bl	800028c <__adddf3>
 8002588:	4602      	mov	r2, r0
 800258a:	460b      	mov	r3, r1
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	f7fe fb0a 	bl	8000ba8 <__aeabi_d2f>
 8002594:	4602      	mov	r2, r0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	61da      	str	r2, [r3, #28]
	Angle->Yaw   = Angle->Yaw_Gyro;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	695a      	ldr	r2, [r3, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	621a      	str	r2, [r3, #32]

	Angle->TempdegC = (float) ((int16_t) Raw.Temp / (float) 340.0 + (float) 36.53);
 80025a2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80025a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025aa:	ee17 3a90 	vmov	r3, s15
 80025ae:	b21b      	sxth	r3, r3
 80025b0:	ee07 3a90 	vmov	s15, r3
 80025b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025b8:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002608 <MPU6050_Read_Angle+0x378>
 80025bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025c0:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800260c <MPU6050_Read_Angle+0x37c>
 80025c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	edc3 7a00 	vstr	s15, [r3]
}
 80025ce:	bf00      	nop
 80025d0:	3738      	adds	r7, #56	@ 0x38
 80025d2:	46bd      	mov	sp, r7
 80025d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d8:	00000000 	.word	0x00000000
 80025dc:	40000000 	.word	0x40000000
 80025e0:	402d16b9 	.word	0x402d16b9
 80025e4:	40092adb 	.word	0x40092adb
 80025e8:	66666666 	.word	0x66666666
 80025ec:	3fee6666 	.word	0x3fee6666
 80025f0:	9999999a 	.word	0x9999999a
 80025f4:	3fa99999 	.word	0x3fa99999
 80025f8:	40668000 	.word	0x40668000
 80025fc:	20000524 	.word	0x20000524
 8002600:	408f4000 	.word	0x408f4000
 8002604:	20000528 	.word	0x20000528
 8002608:	43aa0000 	.word	0x43aa0000
 800260c:	42121eb8 	.word	0x42121eb8

08002610 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
	...

08002620 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af04      	add	r7, sp, #16
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800262a:	f04f 33ff 	mov.w	r3, #4294967295
 800262e:	9302      	str	r3, [sp, #8]
 8002630:	2301      	movs	r3, #1
 8002632:	9301      	str	r3, [sp, #4]
 8002634:	1dfb      	adds	r3, r7, #7
 8002636:	9300      	str	r3, [sp, #0]
 8002638:	2301      	movs	r3, #1
 800263a:	2200      	movs	r2, #0
 800263c:	2178      	movs	r1, #120	@ 0x78
 800263e:	4803      	ldr	r0, [pc, #12]	@ (800264c <ssd1306_WriteCommand+0x2c>)
 8002640:	f000 fd72 	bl	8003128 <HAL_I2C_Mem_Write>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	200001f4 	.word	0x200001f4

08002650 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af04      	add	r7, sp, #16
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b29b      	uxth	r3, r3
 800265e:	f04f 32ff 	mov.w	r2, #4294967295
 8002662:	9202      	str	r2, [sp, #8]
 8002664:	9301      	str	r3, [sp, #4]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	2301      	movs	r3, #1
 800266c:	2240      	movs	r2, #64	@ 0x40
 800266e:	2178      	movs	r1, #120	@ 0x78
 8002670:	4803      	ldr	r0, [pc, #12]	@ (8002680 <ssd1306_WriteData+0x30>)
 8002672:	f000 fd59 	bl	8003128 <HAL_I2C_Mem_Write>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200001f4 	.word	0x200001f4

08002684 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002688:	f7ff ffc2 	bl	8002610 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800268c:	2064      	movs	r0, #100	@ 0x64
 800268e:	f000 f947 	bl	8002920 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002692:	2000      	movs	r0, #0
 8002694:	f000 f8b4 	bl	8002800 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002698:	2020      	movs	r0, #32
 800269a:	f7ff ffc1 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800269e:	2000      	movs	r0, #0
 80026a0:	f7ff ffbe 	bl	8002620 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80026a4:	20b0      	movs	r0, #176	@ 0xb0
 80026a6:	f7ff ffbb 	bl	8002620 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80026aa:	20c8      	movs	r0, #200	@ 0xc8
 80026ac:	f7ff ffb8 	bl	8002620 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80026b0:	2000      	movs	r0, #0
 80026b2:	f7ff ffb5 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80026b6:	2010      	movs	r0, #16
 80026b8:	f7ff ffb2 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80026bc:	2040      	movs	r0, #64	@ 0x40
 80026be:	f7ff ffaf 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80026c2:	20ff      	movs	r0, #255	@ 0xff
 80026c4:	f000 f888 	bl	80027d8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80026c8:	20a1      	movs	r0, #161	@ 0xa1
 80026ca:	f7ff ffa9 	bl	8002620 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80026ce:	20a6      	movs	r0, #166	@ 0xa6
 80026d0:	f7ff ffa6 	bl	8002620 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80026d4:	20a8      	movs	r0, #168	@ 0xa8
 80026d6:	f7ff ffa3 	bl	8002620 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80026da:	201f      	movs	r0, #31
 80026dc:	f7ff ffa0 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80026e0:	20a4      	movs	r0, #164	@ 0xa4
 80026e2:	f7ff ff9d 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80026e6:	20d3      	movs	r0, #211	@ 0xd3
 80026e8:	f7ff ff9a 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80026ec:	2000      	movs	r0, #0
 80026ee:	f7ff ff97 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80026f2:	20d5      	movs	r0, #213	@ 0xd5
 80026f4:	f7ff ff94 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80026f8:	20f0      	movs	r0, #240	@ 0xf0
 80026fa:	f7ff ff91 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80026fe:	20d9      	movs	r0, #217	@ 0xd9
 8002700:	f7ff ff8e 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002704:	2022      	movs	r0, #34	@ 0x22
 8002706:	f7ff ff8b 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800270a:	20da      	movs	r0, #218	@ 0xda
 800270c:	f7ff ff88 	bl	8002620 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8002710:	2002      	movs	r0, #2
 8002712:	f7ff ff85 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002716:	20db      	movs	r0, #219	@ 0xdb
 8002718:	f7ff ff82 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800271c:	2020      	movs	r0, #32
 800271e:	f7ff ff7f 	bl	8002620 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002722:	208d      	movs	r0, #141	@ 0x8d
 8002724:	f7ff ff7c 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002728:	2014      	movs	r0, #20
 800272a:	f7ff ff79 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800272e:	2001      	movs	r0, #1
 8002730:	f000 f866 	bl	8002800 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002734:	2000      	movs	r0, #0
 8002736:	f000 f80f 	bl	8002758 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800273a:	f000 f825 	bl	8002788 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800273e:	4b05      	ldr	r3, [pc, #20]	@ (8002754 <ssd1306_Init+0xd0>)
 8002740:	2200      	movs	r2, #0
 8002742:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <ssd1306_Init+0xd0>)
 8002746:	2200      	movs	r2, #0
 8002748:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800274a:	4b02      	ldr	r3, [pc, #8]	@ (8002754 <ssd1306_Init+0xd0>)
 800274c:	2201      	movs	r2, #1
 800274e:	711a      	strb	r2, [r3, #4]
}
 8002750:	bf00      	nop
 8002752:	bd80      	pop	{r7, pc}
 8002754:	2000073c 	.word	0x2000073c

08002758 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <ssd1306_Fill+0x14>
 8002768:	2300      	movs	r3, #0
 800276a:	e000      	b.n	800276e <ssd1306_Fill+0x16>
 800276c:	23ff      	movs	r3, #255	@ 0xff
 800276e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002772:	4619      	mov	r1, r3
 8002774:	4803      	ldr	r0, [pc, #12]	@ (8002784 <ssd1306_Fill+0x2c>)
 8002776:	f004 fdcb 	bl	8007310 <memset>
}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	2000053c 	.word	0x2000053c

08002788 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800278e:	2300      	movs	r3, #0
 8002790:	71fb      	strb	r3, [r7, #7]
 8002792:	e016      	b.n	80027c2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	3b50      	subs	r3, #80	@ 0x50
 8002798:	b2db      	uxtb	r3, r3
 800279a:	4618      	mov	r0, r3
 800279c:	f7ff ff40 	bl	8002620 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80027a0:	2000      	movs	r0, #0
 80027a2:	f7ff ff3d 	bl	8002620 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80027a6:	2010      	movs	r0, #16
 80027a8:	f7ff ff3a 	bl	8002620 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80027ac:	79fb      	ldrb	r3, [r7, #7]
 80027ae:	01db      	lsls	r3, r3, #7
 80027b0:	4a08      	ldr	r2, [pc, #32]	@ (80027d4 <ssd1306_UpdateScreen+0x4c>)
 80027b2:	4413      	add	r3, r2
 80027b4:	2180      	movs	r1, #128	@ 0x80
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff ff4a 	bl	8002650 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	3301      	adds	r3, #1
 80027c0:	71fb      	strb	r3, [r7, #7]
 80027c2:	79fb      	ldrb	r3, [r7, #7]
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d9e5      	bls.n	8002794 <ssd1306_UpdateScreen+0xc>
    }
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	2000053c 	.word	0x2000053c

080027d8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	4603      	mov	r3, r0
 80027e0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80027e2:	2381      	movs	r3, #129	@ 0x81
 80027e4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7ff ff19 	bl	8002620 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff15 	bl	8002620 <ssd1306_WriteCommand>
}
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002810:	23af      	movs	r3, #175	@ 0xaf
 8002812:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002814:	4b08      	ldr	r3, [pc, #32]	@ (8002838 <ssd1306_SetDisplayOn+0x38>)
 8002816:	2201      	movs	r2, #1
 8002818:	715a      	strb	r2, [r3, #5]
 800281a:	e004      	b.n	8002826 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800281c:	23ae      	movs	r3, #174	@ 0xae
 800281e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002820:	4b05      	ldr	r3, [pc, #20]	@ (8002838 <ssd1306_SetDisplayOn+0x38>)
 8002822:	2200      	movs	r2, #0
 8002824:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002826:	7bfb      	ldrb	r3, [r7, #15]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff fef9 	bl	8002620 <ssd1306_WriteCommand>
}
 800282e:	bf00      	nop
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	2000073c 	.word	0x2000073c

0800283c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002840:	4b0e      	ldr	r3, [pc, #56]	@ (800287c <HAL_Init+0x40>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a0d      	ldr	r2, [pc, #52]	@ (800287c <HAL_Init+0x40>)
 8002846:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800284a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800284c:	4b0b      	ldr	r3, [pc, #44]	@ (800287c <HAL_Init+0x40>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <HAL_Init+0x40>)
 8002852:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002856:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002858:	4b08      	ldr	r3, [pc, #32]	@ (800287c <HAL_Init+0x40>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a07      	ldr	r2, [pc, #28]	@ (800287c <HAL_Init+0x40>)
 800285e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002862:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002864:	2003      	movs	r0, #3
 8002866:	f000 f931 	bl	8002acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800286a:	200f      	movs	r0, #15
 800286c:	f000 f808 	bl	8002880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002870:	f7fe ff94 	bl	800179c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40023c00 	.word	0x40023c00

08002880 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002888:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <HAL_InitTick+0x54>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <HAL_InitTick+0x58>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	4619      	mov	r1, r3
 8002892:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002896:	fbb3 f3f1 	udiv	r3, r3, r1
 800289a:	fbb2 f3f3 	udiv	r3, r2, r3
 800289e:	4618      	mov	r0, r3
 80028a0:	f000 f93b 	bl	8002b1a <HAL_SYSTICK_Config>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e00e      	b.n	80028cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b0f      	cmp	r3, #15
 80028b2:	d80a      	bhi.n	80028ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b4:	2200      	movs	r2, #0
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	f04f 30ff 	mov.w	r0, #4294967295
 80028bc:	f000 f911 	bl	8002ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028c0:	4a06      	ldr	r2, [pc, #24]	@ (80028dc <HAL_InitTick+0x5c>)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	e000      	b.n	80028cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000000 	.word	0x20000000
 80028d8:	20000008 	.word	0x20000008
 80028dc:	20000004 	.word	0x20000004

080028e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028e4:	4b06      	ldr	r3, [pc, #24]	@ (8002900 <HAL_IncTick+0x20>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	461a      	mov	r2, r3
 80028ea:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <HAL_IncTick+0x24>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4413      	add	r3, r2
 80028f0:	4a04      	ldr	r2, [pc, #16]	@ (8002904 <HAL_IncTick+0x24>)
 80028f2:	6013      	str	r3, [r2, #0]
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	20000008 	.word	0x20000008
 8002904:	20000744 	.word	0x20000744

08002908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  return uwTick;
 800290c:	4b03      	ldr	r3, [pc, #12]	@ (800291c <HAL_GetTick+0x14>)
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000744 	.word	0x20000744

08002920 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002928:	f7ff ffee 	bl	8002908 <HAL_GetTick>
 800292c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002938:	d005      	beq.n	8002946 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <HAL_Delay+0x44>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4413      	add	r3, r2
 8002944:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002946:	bf00      	nop
 8002948:	f7ff ffde 	bl	8002908 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	429a      	cmp	r2, r3
 8002956:	d8f7      	bhi.n	8002948 <HAL_Delay+0x28>
  {
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3710      	adds	r7, #16
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000008 	.word	0x20000008

08002968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002968:	b480      	push	{r7}
 800296a:	b085      	sub	sp, #20
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f003 0307 	and.w	r3, r3, #7
 8002976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002978:	4b0c      	ldr	r3, [pc, #48]	@ (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002990:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299a:	4a04      	ldr	r2, [pc, #16]	@ (80029ac <__NVIC_SetPriorityGrouping+0x44>)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	60d3      	str	r3, [r2, #12]
}
 80029a0:	bf00      	nop
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b4:	4b04      	ldr	r3, [pc, #16]	@ (80029c8 <__NVIC_GetPriorityGrouping+0x18>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	0a1b      	lsrs	r3, r3, #8
 80029ba:	f003 0307 	and.w	r3, r3, #7
}
 80029be:	4618      	mov	r0, r3
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	6039      	str	r1, [r7, #0]
 80029d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	db0a      	blt.n	80029f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	490c      	ldr	r1, [pc, #48]	@ (8002a18 <__NVIC_SetPriority+0x4c>)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	0112      	lsls	r2, r2, #4
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	440b      	add	r3, r1
 80029f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f4:	e00a      	b.n	8002a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	4908      	ldr	r1, [pc, #32]	@ (8002a1c <__NVIC_SetPriority+0x50>)
 80029fc:	79fb      	ldrb	r3, [r7, #7]
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	3b04      	subs	r3, #4
 8002a04:	0112      	lsls	r2, r2, #4
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	440b      	add	r3, r1
 8002a0a:	761a      	strb	r2, [r3, #24]
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr
 8002a18:	e000e100 	.word	0xe000e100
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b089      	sub	sp, #36	@ 0x24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f1c3 0307 	rsb	r3, r3, #7
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	bf28      	it	cs
 8002a3e:	2304      	movcs	r3, #4
 8002a40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	3304      	adds	r3, #4
 8002a46:	2b06      	cmp	r3, #6
 8002a48:	d902      	bls.n	8002a50 <NVIC_EncodePriority+0x30>
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	3b03      	subs	r3, #3
 8002a4e:	e000      	b.n	8002a52 <NVIC_EncodePriority+0x32>
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a54:	f04f 32ff 	mov.w	r2, #4294967295
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43da      	mvns	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	401a      	ands	r2, r3
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a68:	f04f 31ff 	mov.w	r1, #4294967295
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a72:	43d9      	mvns	r1, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a78:	4313      	orrs	r3, r2
         );
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3724      	adds	r7, #36	@ 0x24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
	...

08002a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3b01      	subs	r3, #1
 8002a94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a98:	d301      	bcc.n	8002a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e00f      	b.n	8002abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac8 <SysTick_Config+0x40>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aa6:	210f      	movs	r1, #15
 8002aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aac:	f7ff ff8e 	bl	80029cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ab0:	4b05      	ldr	r3, [pc, #20]	@ (8002ac8 <SysTick_Config+0x40>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab6:	4b04      	ldr	r3, [pc, #16]	@ (8002ac8 <SysTick_Config+0x40>)
 8002ab8:	2207      	movs	r2, #7
 8002aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	e000e010 	.word	0xe000e010

08002acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff47 	bl	8002968 <__NVIC_SetPriorityGrouping>
}
 8002ada:	bf00      	nop
 8002adc:	3708      	adds	r7, #8
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	4603      	mov	r3, r0
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002af4:	f7ff ff5c 	bl	80029b0 <__NVIC_GetPriorityGrouping>
 8002af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68b9      	ldr	r1, [r7, #8]
 8002afe:	6978      	ldr	r0, [r7, #20]
 8002b00:	f7ff ff8e 	bl	8002a20 <NVIC_EncodePriority>
 8002b04:	4602      	mov	r2, r0
 8002b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b0a:	4611      	mov	r1, r2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ff5d 	bl	80029cc <__NVIC_SetPriority>
}
 8002b12:	bf00      	nop
 8002b14:	3718      	adds	r7, #24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff ffb0 	bl	8002a88 <SysTick_Config>
 8002b28:	4603      	mov	r3, r0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
	...

08002b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b089      	sub	sp, #36	@ 0x24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
 8002b4e:	e16b      	b.n	8002e28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b50:	2201      	movs	r2, #1
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	fa02 f303 	lsl.w	r3, r2, r3
 8002b58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4013      	ands	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	f040 815a 	bne.w	8002e22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d005      	beq.n	8002b86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d130      	bne.n	8002be8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	2203      	movs	r2, #3
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68da      	ldr	r2, [r3, #12]
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	4313      	orrs	r3, r2
 8002bae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	69ba      	ldr	r2, [r7, #24]
 8002bb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f003 0201 	and.w	r2, r3, #1
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	2b03      	cmp	r3, #3
 8002bf2:	d017      	beq.n	8002c24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	2203      	movs	r2, #3
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	43db      	mvns	r3, r3
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4013      	ands	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d123      	bne.n	8002c78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	08da      	lsrs	r2, r3, #3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	3208      	adds	r2, #8
 8002c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	220f      	movs	r2, #15
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	08da      	lsrs	r2, r3, #3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	3208      	adds	r2, #8
 8002c72:	69b9      	ldr	r1, [r7, #24]
 8002c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	2203      	movs	r2, #3
 8002c84:	fa02 f303 	lsl.w	r3, r2, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f003 0203 	and.w	r2, r3, #3
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 80b4 	beq.w	8002e22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	4b60      	ldr	r3, [pc, #384]	@ (8002e40 <HAL_GPIO_Init+0x30c>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc2:	4a5f      	ldr	r2, [pc, #380]	@ (8002e40 <HAL_GPIO_Init+0x30c>)
 8002cc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cca:	4b5d      	ldr	r3, [pc, #372]	@ (8002e40 <HAL_GPIO_Init+0x30c>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cd6:	4a5b      	ldr	r2, [pc, #364]	@ (8002e44 <HAL_GPIO_Init+0x310>)
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	3302      	adds	r3, #2
 8002cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f003 0303 	and.w	r3, r3, #3
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	220f      	movs	r2, #15
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43db      	mvns	r3, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a52      	ldr	r2, [pc, #328]	@ (8002e48 <HAL_GPIO_Init+0x314>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d02b      	beq.n	8002d5a <HAL_GPIO_Init+0x226>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a51      	ldr	r2, [pc, #324]	@ (8002e4c <HAL_GPIO_Init+0x318>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d025      	beq.n	8002d56 <HAL_GPIO_Init+0x222>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a50      	ldr	r2, [pc, #320]	@ (8002e50 <HAL_GPIO_Init+0x31c>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d01f      	beq.n	8002d52 <HAL_GPIO_Init+0x21e>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a4f      	ldr	r2, [pc, #316]	@ (8002e54 <HAL_GPIO_Init+0x320>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d019      	beq.n	8002d4e <HAL_GPIO_Init+0x21a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4e      	ldr	r2, [pc, #312]	@ (8002e58 <HAL_GPIO_Init+0x324>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d013      	beq.n	8002d4a <HAL_GPIO_Init+0x216>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4d      	ldr	r2, [pc, #308]	@ (8002e5c <HAL_GPIO_Init+0x328>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d00d      	beq.n	8002d46 <HAL_GPIO_Init+0x212>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4c      	ldr	r2, [pc, #304]	@ (8002e60 <HAL_GPIO_Init+0x32c>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d007      	beq.n	8002d42 <HAL_GPIO_Init+0x20e>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a4b      	ldr	r2, [pc, #300]	@ (8002e64 <HAL_GPIO_Init+0x330>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d101      	bne.n	8002d3e <HAL_GPIO_Init+0x20a>
 8002d3a:	2307      	movs	r3, #7
 8002d3c:	e00e      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d3e:	2308      	movs	r3, #8
 8002d40:	e00c      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d42:	2306      	movs	r3, #6
 8002d44:	e00a      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d46:	2305      	movs	r3, #5
 8002d48:	e008      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d4a:	2304      	movs	r3, #4
 8002d4c:	e006      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e004      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d52:	2302      	movs	r3, #2
 8002d54:	e002      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_GPIO_Init+0x228>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	f002 0203 	and.w	r2, r2, #3
 8002d62:	0092      	lsls	r2, r2, #2
 8002d64:	4093      	lsls	r3, r2
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d6c:	4935      	ldr	r1, [pc, #212]	@ (8002e44 <HAL_GPIO_Init+0x310>)
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	089b      	lsrs	r3, r3, #2
 8002d72:	3302      	adds	r3, #2
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	43db      	mvns	r3, r3
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	4013      	ands	r3, r2
 8002d88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d9e:	4a32      	ldr	r2, [pc, #200]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002da4:	4b30      	ldr	r3, [pc, #192]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	4013      	ands	r3, r2
 8002db2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d003      	beq.n	8002dc8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002dc8:	4a27      	ldr	r2, [pc, #156]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dce:	4b26      	ldr	r3, [pc, #152]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d003      	beq.n	8002df2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002df2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002df8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e1c:	4a12      	ldr	r2, [pc, #72]	@ (8002e68 <HAL_GPIO_Init+0x334>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	3301      	adds	r3, #1
 8002e26:	61fb      	str	r3, [r7, #28]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	2b0f      	cmp	r3, #15
 8002e2c:	f67f ae90 	bls.w	8002b50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	3724      	adds	r7, #36	@ 0x24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40013800 	.word	0x40013800
 8002e48:	40020000 	.word	0x40020000
 8002e4c:	40020400 	.word	0x40020400
 8002e50:	40020800 	.word	0x40020800
 8002e54:	40020c00 	.word	0x40020c00
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	40021400 	.word	0x40021400
 8002e60:	40021800 	.word	0x40021800
 8002e64:	40021c00 	.word	0x40021c00
 8002e68:	40013c00 	.word	0x40013c00

08002e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	460b      	mov	r3, r1
 8002e76:	807b      	strh	r3, [r7, #2]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e7c:	787b      	ldrb	r3, [r7, #1]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e82:	887a      	ldrh	r2, [r7, #2]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e88:	e003      	b.n	8002e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e8a:	887b      	ldrh	r3, [r7, #2]
 8002e8c:	041a      	lsls	r2, r3, #16
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	619a      	str	r2, [r3, #24]
}
 8002e92:	bf00      	nop
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
	...

08002ea0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e12b      	b.n	800310a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d106      	bne.n	8002ecc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7fe fc90 	bl	80017ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2224      	movs	r2, #36	@ 0x24
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0201 	bic.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ef2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f04:	f001 fc20 	bl	8004748 <HAL_RCC_GetPCLK1Freq>
 8002f08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	4a81      	ldr	r2, [pc, #516]	@ (8003114 <HAL_I2C_Init+0x274>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d807      	bhi.n	8002f24 <HAL_I2C_Init+0x84>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4a80      	ldr	r2, [pc, #512]	@ (8003118 <HAL_I2C_Init+0x278>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	bf94      	ite	ls
 8002f1c:	2301      	movls	r3, #1
 8002f1e:	2300      	movhi	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	e006      	b.n	8002f32 <HAL_I2C_Init+0x92>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a7d      	ldr	r2, [pc, #500]	@ (800311c <HAL_I2C_Init+0x27c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	bf94      	ite	ls
 8002f2c:	2301      	movls	r3, #1
 8002f2e:	2300      	movhi	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e0e7      	b.n	800310a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	4a78      	ldr	r2, [pc, #480]	@ (8003120 <HAL_I2C_Init+0x280>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	0c9b      	lsrs	r3, r3, #18
 8002f44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	4a6a      	ldr	r2, [pc, #424]	@ (8003114 <HAL_I2C_Init+0x274>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d802      	bhi.n	8002f74 <HAL_I2C_Init+0xd4>
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	3301      	adds	r3, #1
 8002f72:	e009      	b.n	8002f88 <HAL_I2C_Init+0xe8>
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f7a:	fb02 f303 	mul.w	r3, r2, r3
 8002f7e:	4a69      	ldr	r2, [pc, #420]	@ (8003124 <HAL_I2C_Init+0x284>)
 8002f80:	fba2 2303 	umull	r2, r3, r2, r3
 8002f84:	099b      	lsrs	r3, r3, #6
 8002f86:	3301      	adds	r3, #1
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	495c      	ldr	r1, [pc, #368]	@ (8003114 <HAL_I2C_Init+0x274>)
 8002fa4:	428b      	cmp	r3, r1
 8002fa6:	d819      	bhi.n	8002fdc <HAL_I2C_Init+0x13c>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	1e59      	subs	r1, r3, #1
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fb6:	1c59      	adds	r1, r3, #1
 8002fb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fbc:	400b      	ands	r3, r1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00a      	beq.n	8002fd8 <HAL_I2C_Init+0x138>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1e59      	subs	r1, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fd0:	3301      	adds	r3, #1
 8002fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fd6:	e051      	b.n	800307c <HAL_I2C_Init+0x1dc>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	e04f      	b.n	800307c <HAL_I2C_Init+0x1dc>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d111      	bne.n	8003008 <HAL_I2C_Init+0x168>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1e58      	subs	r0, r3, #1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6859      	ldr	r1, [r3, #4]
 8002fec:	460b      	mov	r3, r1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	440b      	add	r3, r1
 8002ff2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	bf0c      	ite	eq
 8003000:	2301      	moveq	r3, #1
 8003002:	2300      	movne	r3, #0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	e012      	b.n	800302e <HAL_I2C_Init+0x18e>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1e58      	subs	r0, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6859      	ldr	r1, [r3, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	0099      	lsls	r1, r3, #2
 8003018:	440b      	add	r3, r1
 800301a:	fbb0 f3f3 	udiv	r3, r0, r3
 800301e:	3301      	adds	r3, #1
 8003020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003024:	2b00      	cmp	r3, #0
 8003026:	bf0c      	ite	eq
 8003028:	2301      	moveq	r3, #1
 800302a:	2300      	movne	r3, #0
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <HAL_I2C_Init+0x196>
 8003032:	2301      	movs	r3, #1
 8003034:	e022      	b.n	800307c <HAL_I2C_Init+0x1dc>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10e      	bne.n	800305c <HAL_I2C_Init+0x1bc>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	1e58      	subs	r0, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6859      	ldr	r1, [r3, #4]
 8003046:	460b      	mov	r3, r1
 8003048:	005b      	lsls	r3, r3, #1
 800304a:	440b      	add	r3, r1
 800304c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003050:	3301      	adds	r3, #1
 8003052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003056:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800305a:	e00f      	b.n	800307c <HAL_I2C_Init+0x1dc>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	1e58      	subs	r0, r3, #1
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6859      	ldr	r1, [r3, #4]
 8003064:	460b      	mov	r3, r1
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	0099      	lsls	r1, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003072:	3301      	adds	r3, #1
 8003074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003078:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	6809      	ldr	r1, [r1, #0]
 8003080:	4313      	orrs	r3, r2
 8003082:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69da      	ldr	r2, [r3, #28]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6911      	ldr	r1, [r2, #16]
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	68d2      	ldr	r2, [r2, #12]
 80030b6:	4311      	orrs	r1, r2
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6812      	ldr	r2, [r2, #0]
 80030bc:	430b      	orrs	r3, r1
 80030be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	695a      	ldr	r2, [r3, #20]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f042 0201 	orr.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2220      	movs	r2, #32
 80030f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	000186a0 	.word	0x000186a0
 8003118:	001e847f 	.word	0x001e847f
 800311c:	003d08ff 	.word	0x003d08ff
 8003120:	431bde83 	.word	0x431bde83
 8003124:	10624dd3 	.word	0x10624dd3

08003128 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b088      	sub	sp, #32
 800312c:	af02      	add	r7, sp, #8
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	4608      	mov	r0, r1
 8003132:	4611      	mov	r1, r2
 8003134:	461a      	mov	r2, r3
 8003136:	4603      	mov	r3, r0
 8003138:	817b      	strh	r3, [r7, #10]
 800313a:	460b      	mov	r3, r1
 800313c:	813b      	strh	r3, [r7, #8]
 800313e:	4613      	mov	r3, r2
 8003140:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003142:	f7ff fbe1 	bl	8002908 <HAL_GetTick>
 8003146:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b20      	cmp	r3, #32
 8003152:	f040 80d9 	bne.w	8003308 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	2319      	movs	r3, #25
 800315c:	2201      	movs	r2, #1
 800315e:	496d      	ldr	r1, [pc, #436]	@ (8003314 <HAL_I2C_Mem_Write+0x1ec>)
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fc8b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800316c:	2302      	movs	r3, #2
 800316e:	e0cc      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003176:	2b01      	cmp	r3, #1
 8003178:	d101      	bne.n	800317e <HAL_I2C_Mem_Write+0x56>
 800317a:	2302      	movs	r3, #2
 800317c:	e0c5      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	2b01      	cmp	r3, #1
 8003192:	d007      	beq.n	80031a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0201 	orr.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2221      	movs	r2, #33	@ 0x21
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2240      	movs	r2, #64	@ 0x40
 80031c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a3a      	ldr	r2, [r7, #32]
 80031ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80031d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003318 <HAL_I2C_Mem_Write+0x1f0>)
 80031e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031e6:	88f8      	ldrh	r0, [r7, #6]
 80031e8:	893a      	ldrh	r2, [r7, #8]
 80031ea:	8979      	ldrh	r1, [r7, #10]
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	9301      	str	r3, [sp, #4]
 80031f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f2:	9300      	str	r3, [sp, #0]
 80031f4:	4603      	mov	r3, r0
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f000 fac2 	bl	8003780 <I2C_RequestMemoryWrite>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d052      	beq.n	80032a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e081      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fd50 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00d      	beq.n	8003232 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	2b04      	cmp	r3, #4
 800321c:	d107      	bne.n	800322e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800322c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e06b      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	781a      	ldrb	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003258:	b29b      	uxth	r3, r3
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b04      	cmp	r3, #4
 800326e:	d11b      	bne.n	80032a8 <HAL_I2C_Mem_Write+0x180>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003274:	2b00      	cmp	r3, #0
 8003276:	d017      	beq.n	80032a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	781a      	ldrb	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800329e:	b29b      	uxth	r3, r3
 80032a0:	3b01      	subs	r3, #1
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1aa      	bne.n	8003206 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 fd43 	bl	8003d40 <I2C_WaitOnBTFFlagUntilTimeout>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00d      	beq.n	80032dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d107      	bne.n	80032d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e016      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	e000      	b.n	800330a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003308:	2302      	movs	r3, #2
  }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	00100002 	.word	0x00100002
 8003318:	ffff0000 	.word	0xffff0000

0800331c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b08c      	sub	sp, #48	@ 0x30
 8003320:	af02      	add	r7, sp, #8
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	4608      	mov	r0, r1
 8003326:	4611      	mov	r1, r2
 8003328:	461a      	mov	r2, r3
 800332a:	4603      	mov	r3, r0
 800332c:	817b      	strh	r3, [r7, #10]
 800332e:	460b      	mov	r3, r1
 8003330:	813b      	strh	r3, [r7, #8]
 8003332:	4613      	mov	r3, r2
 8003334:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003336:	f7ff fae7 	bl	8002908 <HAL_GetTick>
 800333a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b20      	cmp	r3, #32
 8003346:	f040 8214 	bne.w	8003772 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	2319      	movs	r3, #25
 8003350:	2201      	movs	r2, #1
 8003352:	497b      	ldr	r1, [pc, #492]	@ (8003540 <HAL_I2C_Mem_Read+0x224>)
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f000 fb91 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003360:	2302      	movs	r3, #2
 8003362:	e207      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_I2C_Mem_Read+0x56>
 800336e:	2302      	movs	r3, #2
 8003370:	e200      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	d007      	beq.n	8003398 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2222      	movs	r2, #34	@ 0x22
 80033ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2240      	movs	r2, #64	@ 0x40
 80033b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2200      	movs	r2, #0
 80033bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80033c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4a5b      	ldr	r2, [pc, #364]	@ (8003544 <HAL_I2C_Mem_Read+0x228>)
 80033d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033da:	88f8      	ldrh	r0, [r7, #6]
 80033dc:	893a      	ldrh	r2, [r7, #8]
 80033de:	8979      	ldrh	r1, [r7, #10]
 80033e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e2:	9301      	str	r3, [sp, #4]
 80033e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	4603      	mov	r3, r0
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fa5e 	bl	80038ac <I2C_RequestMemoryRead>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e1bc      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d113      	bne.n	800342a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003402:	2300      	movs	r3, #0
 8003404:	623b      	str	r3, [r7, #32]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	623b      	str	r3, [r7, #32]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	623b      	str	r3, [r7, #32]
 8003416:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003426:	601a      	str	r2, [r3, #0]
 8003428:	e190      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342e:	2b01      	cmp	r3, #1
 8003430:	d11b      	bne.n	800346a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003440:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003442:	2300      	movs	r3, #0
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	695b      	ldr	r3, [r3, #20]
 800344c:	61fb      	str	r3, [r7, #28]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	e170      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346e:	2b02      	cmp	r3, #2
 8003470:	d11b      	bne.n	80034aa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003480:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003490:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003492:	2300      	movs	r3, #0
 8003494:	61bb      	str	r3, [r7, #24]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	61bb      	str	r3, [r7, #24]
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	e150      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	617b      	str	r3, [r7, #20]
 80034be:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034c0:	e144      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c6:	2b03      	cmp	r3, #3
 80034c8:	f200 80f1 	bhi.w	80036ae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d123      	bne.n	800351c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fc79 	bl	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e145      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	691a      	ldr	r2, [r3, #16]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fa:	1c5a      	adds	r2, r3, #1
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b01      	subs	r3, #1
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800351a:	e117      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003520:	2b02      	cmp	r3, #2
 8003522:	d14e      	bne.n	80035c2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800352a:	2200      	movs	r2, #0
 800352c:	4906      	ldr	r1, [pc, #24]	@ (8003548 <HAL_I2C_Mem_Read+0x22c>)
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 faa4 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d008      	beq.n	800354c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e11a      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
 800353e:	bf00      	nop
 8003540:	00100002 	.word	0x00100002
 8003544:	ffff0000 	.word	0xffff0000
 8003548:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	b2d2      	uxtb	r2, r2
 8003568:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	691a      	ldr	r2, [r3, #16]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035aa:	3b01      	subs	r3, #1
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	3b01      	subs	r3, #1
 80035ba:	b29a      	uxth	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035c0:	e0c4      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c8:	2200      	movs	r2, #0
 80035ca:	496c      	ldr	r1, [pc, #432]	@ (800377c <HAL_I2C_Mem_Read+0x460>)
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fa55 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0cb      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800361e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003624:	2200      	movs	r2, #0
 8003626:	4955      	ldr	r1, [pc, #340]	@ (800377c <HAL_I2C_Mem_Read+0x460>)
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 fa27 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e09d      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003646:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	691a      	ldr	r2, [r3, #16]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	b2d2      	uxtb	r2, r2
 8003654:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003670:	b29b      	uxth	r3, r3
 8003672:	3b01      	subs	r3, #1
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	691a      	ldr	r2, [r3, #16]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	b2d2      	uxtb	r2, r2
 8003686:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	3b01      	subs	r3, #1
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036ac:	e04e      	b.n	800374c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f000 fb8c 	bl	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e058      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	691a      	ldr	r2, [r3, #16]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d4:	1c5a      	adds	r2, r3, #1
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036de:	3b01      	subs	r3, #1
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	3b01      	subs	r3, #1
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d124      	bne.n	800374c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003706:	2b03      	cmp	r3, #3
 8003708:	d107      	bne.n	800371a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003718:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	691a      	ldr	r2, [r3, #16]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003724:	b2d2      	uxtb	r2, r2
 8003726:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003742:	b29b      	uxth	r3, r3
 8003744:	3b01      	subs	r3, #1
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003750:	2b00      	cmp	r3, #0
 8003752:	f47f aeb6 	bne.w	80034c2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e000      	b.n	8003774 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
  }
}
 8003774:	4618      	mov	r0, r3
 8003776:	3728      	adds	r7, #40	@ 0x28
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	00010004 	.word	0x00010004

08003780 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af02      	add	r7, sp, #8
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	4608      	mov	r0, r1
 800378a:	4611      	mov	r1, r2
 800378c:	461a      	mov	r2, r3
 800378e:	4603      	mov	r3, r0
 8003790:	817b      	strh	r3, [r7, #10]
 8003792:	460b      	mov	r3, r1
 8003794:	813b      	strh	r3, [r7, #8]
 8003796:	4613      	mov	r3, r2
 8003798:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	6a3b      	ldr	r3, [r7, #32]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 f960 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00d      	beq.n	80037de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037d0:	d103      	bne.n	80037da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e05f      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037de:	897b      	ldrh	r3, [r7, #10]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f0:	6a3a      	ldr	r2, [r7, #32]
 80037f2:	492d      	ldr	r1, [pc, #180]	@ (80038a8 <I2C_RequestMemoryWrite+0x128>)
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 f9bb 	bl	8003b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e04c      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800381a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800381c:	6a39      	ldr	r1, [r7, #32]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fa46 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00d      	beq.n	8003846 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	2b04      	cmp	r3, #4
 8003830:	d107      	bne.n	8003842 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003840:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e02b      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003846:	88fb      	ldrh	r3, [r7, #6]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d105      	bne.n	8003858 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800384c:	893b      	ldrh	r3, [r7, #8]
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	611a      	str	r2, [r3, #16]
 8003856:	e021      	b.n	800389c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003858:	893b      	ldrh	r3, [r7, #8]
 800385a:	0a1b      	lsrs	r3, r3, #8
 800385c:	b29b      	uxth	r3, r3
 800385e:	b2da      	uxtb	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003868:	6a39      	ldr	r1, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 fa20 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	2b04      	cmp	r3, #4
 800387c:	d107      	bne.n	800388e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800388c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e005      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003892:	893b      	ldrh	r3, [r7, #8]
 8003894:	b2da      	uxtb	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	00010002 	.word	0x00010002

080038ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	4608      	mov	r0, r1
 80038b6:	4611      	mov	r1, r2
 80038b8:	461a      	mov	r2, r3
 80038ba:	4603      	mov	r3, r0
 80038bc:	817b      	strh	r3, [r7, #10]
 80038be:	460b      	mov	r3, r1
 80038c0:	813b      	strh	r3, [r7, #8]
 80038c2:	4613      	mov	r3, r2
 80038c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8c2 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00d      	beq.n	800391a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390c:	d103      	bne.n	8003916 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003914:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e0aa      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800391a:	897b      	ldrh	r3, [r7, #10]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800392a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392c:	6a3a      	ldr	r2, [r7, #32]
 800392e:	4952      	ldr	r1, [pc, #328]	@ (8003a78 <I2C_RequestMemoryRead+0x1cc>)
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f91d 	bl	8003b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e097      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003958:	6a39      	ldr	r1, [r7, #32]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 f9a8 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00d      	beq.n	8003982 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	2b04      	cmp	r3, #4
 800396c:	d107      	bne.n	800397e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800397c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e076      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d105      	bne.n	8003994 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003988:	893b      	ldrh	r3, [r7, #8]
 800398a:	b2da      	uxtb	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	611a      	str	r2, [r3, #16]
 8003992:	e021      	b.n	80039d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003994:	893b      	ldrh	r3, [r7, #8]
 8003996:	0a1b      	lsrs	r3, r3, #8
 8003998:	b29b      	uxth	r3, r3
 800399a:	b2da      	uxtb	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a4:	6a39      	ldr	r1, [r7, #32]
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 f982 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00d      	beq.n	80039ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d107      	bne.n	80039ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e050      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ce:	893b      	ldrh	r3, [r7, #8]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039da:	6a39      	ldr	r1, [r7, #32]
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f000 f967 	bl	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00d      	beq.n	8003a04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d107      	bne.n	8003a00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e035      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f82b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00d      	beq.n	8003a48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a3a:	d103      	bne.n	8003a44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e013      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a48:	897b      	ldrh	r3, [r7, #10]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5a:	6a3a      	ldr	r2, [r7, #32]
 8003a5c:	4906      	ldr	r1, [pc, #24]	@ (8003a78 <I2C_RequestMemoryRead+0x1cc>)
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f886 	bl	8003b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	00010002 	.word	0x00010002

08003a7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a8c:	e048      	b.n	8003b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a94:	d044      	beq.n	8003b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a96:	f7fe ff37 	bl	8002908 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d302      	bcc.n	8003aac <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d139      	bne.n	8003b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	0c1b      	lsrs	r3, r3, #16
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d10d      	bne.n	8003ad2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	43da      	mvns	r2, r3
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	bf0c      	ite	eq
 8003ac8:	2301      	moveq	r3, #1
 8003aca:	2300      	movne	r3, #0
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	461a      	mov	r2, r3
 8003ad0:	e00c      	b.n	8003aec <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	43da      	mvns	r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	4013      	ands	r3, r2
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	bf0c      	ite	eq
 8003ae4:	2301      	moveq	r3, #1
 8003ae6:	2300      	movne	r3, #0
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	461a      	mov	r2, r3
 8003aec:	79fb      	ldrb	r3, [r7, #7]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d116      	bne.n	8003b20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0c:	f043 0220 	orr.w	r2, r3, #32
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e023      	b.n	8003b68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	0c1b      	lsrs	r3, r3, #16
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d10d      	bne.n	8003b46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	43da      	mvns	r2, r3
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	4013      	ands	r3, r2
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	bf0c      	ite	eq
 8003b3c:	2301      	moveq	r3, #1
 8003b3e:	2300      	movne	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	461a      	mov	r2, r3
 8003b44:	e00c      	b.n	8003b60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	43da      	mvns	r2, r3
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4013      	ands	r3, r2
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	461a      	mov	r2, r3
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d093      	beq.n	8003a8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
 8003b7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b7e:	e071      	b.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b8e:	d123      	bne.n	8003bd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ba8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2200      	movs	r2, #0
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc4:	f043 0204 	orr.w	r2, r3, #4
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e067      	b.n	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bde:	d041      	beq.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be0:	f7fe fe92 	bl	8002908 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d302      	bcc.n	8003bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d136      	bne.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	0c1b      	lsrs	r3, r3, #16
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d10c      	bne.n	8003c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	43da      	mvns	r2, r3
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	bf14      	ite	ne
 8003c12:	2301      	movne	r3, #1
 8003c14:	2300      	moveq	r3, #0
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	e00b      	b.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	43da      	mvns	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4013      	ands	r3, r2
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bf14      	ite	ne
 8003c2c:	2301      	movne	r3, #1
 8003c2e:	2300      	moveq	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d016      	beq.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c50:	f043 0220 	orr.w	r2, r3, #32
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e021      	b.n	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	0c1b      	lsrs	r3, r3, #16
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d10c      	bne.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	43da      	mvns	r2, r3
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	4013      	ands	r3, r2
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	bf14      	ite	ne
 8003c80:	2301      	movne	r3, #1
 8003c82:	2300      	moveq	r3, #0
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	e00b      	b.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	43da      	mvns	r2, r3
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4013      	ands	r3, r2
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bf14      	ite	ne
 8003c9a:	2301      	movne	r3, #1
 8003c9c:	2300      	moveq	r3, #0
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f47f af6d 	bne.w	8003b80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cbc:	e034      	b.n	8003d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 f8e3 	bl	8003e8a <I2C_IsAcknowledgeFailed>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e034      	b.n	8003d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd4:	d028      	beq.n	8003d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd6:	f7fe fe17 	bl	8002908 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d302      	bcc.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d11d      	bne.n	8003d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf6:	2b80      	cmp	r3, #128	@ 0x80
 8003cf8:	d016      	beq.n	8003d28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2220      	movs	r2, #32
 8003d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	f043 0220 	orr.w	r2, r3, #32
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e007      	b.n	8003d38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d32:	2b80      	cmp	r3, #128	@ 0x80
 8003d34:	d1c3      	bne.n	8003cbe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3710      	adds	r7, #16
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	60f8      	str	r0, [r7, #12]
 8003d48:	60b9      	str	r1, [r7, #8]
 8003d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d4c:	e034      	b.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 f89b 	bl	8003e8a <I2C_IsAcknowledgeFailed>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e034      	b.n	8003dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d64:	d028      	beq.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d66:	f7fe fdcf 	bl	8002908 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d302      	bcc.n	8003d7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d11d      	bne.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d016      	beq.n	8003db8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	f043 0220 	orr.w	r2, r3, #32
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e007      	b.n	8003dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0304 	and.w	r3, r3, #4
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d1c3      	bne.n	8003d4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ddc:	e049      	b.n	8003e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	f003 0310 	and.w	r3, r3, #16
 8003de8:	2b10      	cmp	r3, #16
 8003dea:	d119      	bne.n	8003e20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0210 	mvn.w	r2, #16
 8003df4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e030      	b.n	8003e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e20:	f7fe fd72 	bl	8002908 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d302      	bcc.n	8003e36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d11d      	bne.n	8003e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d016      	beq.n	8003e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5e:	f043 0220 	orr.w	r2, r3, #32
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e007      	b.n	8003e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e7c:	2b40      	cmp	r3, #64	@ 0x40
 8003e7e:	d1ae      	bne.n	8003dde <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}

08003e8a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea0:	d11b      	bne.n	8003eda <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003eaa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	f043 0204 	orr.w	r2, r3, #4
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e267      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d075      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f06:	4b88      	ldr	r3, [pc, #544]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 030c 	and.w	r3, r3, #12
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d00c      	beq.n	8003f2c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f12:	4b85      	ldr	r3, [pc, #532]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d112      	bne.n	8003f44 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f1e:	4b82      	ldr	r3, [pc, #520]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f2a:	d10b      	bne.n	8003f44 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f2c:	4b7e      	ldr	r3, [pc, #504]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d05b      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x108>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d157      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e242      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4c:	d106      	bne.n	8003f5c <HAL_RCC_OscConfig+0x74>
 8003f4e:	4b76      	ldr	r3, [pc, #472]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a75      	ldr	r2, [pc, #468]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e01d      	b.n	8003f98 <HAL_RCC_OscConfig+0xb0>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f64:	d10c      	bne.n	8003f80 <HAL_RCC_OscConfig+0x98>
 8003f66:	4b70      	ldr	r3, [pc, #448]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a6f      	ldr	r2, [pc, #444]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	4b6d      	ldr	r3, [pc, #436]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a6c      	ldr	r2, [pc, #432]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e00b      	b.n	8003f98 <HAL_RCC_OscConfig+0xb0>
 8003f80:	4b69      	ldr	r3, [pc, #420]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a68      	ldr	r2, [pc, #416]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	4b66      	ldr	r3, [pc, #408]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a65      	ldr	r2, [pc, #404]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003f92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d013      	beq.n	8003fc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe fcb2 	bl	8002908 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa8:	f7fe fcae 	bl	8002908 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b64      	cmp	r3, #100	@ 0x64
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e207      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fba:	4b5b      	ldr	r3, [pc, #364]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xc0>
 8003fc6:	e014      	b.n	8003ff2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc8:	f7fe fc9e 	bl	8002908 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd0:	f7fe fc9a 	bl	8002908 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b64      	cmp	r3, #100	@ 0x64
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e1f3      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe2:	4b51      	ldr	r3, [pc, #324]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0xe8>
 8003fee:	e000      	b.n	8003ff2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d063      	beq.n	80040c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f003 030c 	and.w	r3, r3, #12
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00b      	beq.n	8004022 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800400a:	4b47      	ldr	r3, [pc, #284]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004012:	2b08      	cmp	r3, #8
 8004014:	d11c      	bne.n	8004050 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004016:	4b44      	ldr	r3, [pc, #272]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d116      	bne.n	8004050 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004022:	4b41      	ldr	r3, [pc, #260]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_RCC_OscConfig+0x152>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d001      	beq.n	800403a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e1c7      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800403a:	4b3b      	ldr	r3, [pc, #236]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	4937      	ldr	r1, [pc, #220]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 800404a:	4313      	orrs	r3, r2
 800404c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404e:	e03a      	b.n	80040c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d020      	beq.n	800409a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004058:	4b34      	ldr	r3, [pc, #208]	@ (800412c <HAL_RCC_OscConfig+0x244>)
 800405a:	2201      	movs	r2, #1
 800405c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405e:	f7fe fc53 	bl	8002908 <HAL_GetTick>
 8004062:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004064:	e008      	b.n	8004078 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004066:	f7fe fc4f 	bl	8002908 <HAL_GetTick>
 800406a:	4602      	mov	r2, r0
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	2b02      	cmp	r3, #2
 8004072:	d901      	bls.n	8004078 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e1a8      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004078:	4b2b      	ldr	r3, [pc, #172]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0f0      	beq.n	8004066 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004084:	4b28      	ldr	r3, [pc, #160]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4925      	ldr	r1, [pc, #148]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 8004094:	4313      	orrs	r3, r2
 8004096:	600b      	str	r3, [r1, #0]
 8004098:	e015      	b.n	80040c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800409a:	4b24      	ldr	r3, [pc, #144]	@ (800412c <HAL_RCC_OscConfig+0x244>)
 800409c:	2200      	movs	r2, #0
 800409e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7fe fc32 	bl	8002908 <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a8:	f7fe fc2e 	bl	8002908 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e187      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 0302 	and.w	r3, r3, #2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0308 	and.w	r3, r3, #8
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d036      	beq.n	8004140 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d016      	beq.n	8004108 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040da:	4b15      	ldr	r3, [pc, #84]	@ (8004130 <HAL_RCC_OscConfig+0x248>)
 80040dc:	2201      	movs	r2, #1
 80040de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e0:	f7fe fc12 	bl	8002908 <HAL_GetTick>
 80040e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040e6:	e008      	b.n	80040fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040e8:	f7fe fc0e 	bl	8002908 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d901      	bls.n	80040fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e167      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004128 <HAL_RCC_OscConfig+0x240>)
 80040fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d0f0      	beq.n	80040e8 <HAL_RCC_OscConfig+0x200>
 8004106:	e01b      	b.n	8004140 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004108:	4b09      	ldr	r3, [pc, #36]	@ (8004130 <HAL_RCC_OscConfig+0x248>)
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800410e:	f7fe fbfb 	bl	8002908 <HAL_GetTick>
 8004112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004114:	e00e      	b.n	8004134 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004116:	f7fe fbf7 	bl	8002908 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d907      	bls.n	8004134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e150      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
 8004128:	40023800 	.word	0x40023800
 800412c:	42470000 	.word	0x42470000
 8004130:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004134:	4b88      	ldr	r3, [pc, #544]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1ea      	bne.n	8004116 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0304 	and.w	r3, r3, #4
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 8097 	beq.w	800427c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004152:	4b81      	ldr	r3, [pc, #516]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10f      	bne.n	800417e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800415e:	2300      	movs	r3, #0
 8004160:	60bb      	str	r3, [r7, #8]
 8004162:	4b7d      	ldr	r3, [pc, #500]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	4a7c      	ldr	r2, [pc, #496]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800416c:	6413      	str	r3, [r2, #64]	@ 0x40
 800416e:	4b7a      	ldr	r3, [pc, #488]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004176:	60bb      	str	r3, [r7, #8]
 8004178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800417a:	2301      	movs	r3, #1
 800417c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417e:	4b77      	ldr	r3, [pc, #476]	@ (800435c <HAL_RCC_OscConfig+0x474>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004186:	2b00      	cmp	r3, #0
 8004188:	d118      	bne.n	80041bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800418a:	4b74      	ldr	r3, [pc, #464]	@ (800435c <HAL_RCC_OscConfig+0x474>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a73      	ldr	r2, [pc, #460]	@ (800435c <HAL_RCC_OscConfig+0x474>)
 8004190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004194:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004196:	f7fe fbb7 	bl	8002908 <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800419e:	f7fe fbb3 	bl	8002908 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e10c      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b0:	4b6a      	ldr	r3, [pc, #424]	@ (800435c <HAL_RCC_OscConfig+0x474>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d106      	bne.n	80041d2 <HAL_RCC_OscConfig+0x2ea>
 80041c4:	4b64      	ldr	r3, [pc, #400]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c8:	4a63      	ldr	r2, [pc, #396]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041ca:	f043 0301 	orr.w	r3, r3, #1
 80041ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d0:	e01c      	b.n	800420c <HAL_RCC_OscConfig+0x324>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	2b05      	cmp	r3, #5
 80041d8:	d10c      	bne.n	80041f4 <HAL_RCC_OscConfig+0x30c>
 80041da:	4b5f      	ldr	r3, [pc, #380]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041de:	4a5e      	ldr	r2, [pc, #376]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041e0:	f043 0304 	orr.w	r3, r3, #4
 80041e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041e6:	4b5c      	ldr	r3, [pc, #368]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041ec:	f043 0301 	orr.w	r3, r3, #1
 80041f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f2:	e00b      	b.n	800420c <HAL_RCC_OscConfig+0x324>
 80041f4:	4b58      	ldr	r3, [pc, #352]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	4a57      	ldr	r2, [pc, #348]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80041fa:	f023 0301 	bic.w	r3, r3, #1
 80041fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004200:	4b55      	ldr	r3, [pc, #340]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004204:	4a54      	ldr	r2, [pc, #336]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004206:	f023 0304 	bic.w	r3, r3, #4
 800420a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d015      	beq.n	8004240 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004214:	f7fe fb78 	bl	8002908 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800421a:	e00a      	b.n	8004232 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421c:	f7fe fb74 	bl	8002908 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422a:	4293      	cmp	r3, r2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e0cb      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004232:	4b49      	ldr	r3, [pc, #292]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0ee      	beq.n	800421c <HAL_RCC_OscConfig+0x334>
 800423e:	e014      	b.n	800426a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004240:	f7fe fb62 	bl	8002908 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004246:	e00a      	b.n	800425e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004248:	f7fe fb5e 	bl	8002908 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004256:	4293      	cmp	r3, r2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e0b5      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800425e:	4b3e      	ldr	r3, [pc, #248]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1ee      	bne.n	8004248 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800426a:	7dfb      	ldrb	r3, [r7, #23]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d105      	bne.n	800427c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004270:	4b39      	ldr	r3, [pc, #228]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004274:	4a38      	ldr	r2, [pc, #224]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004276:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800427a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	699b      	ldr	r3, [r3, #24]
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 80a1 	beq.w	80043c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004286:	4b34      	ldr	r3, [pc, #208]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f003 030c 	and.w	r3, r3, #12
 800428e:	2b08      	cmp	r3, #8
 8004290:	d05c      	beq.n	800434c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d141      	bne.n	800431e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429a:	4b31      	ldr	r3, [pc, #196]	@ (8004360 <HAL_RCC_OscConfig+0x478>)
 800429c:	2200      	movs	r2, #0
 800429e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a0:	f7fe fb32 	bl	8002908 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a8:	f7fe fb2e 	bl	8002908 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e087      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ba:	4b27      	ldr	r3, [pc, #156]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1f0      	bne.n	80042a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69da      	ldr	r2, [r3, #28]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a1b      	ldr	r3, [r3, #32]
 80042ce:	431a      	orrs	r2, r3
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d4:	019b      	lsls	r3, r3, #6
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	085b      	lsrs	r3, r3, #1
 80042de:	3b01      	subs	r3, #1
 80042e0:	041b      	lsls	r3, r3, #16
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e8:	061b      	lsls	r3, r3, #24
 80042ea:	491b      	ldr	r1, [pc, #108]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004360 <HAL_RCC_OscConfig+0x478>)
 80042f2:	2201      	movs	r2, #1
 80042f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f6:	f7fe fb07 	bl	8002908 <HAL_GetTick>
 80042fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042fc:	e008      	b.n	8004310 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042fe:	f7fe fb03 	bl	8002908 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	2b02      	cmp	r3, #2
 800430a:	d901      	bls.n	8004310 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e05c      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004310:	4b11      	ldr	r3, [pc, #68]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d0f0      	beq.n	80042fe <HAL_RCC_OscConfig+0x416>
 800431c:	e054      	b.n	80043c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431e:	4b10      	ldr	r3, [pc, #64]	@ (8004360 <HAL_RCC_OscConfig+0x478>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7fe faf0 	bl	8002908 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800432c:	f7fe faec 	bl	8002908 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e045      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800433e:	4b06      	ldr	r3, [pc, #24]	@ (8004358 <HAL_RCC_OscConfig+0x470>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1f0      	bne.n	800432c <HAL_RCC_OscConfig+0x444>
 800434a:	e03d      	b.n	80043c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d107      	bne.n	8004364 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e038      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
 8004358:	40023800 	.word	0x40023800
 800435c:	40007000 	.word	0x40007000
 8004360:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004364:	4b1b      	ldr	r3, [pc, #108]	@ (80043d4 <HAL_RCC_OscConfig+0x4ec>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	699b      	ldr	r3, [r3, #24]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d028      	beq.n	80043c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d121      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800438a:	429a      	cmp	r2, r3
 800438c:	d11a      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004394:	4013      	ands	r3, r2
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800439a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800439c:	4293      	cmp	r3, r2
 800439e:	d111      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043aa:	085b      	lsrs	r3, r3, #1
 80043ac:	3b01      	subs	r3, #1
 80043ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d107      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d001      	beq.n	80043c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3718      	adds	r7, #24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	40023800 	.word	0x40023800

080043d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e0cc      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043ec:	4b68      	ldr	r3, [pc, #416]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	683a      	ldr	r2, [r7, #0]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d90c      	bls.n	8004414 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043fa:	4b65      	ldr	r3, [pc, #404]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004402:	4b63      	ldr	r3, [pc, #396]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d001      	beq.n	8004414 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e0b8      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d020      	beq.n	8004462 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0304 	and.w	r3, r3, #4
 8004428:	2b00      	cmp	r3, #0
 800442a:	d005      	beq.n	8004438 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800442c:	4b59      	ldr	r3, [pc, #356]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	4a58      	ldr	r2, [pc, #352]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004432:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004436:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004444:	4b53      	ldr	r3, [pc, #332]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	4a52      	ldr	r2, [pc, #328]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800444a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800444e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004450:	4b50      	ldr	r3, [pc, #320]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	494d      	ldr	r1, [pc, #308]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d044      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b01      	cmp	r3, #1
 8004474:	d107      	bne.n	8004486 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004476:	4b47      	ldr	r3, [pc, #284]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d119      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e07f      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	2b02      	cmp	r3, #2
 800448c:	d003      	beq.n	8004496 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004492:	2b03      	cmp	r3, #3
 8004494:	d107      	bne.n	80044a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004496:	4b3f      	ldr	r3, [pc, #252]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d109      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e06f      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0302 	and.w	r3, r3, #2
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e067      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044b6:	4b37      	ldr	r3, [pc, #220]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f023 0203 	bic.w	r2, r3, #3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	4934      	ldr	r1, [pc, #208]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044c8:	f7fe fa1e 	bl	8002908 <HAL_GetTick>
 80044cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ce:	e00a      	b.n	80044e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044d0:	f7fe fa1a 	bl	8002908 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044de:	4293      	cmp	r3, r2
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e04f      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044e6:	4b2b      	ldr	r3, [pc, #172]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 020c 	and.w	r2, r3, #12
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d1eb      	bne.n	80044d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044f8:	4b25      	ldr	r3, [pc, #148]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	429a      	cmp	r2, r3
 8004504:	d20c      	bcs.n	8004520 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004506:	4b22      	ldr	r3, [pc, #136]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	b2d2      	uxtb	r2, r2
 800450c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800450e:	4b20      	ldr	r3, [pc, #128]	@ (8004590 <HAL_RCC_ClockConfig+0x1b8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 0307 	and.w	r3, r3, #7
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	429a      	cmp	r2, r3
 800451a:	d001      	beq.n	8004520 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e032      	b.n	8004586 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d008      	beq.n	800453e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800452c:	4b19      	ldr	r3, [pc, #100]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4916      	ldr	r1, [pc, #88]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800453a:	4313      	orrs	r3, r2
 800453c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b00      	cmp	r3, #0
 8004548:	d009      	beq.n	800455e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800454a:	4b12      	ldr	r3, [pc, #72]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	490e      	ldr	r1, [pc, #56]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800455e:	f000 f821 	bl	80045a4 <HAL_RCC_GetSysClockFreq>
 8004562:	4602      	mov	r2, r0
 8004564:	4b0b      	ldr	r3, [pc, #44]	@ (8004594 <HAL_RCC_ClockConfig+0x1bc>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	091b      	lsrs	r3, r3, #4
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	490a      	ldr	r1, [pc, #40]	@ (8004598 <HAL_RCC_ClockConfig+0x1c0>)
 8004570:	5ccb      	ldrb	r3, [r1, r3]
 8004572:	fa22 f303 	lsr.w	r3, r2, r3
 8004576:	4a09      	ldr	r2, [pc, #36]	@ (800459c <HAL_RCC_ClockConfig+0x1c4>)
 8004578:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800457a:	4b09      	ldr	r3, [pc, #36]	@ (80045a0 <HAL_RCC_ClockConfig+0x1c8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7fe f97e 	bl	8002880 <HAL_InitTick>

  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	40023c00 	.word	0x40023c00
 8004594:	40023800 	.word	0x40023800
 8004598:	0800a5fc 	.word	0x0800a5fc
 800459c:	20000000 	.word	0x20000000
 80045a0:	20000004 	.word	0x20000004

080045a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a8:	b090      	sub	sp, #64	@ 0x40
 80045aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045bc:	4b59      	ldr	r3, [pc, #356]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 030c 	and.w	r3, r3, #12
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d00d      	beq.n	80045e4 <HAL_RCC_GetSysClockFreq+0x40>
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	f200 80a1 	bhi.w	8004710 <HAL_RCC_GetSysClockFreq+0x16c>
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_RCC_GetSysClockFreq+0x34>
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d003      	beq.n	80045de <HAL_RCC_GetSysClockFreq+0x3a>
 80045d6:	e09b      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045d8:	4b53      	ldr	r3, [pc, #332]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x184>)
 80045da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045dc:	e09b      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045de:	4b53      	ldr	r3, [pc, #332]	@ (800472c <HAL_RCC_GetSysClockFreq+0x188>)
 80045e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80045e2:	e098      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045e4:	4b4f      	ldr	r3, [pc, #316]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045ee:	4b4d      	ldr	r3, [pc, #308]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d028      	beq.n	800464c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	099b      	lsrs	r3, r3, #6
 8004600:	2200      	movs	r2, #0
 8004602:	623b      	str	r3, [r7, #32]
 8004604:	627a      	str	r2, [r7, #36]	@ 0x24
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800460c:	2100      	movs	r1, #0
 800460e:	4b47      	ldr	r3, [pc, #284]	@ (800472c <HAL_RCC_GetSysClockFreq+0x188>)
 8004610:	fb03 f201 	mul.w	r2, r3, r1
 8004614:	2300      	movs	r3, #0
 8004616:	fb00 f303 	mul.w	r3, r0, r3
 800461a:	4413      	add	r3, r2
 800461c:	4a43      	ldr	r2, [pc, #268]	@ (800472c <HAL_RCC_GetSysClockFreq+0x188>)
 800461e:	fba0 1202 	umull	r1, r2, r0, r2
 8004622:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004624:	460a      	mov	r2, r1
 8004626:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004628:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800462a:	4413      	add	r3, r2
 800462c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800462e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004630:	2200      	movs	r2, #0
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	61fa      	str	r2, [r7, #28]
 8004636:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800463a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800463e:	f7fc fb03 	bl	8000c48 <__aeabi_uldivmod>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4613      	mov	r3, r2
 8004648:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800464a:	e053      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464c:	4b35      	ldr	r3, [pc, #212]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	099b      	lsrs	r3, r3, #6
 8004652:	2200      	movs	r2, #0
 8004654:	613b      	str	r3, [r7, #16]
 8004656:	617a      	str	r2, [r7, #20]
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800465e:	f04f 0b00 	mov.w	fp, #0
 8004662:	4652      	mov	r2, sl
 8004664:	465b      	mov	r3, fp
 8004666:	f04f 0000 	mov.w	r0, #0
 800466a:	f04f 0100 	mov.w	r1, #0
 800466e:	0159      	lsls	r1, r3, #5
 8004670:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004674:	0150      	lsls	r0, r2, #5
 8004676:	4602      	mov	r2, r0
 8004678:	460b      	mov	r3, r1
 800467a:	ebb2 080a 	subs.w	r8, r2, sl
 800467e:	eb63 090b 	sbc.w	r9, r3, fp
 8004682:	f04f 0200 	mov.w	r2, #0
 8004686:	f04f 0300 	mov.w	r3, #0
 800468a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800468e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004692:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004696:	ebb2 0408 	subs.w	r4, r2, r8
 800469a:	eb63 0509 	sbc.w	r5, r3, r9
 800469e:	f04f 0200 	mov.w	r2, #0
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	00eb      	lsls	r3, r5, #3
 80046a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046ac:	00e2      	lsls	r2, r4, #3
 80046ae:	4614      	mov	r4, r2
 80046b0:	461d      	mov	r5, r3
 80046b2:	eb14 030a 	adds.w	r3, r4, sl
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	eb45 030b 	adc.w	r3, r5, fp
 80046bc:	607b      	str	r3, [r7, #4]
 80046be:	f04f 0200 	mov.w	r2, #0
 80046c2:	f04f 0300 	mov.w	r3, #0
 80046c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046ca:	4629      	mov	r1, r5
 80046cc:	028b      	lsls	r3, r1, #10
 80046ce:	4621      	mov	r1, r4
 80046d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046d4:	4621      	mov	r1, r4
 80046d6:	028a      	lsls	r2, r1, #10
 80046d8:	4610      	mov	r0, r2
 80046da:	4619      	mov	r1, r3
 80046dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046de:	2200      	movs	r2, #0
 80046e0:	60bb      	str	r3, [r7, #8]
 80046e2:	60fa      	str	r2, [r7, #12]
 80046e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046e8:	f7fc faae 	bl	8000c48 <__aeabi_uldivmod>
 80046ec:	4602      	mov	r2, r0
 80046ee:	460b      	mov	r3, r1
 80046f0:	4613      	mov	r3, r2
 80046f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x180>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	3301      	adds	r3, #1
 8004700:	005b      	lsls	r3, r3, #1
 8004702:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004704:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800470e:	e002      	b.n	8004716 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004710:	4b05      	ldr	r3, [pc, #20]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x184>)
 8004712:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004714:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004718:	4618      	mov	r0, r3
 800471a:	3740      	adds	r7, #64	@ 0x40
 800471c:	46bd      	mov	sp, r7
 800471e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004722:	bf00      	nop
 8004724:	40023800 	.word	0x40023800
 8004728:	00f42400 	.word	0x00f42400
 800472c:	017d7840 	.word	0x017d7840

08004730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004734:	4b03      	ldr	r3, [pc, #12]	@ (8004744 <HAL_RCC_GetHCLKFreq+0x14>)
 8004736:	681b      	ldr	r3, [r3, #0]
}
 8004738:	4618      	mov	r0, r3
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	20000000 	.word	0x20000000

08004748 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800474c:	f7ff fff0 	bl	8004730 <HAL_RCC_GetHCLKFreq>
 8004750:	4602      	mov	r2, r0
 8004752:	4b05      	ldr	r3, [pc, #20]	@ (8004768 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	0a9b      	lsrs	r3, r3, #10
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	4903      	ldr	r1, [pc, #12]	@ (800476c <HAL_RCC_GetPCLK1Freq+0x24>)
 800475e:	5ccb      	ldrb	r3, [r1, r3]
 8004760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004764:	4618      	mov	r0, r3
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40023800 	.word	0x40023800
 800476c:	0800a60c 	.word	0x0800a60c

08004770 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e041      	b.n	8004806 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fd f8fe 	bl	8001998 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	3304      	adds	r3, #4
 80047ac:	4619      	mov	r1, r3
 80047ae:	4610      	mov	r0, r2
 80047b0:	f000 fab6 	bl	8004d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e041      	b.n	80048a4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d106      	bne.n	800483a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f839 	bl	80048ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2202      	movs	r2, #2
 800483e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	3304      	adds	r3, #4
 800484a:	4619      	mov	r1, r3
 800484c:	4610      	mov	r0, r2
 800484e:	f000 fa67 	bl	8004d20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d101      	bne.n	80048d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e097      	b.n	8004a04 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d106      	bne.n	80048ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7fd f8a1 	bl	8001a30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2202      	movs	r2, #2
 80048f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6812      	ldr	r2, [r2, #0]
 8004900:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004904:	f023 0307 	bic.w	r3, r3, #7
 8004908:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3304      	adds	r3, #4
 8004912:	4619      	mov	r1, r3
 8004914:	4610      	mov	r0, r2
 8004916:	f000 fa03 	bl	8004d20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004942:	f023 0303 	bic.w	r3, r3, #3
 8004946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	4313      	orrs	r3, r2
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004960:	f023 030c 	bic.w	r3, r3, #12
 8004964:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800496c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	021b      	lsls	r3, r3, #8
 800497c:	4313      	orrs	r3, r2
 800497e:	693a      	ldr	r2, [r7, #16]
 8004980:	4313      	orrs	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	011a      	lsls	r2, r3, #4
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	031b      	lsls	r3, r3, #12
 8004990:	4313      	orrs	r3, r2
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800499e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80049a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	4313      	orrs	r3, r2
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2201      	movs	r2, #1
 80049de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3718      	adds	r7, #24
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d101      	bne.n	8004a2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a26:	2302      	movs	r3, #2
 8004a28:	e0ae      	b.n	8004b88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b0c      	cmp	r3, #12
 8004a36:	f200 809f 	bhi.w	8004b78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a40:	08004a75 	.word	0x08004a75
 8004a44:	08004b79 	.word	0x08004b79
 8004a48:	08004b79 	.word	0x08004b79
 8004a4c:	08004b79 	.word	0x08004b79
 8004a50:	08004ab5 	.word	0x08004ab5
 8004a54:	08004b79 	.word	0x08004b79
 8004a58:	08004b79 	.word	0x08004b79
 8004a5c:	08004b79 	.word	0x08004b79
 8004a60:	08004af7 	.word	0x08004af7
 8004a64:	08004b79 	.word	0x08004b79
 8004a68:	08004b79 	.word	0x08004b79
 8004a6c:	08004b79 	.word	0x08004b79
 8004a70:	08004b37 	.word	0x08004b37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f000 f9f6 	bl	8004e6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699a      	ldr	r2, [r3, #24]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f042 0208 	orr.w	r2, r2, #8
 8004a8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699a      	ldr	r2, [r3, #24]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 0204 	bic.w	r2, r2, #4
 8004a9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6999      	ldr	r1, [r3, #24]
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	691a      	ldr	r2, [r3, #16]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	619a      	str	r2, [r3, #24]
      break;
 8004ab2:	e064      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68b9      	ldr	r1, [r7, #8]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fa46 	bl	8004f4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	699a      	ldr	r2, [r3, #24]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ace:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6999      	ldr	r1, [r3, #24]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	021a      	lsls	r2, r3, #8
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	430a      	orrs	r2, r1
 8004af2:	619a      	str	r2, [r3, #24]
      break;
 8004af4:	e043      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68b9      	ldr	r1, [r7, #8]
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fa9b 	bl	8005038 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	69da      	ldr	r2, [r3, #28]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0208 	orr.w	r2, r2, #8
 8004b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0204 	bic.w	r2, r2, #4
 8004b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69d9      	ldr	r1, [r3, #28]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	691a      	ldr	r2, [r3, #16]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	61da      	str	r2, [r3, #28]
      break;
 8004b34:	e023      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	68b9      	ldr	r1, [r7, #8]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f000 faef 	bl	8005120 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	69da      	ldr	r2, [r3, #28]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	69da      	ldr	r2, [r3, #28]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69d9      	ldr	r1, [r3, #28]
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	021a      	lsls	r2, r3, #8
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	61da      	str	r2, [r3, #28]
      break;
 8004b76:	e002      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8004b7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d101      	bne.n	8004bac <HAL_TIM_ConfigClockSource+0x1c>
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e0b4      	b.n	8004d16 <HAL_TIM_ConfigClockSource+0x186>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2202      	movs	r2, #2
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004bca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004be4:	d03e      	beq.n	8004c64 <HAL_TIM_ConfigClockSource+0xd4>
 8004be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bea:	f200 8087 	bhi.w	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004bee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bf2:	f000 8086 	beq.w	8004d02 <HAL_TIM_ConfigClockSource+0x172>
 8004bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bfa:	d87f      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004bfc:	2b70      	cmp	r3, #112	@ 0x70
 8004bfe:	d01a      	beq.n	8004c36 <HAL_TIM_ConfigClockSource+0xa6>
 8004c00:	2b70      	cmp	r3, #112	@ 0x70
 8004c02:	d87b      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c04:	2b60      	cmp	r3, #96	@ 0x60
 8004c06:	d050      	beq.n	8004caa <HAL_TIM_ConfigClockSource+0x11a>
 8004c08:	2b60      	cmp	r3, #96	@ 0x60
 8004c0a:	d877      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c0c:	2b50      	cmp	r3, #80	@ 0x50
 8004c0e:	d03c      	beq.n	8004c8a <HAL_TIM_ConfigClockSource+0xfa>
 8004c10:	2b50      	cmp	r3, #80	@ 0x50
 8004c12:	d873      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c14:	2b40      	cmp	r3, #64	@ 0x40
 8004c16:	d058      	beq.n	8004cca <HAL_TIM_ConfigClockSource+0x13a>
 8004c18:	2b40      	cmp	r3, #64	@ 0x40
 8004c1a:	d86f      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c1c:	2b30      	cmp	r3, #48	@ 0x30
 8004c1e:	d064      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0x15a>
 8004c20:	2b30      	cmp	r3, #48	@ 0x30
 8004c22:	d86b      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c24:	2b20      	cmp	r3, #32
 8004c26:	d060      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0x15a>
 8004c28:	2b20      	cmp	r3, #32
 8004c2a:	d867      	bhi.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d05c      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0x15a>
 8004c30:	2b10      	cmp	r3, #16
 8004c32:	d05a      	beq.n	8004cea <HAL_TIM_ConfigClockSource+0x15a>
 8004c34:	e062      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c46:	f000 fb3b 	bl	80052c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c58:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	609a      	str	r2, [r3, #8]
      break;
 8004c62:	e04f      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c74:	f000 fb24 	bl	80052c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c86:	609a      	str	r2, [r3, #8]
      break;
 8004c88:	e03c      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c96:	461a      	mov	r2, r3
 8004c98:	f000 fa98 	bl	80051cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2150      	movs	r1, #80	@ 0x50
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f000 faf1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004ca8:	e02c      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	f000 fab7 	bl	800522a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2160      	movs	r1, #96	@ 0x60
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f000 fae1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004cc8:	e01c      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cd6:	461a      	mov	r2, r3
 8004cd8:	f000 fa78 	bl	80051cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2140      	movs	r1, #64	@ 0x40
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f000 fad1 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004ce8:	e00c      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4610      	mov	r0, r2
 8004cf6:	f000 fac8 	bl	800528a <TIM_ITRx_SetConfig>
      break;
 8004cfa:	e003      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8004d00:	e000      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
	...

08004d20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a43      	ldr	r2, [pc, #268]	@ (8004e40 <TIM_Base_SetConfig+0x120>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d013      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3e:	d00f      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	4a40      	ldr	r2, [pc, #256]	@ (8004e44 <TIM_Base_SetConfig+0x124>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d00b      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a3f      	ldr	r2, [pc, #252]	@ (8004e48 <TIM_Base_SetConfig+0x128>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d007      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	4a3e      	ldr	r2, [pc, #248]	@ (8004e4c <TIM_Base_SetConfig+0x12c>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d003      	beq.n	8004d60 <TIM_Base_SetConfig+0x40>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a3d      	ldr	r2, [pc, #244]	@ (8004e50 <TIM_Base_SetConfig+0x130>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d108      	bne.n	8004d72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	68fa      	ldr	r2, [r7, #12]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a32      	ldr	r2, [pc, #200]	@ (8004e40 <TIM_Base_SetConfig+0x120>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d02b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d80:	d027      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a2f      	ldr	r2, [pc, #188]	@ (8004e44 <TIM_Base_SetConfig+0x124>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d023      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a2e      	ldr	r2, [pc, #184]	@ (8004e48 <TIM_Base_SetConfig+0x128>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01f      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a2d      	ldr	r2, [pc, #180]	@ (8004e4c <TIM_Base_SetConfig+0x12c>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d01b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a2c      	ldr	r2, [pc, #176]	@ (8004e50 <TIM_Base_SetConfig+0x130>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d017      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a2b      	ldr	r2, [pc, #172]	@ (8004e54 <TIM_Base_SetConfig+0x134>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d013      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a2a      	ldr	r2, [pc, #168]	@ (8004e58 <TIM_Base_SetConfig+0x138>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00f      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a29      	ldr	r2, [pc, #164]	@ (8004e5c <TIM_Base_SetConfig+0x13c>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d00b      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a28      	ldr	r2, [pc, #160]	@ (8004e60 <TIM_Base_SetConfig+0x140>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d007      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a27      	ldr	r2, [pc, #156]	@ (8004e64 <TIM_Base_SetConfig+0x144>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <TIM_Base_SetConfig+0xb2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a26      	ldr	r2, [pc, #152]	@ (8004e68 <TIM_Base_SetConfig+0x148>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d108      	bne.n	8004de4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a0e      	ldr	r2, [pc, #56]	@ (8004e40 <TIM_Base_SetConfig+0x120>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d003      	beq.n	8004e12 <TIM_Base_SetConfig+0xf2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a10      	ldr	r2, [pc, #64]	@ (8004e50 <TIM_Base_SetConfig+0x130>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d103      	bne.n	8004e1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f043 0204 	orr.w	r2, r3, #4
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	601a      	str	r2, [r3, #0]
}
 8004e32:	bf00      	nop
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	40010000 	.word	0x40010000
 8004e44:	40000400 	.word	0x40000400
 8004e48:	40000800 	.word	0x40000800
 8004e4c:	40000c00 	.word	0x40000c00
 8004e50:	40010400 	.word	0x40010400
 8004e54:	40014000 	.word	0x40014000
 8004e58:	40014400 	.word	0x40014400
 8004e5c:	40014800 	.word	0x40014800
 8004e60:	40001800 	.word	0x40001800
 8004e64:	40001c00 	.word	0x40001c00
 8004e68:	40002000 	.word	0x40002000

08004e6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
 8004e7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f023 0201 	bic.w	r2, r3, #1
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0303 	bic.w	r3, r3, #3
 8004ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	f023 0302 	bic.w	r3, r3, #2
 8004eb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a20      	ldr	r2, [pc, #128]	@ (8004f44 <TIM_OC1_SetConfig+0xd8>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d003      	beq.n	8004ed0 <TIM_OC1_SetConfig+0x64>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a1f      	ldr	r2, [pc, #124]	@ (8004f48 <TIM_OC1_SetConfig+0xdc>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d10c      	bne.n	8004eea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f023 0308 	bic.w	r3, r3, #8
 8004ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	697a      	ldr	r2, [r7, #20]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f023 0304 	bic.w	r3, r3, #4
 8004ee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a15      	ldr	r2, [pc, #84]	@ (8004f44 <TIM_OC1_SetConfig+0xd8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d003      	beq.n	8004efa <TIM_OC1_SetConfig+0x8e>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a14      	ldr	r2, [pc, #80]	@ (8004f48 <TIM_OC1_SetConfig+0xdc>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d111      	bne.n	8004f1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	621a      	str	r2, [r3, #32]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	40010000 	.word	0x40010000
 8004f48:	40010400 	.word	0x40010400

08004f4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b087      	sub	sp, #28
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	f023 0210 	bic.w	r2, r3, #16
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	021b      	lsls	r3, r3, #8
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f023 0320 	bic.w	r3, r3, #32
 8004f96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a22      	ldr	r2, [pc, #136]	@ (8005030 <TIM_OC2_SetConfig+0xe4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d003      	beq.n	8004fb4 <TIM_OC2_SetConfig+0x68>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a21      	ldr	r2, [pc, #132]	@ (8005034 <TIM_OC2_SetConfig+0xe8>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d10d      	bne.n	8004fd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a17      	ldr	r2, [pc, #92]	@ (8005030 <TIM_OC2_SetConfig+0xe4>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d003      	beq.n	8004fe0 <TIM_OC2_SetConfig+0x94>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a16      	ldr	r2, [pc, #88]	@ (8005034 <TIM_OC2_SetConfig+0xe8>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d113      	bne.n	8005008 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fe6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	695b      	ldr	r3, [r3, #20]
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	621a      	str	r2, [r3, #32]
}
 8005022:	bf00      	nop
 8005024:	371c      	adds	r7, #28
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	40010000 	.word	0x40010000
 8005034:	40010400 	.word	0x40010400

08005038 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0303 	bic.w	r3, r3, #3
 800506e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005080:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	021b      	lsls	r3, r3, #8
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	4313      	orrs	r3, r2
 800508c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a21      	ldr	r2, [pc, #132]	@ (8005118 <TIM_OC3_SetConfig+0xe0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d003      	beq.n	800509e <TIM_OC3_SetConfig+0x66>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a20      	ldr	r2, [pc, #128]	@ (800511c <TIM_OC3_SetConfig+0xe4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d10d      	bne.n	80050ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	021b      	lsls	r3, r3, #8
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a16      	ldr	r2, [pc, #88]	@ (8005118 <TIM_OC3_SetConfig+0xe0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d003      	beq.n	80050ca <TIM_OC3_SetConfig+0x92>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a15      	ldr	r2, [pc, #84]	@ (800511c <TIM_OC3_SetConfig+0xe4>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d113      	bne.n	80050f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	621a      	str	r2, [r3, #32]
}
 800510c:	bf00      	nop
 800510e:	371c      	adds	r7, #28
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr
 8005118:	40010000 	.word	0x40010000
 800511c:	40010400 	.word	0x40010400

08005120 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	69db      	ldr	r3, [r3, #28]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800514e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	021b      	lsls	r3, r3, #8
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800516a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	031b      	lsls	r3, r3, #12
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a12      	ldr	r2, [pc, #72]	@ (80051c4 <TIM_OC4_SetConfig+0xa4>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d003      	beq.n	8005188 <TIM_OC4_SetConfig+0x68>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a11      	ldr	r2, [pc, #68]	@ (80051c8 <TIM_OC4_SetConfig+0xa8>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d109      	bne.n	800519c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800518e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	019b      	lsls	r3, r3, #6
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	4313      	orrs	r3, r2
 800519a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	697a      	ldr	r2, [r7, #20]
 80051a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	621a      	str	r2, [r3, #32]
}
 80051b6:	bf00      	nop
 80051b8:	371c      	adds	r7, #28
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000
 80051c8:	40010400 	.word	0x40010400

080051cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b087      	sub	sp, #28
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	f023 0201 	bic.w	r2, r3, #1
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	4313      	orrs	r3, r2
 8005200:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f023 030a 	bic.w	r3, r3, #10
 8005208:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	4313      	orrs	r3, r2
 8005210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	621a      	str	r2, [r3, #32]
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800522a:	b480      	push	{r7}
 800522c:	b087      	sub	sp, #28
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	f023 0210 	bic.w	r2, r3, #16
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005254:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	031b      	lsls	r3, r3, #12
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005266:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	697a      	ldr	r2, [r7, #20]
 800527c:	621a      	str	r2, [r3, #32]
}
 800527e:	bf00      	nop
 8005280:	371c      	adds	r7, #28
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800528a:	b480      	push	{r7}
 800528c:	b085      	sub	sp, #20
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	f043 0307 	orr.w	r3, r3, #7
 80052ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	609a      	str	r2, [r3, #8]
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
 80052cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	021a      	lsls	r2, r3, #8
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	431a      	orrs	r2, r3
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	609a      	str	r2, [r3, #8]
}
 80052f4:	bf00      	nop
 80052f6:	371c      	adds	r7, #28
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005314:	2302      	movs	r3, #2
 8005316:	e05a      	b.n	80053ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2202      	movs	r2, #2
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800533e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a21      	ldr	r2, [pc, #132]	@ (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d022      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005364:	d01d      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1d      	ldr	r2, [pc, #116]	@ (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d018      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1b      	ldr	r2, [pc, #108]	@ (80053e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d013      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a1a      	ldr	r2, [pc, #104]	@ (80053e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d00e      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a18      	ldr	r2, [pc, #96]	@ (80053ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d009      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a17      	ldr	r2, [pc, #92]	@ (80053f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d004      	beq.n	80053a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a15      	ldr	r2, [pc, #84]	@ (80053f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d10c      	bne.n	80053bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68ba      	ldr	r2, [r7, #8]
 80053ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40000800 	.word	0x40000800
 80053e8:	40000c00 	.word	0x40000c00
 80053ec:	40010400 	.word	0x40010400
 80053f0:	40014000 	.word	0x40014000
 80053f4:	40001800 	.word	0x40001800

080053f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b085      	sub	sp, #20
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800540c:	2b01      	cmp	r3, #1
 800540e:	d101      	bne.n	8005414 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005410:	2302      	movs	r3, #2
 8005412:	e03d      	b.n	8005490 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	4313      	orrs	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	695b      	ldr	r3, [r3, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	4313      	orrs	r3, r2
 800547c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3714      	adds	r7, #20
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af04      	add	r7, sp, #16
 80054a2:	4603      	mov	r3, r0
 80054a4:	460a      	mov	r2, r1
 80054a6:	71fb      	strb	r3, [r7, #7]
 80054a8:	4613      	mov	r3, r2
 80054aa:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 80054ac:	4a0c      	ldr	r2, [pc, #48]	@ (80054e0 <writeReg+0x44>)
 80054ae:	79bb      	ldrb	r3, [r7, #6]
 80054b0:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 80054b2:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <writeReg+0x48>)
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	4619      	mov	r1, r3
 80054b8:	79fb      	ldrb	r3, [r7, #7]
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	2364      	movs	r3, #100	@ 0x64
 80054be:	9302      	str	r3, [sp, #8]
 80054c0:	2301      	movs	r3, #1
 80054c2:	9301      	str	r3, [sp, #4]
 80054c4:	4b06      	ldr	r3, [pc, #24]	@ (80054e0 <writeReg+0x44>)
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2301      	movs	r3, #1
 80054ca:	4807      	ldr	r0, [pc, #28]	@ (80054e8 <writeReg+0x4c>)
 80054cc:	f7fd fe2c 	bl	8003128 <HAL_I2C_Mem_Write>
 80054d0:	4603      	mov	r3, r0
 80054d2:	461a      	mov	r2, r3
 80054d4:	4b05      	ldr	r3, [pc, #20]	@ (80054ec <writeReg+0x50>)
 80054d6:	701a      	strb	r2, [r3, #0]
}
 80054d8:	bf00      	nop
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	200007a8 	.word	0x200007a8
 80054e4:	20000009 	.word	0x20000009
 80054e8:	20000754 	.word	0x20000754
 80054ec:	2000080c 	.word	0x2000080c

080054f0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	4603      	mov	r3, r0
 80054f8:	460a      	mov	r2, r1
 80054fa:	71fb      	strb	r3, [r7, #7]
 80054fc:	4613      	mov	r3, r2
 80054fe:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8005500:	88ba      	ldrh	r2, [r7, #4]
 8005502:	4b0c      	ldr	r3, [pc, #48]	@ (8005534 <writeReg16Bit+0x44>)
 8005504:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8005506:	4b0c      	ldr	r3, [pc, #48]	@ (8005538 <writeReg16Bit+0x48>)
 8005508:	781b      	ldrb	r3, [r3, #0]
 800550a:	4619      	mov	r1, r3
 800550c:	79fb      	ldrb	r3, [r7, #7]
 800550e:	b29a      	uxth	r2, r3
 8005510:	2364      	movs	r3, #100	@ 0x64
 8005512:	9302      	str	r3, [sp, #8]
 8005514:	2302      	movs	r3, #2
 8005516:	9301      	str	r3, [sp, #4]
 8005518:	4b06      	ldr	r3, [pc, #24]	@ (8005534 <writeReg16Bit+0x44>)
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	2301      	movs	r3, #1
 800551e:	4807      	ldr	r0, [pc, #28]	@ (800553c <writeReg16Bit+0x4c>)
 8005520:	f7fd fe02 	bl	8003128 <HAL_I2C_Mem_Write>
 8005524:	4603      	mov	r3, r0
 8005526:	461a      	mov	r2, r3
 8005528:	4b05      	ldr	r3, [pc, #20]	@ (8005540 <writeReg16Bit+0x50>)
 800552a:	701a      	strb	r2, [r3, #0]
}
 800552c:	bf00      	nop
 800552e:	3708      	adds	r7, #8
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	200007a8 	.word	0x200007a8
 8005538:	20000009 	.word	0x20000009
 800553c:	20000754 	.word	0x20000754
 8005540:	2000080c 	.word	0x2000080c

08005544 <writeRegWithHandle>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Helper: write register with explicit I2C handle
static void writeRegWithHandle(I2C_HandleTypeDef *hi2c, uint8_t addr, uint8_t reg, uint8_t value) {
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af04      	add	r7, sp, #16
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	4608      	mov	r0, r1
 800554e:	4611      	mov	r1, r2
 8005550:	461a      	mov	r2, r3
 8005552:	4603      	mov	r3, r0
 8005554:	70fb      	strb	r3, [r7, #3]
 8005556:	460b      	mov	r3, r1
 8005558:	70bb      	strb	r3, [r7, #2]
 800555a:	4613      	mov	r3, r2
 800555c:	707b      	strb	r3, [r7, #1]
    uint8_t buffer[1];
    buffer[0] = value;
 800555e:	787b      	ldrb	r3, [r7, #1]
 8005560:	733b      	strb	r3, [r7, #12]
    HAL_I2C_Mem_Write(hi2c, addr, reg, 1, buffer, 1, I2C_TIMEOUT);
 8005562:	78fb      	ldrb	r3, [r7, #3]
 8005564:	b299      	uxth	r1, r3
 8005566:	78bb      	ldrb	r3, [r7, #2]
 8005568:	b29a      	uxth	r2, r3
 800556a:	2364      	movs	r3, #100	@ 0x64
 800556c:	9302      	str	r3, [sp, #8]
 800556e:	2301      	movs	r3, #1
 8005570:	9301      	str	r3, [sp, #4]
 8005572:	f107 030c 	add.w	r3, r7, #12
 8005576:	9300      	str	r3, [sp, #0]
 8005578:	2301      	movs	r3, #1
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7fd fdd4 	bl	8003128 <HAL_I2C_Mem_Write>
}
 8005580:	bf00      	nop
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <readReg>:

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af04      	add	r7, sp, #16
 800558e:	4603      	mov	r3, r0
 8005590:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8005592:	4b0f      	ldr	r3, [pc, #60]	@ (80055d0 <readReg+0x48>)
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	f043 0301 	orr.w	r3, r3, #1
 800559a:	b2db      	uxtb	r3, r3
 800559c:	4619      	mov	r1, r3
 800559e:	79fb      	ldrb	r3, [r7, #7]
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	2364      	movs	r3, #100	@ 0x64
 80055a4:	9302      	str	r3, [sp, #8]
 80055a6:	2301      	movs	r3, #1
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	4b0a      	ldr	r3, [pc, #40]	@ (80055d4 <readReg+0x4c>)
 80055ac:	9300      	str	r3, [sp, #0]
 80055ae:	2301      	movs	r3, #1
 80055b0:	4809      	ldr	r0, [pc, #36]	@ (80055d8 <readReg+0x50>)
 80055b2:	f7fd feb3 	bl	800331c <HAL_I2C_Mem_Read>
 80055b6:	4603      	mov	r3, r0
 80055b8:	461a      	mov	r2, r3
 80055ba:	4b08      	ldr	r3, [pc, #32]	@ (80055dc <readReg+0x54>)
 80055bc:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 80055be:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <readReg+0x4c>)
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	73fb      	strb	r3, [r7, #15]

  return value;
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	20000009 	.word	0x20000009
 80055d4:	200007a8 	.word	0x200007a8
 80055d8:	20000754 	.word	0x20000754
 80055dc:	2000080c 	.word	0x2000080c

080055e0 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af04      	add	r7, sp, #16
 80055e6:	4603      	mov	r3, r0
 80055e8:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80055ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005628 <readReg16Bit+0x48>)
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	4619      	mov	r1, r3
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	2364      	movs	r3, #100	@ 0x64
 80055fc:	9302      	str	r3, [sp, #8]
 80055fe:	2302      	movs	r3, #2
 8005600:	9301      	str	r3, [sp, #4]
 8005602:	4b0a      	ldr	r3, [pc, #40]	@ (800562c <readReg16Bit+0x4c>)
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	2301      	movs	r3, #1
 8005608:	4809      	ldr	r0, [pc, #36]	@ (8005630 <readReg16Bit+0x50>)
 800560a:	f7fd fe87 	bl	800331c <HAL_I2C_Mem_Read>
 800560e:	4603      	mov	r3, r0
 8005610:	461a      	mov	r2, r3
 8005612:	4b08      	ldr	r3, [pc, #32]	@ (8005634 <readReg16Bit+0x54>)
 8005614:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8005616:	4b05      	ldr	r3, [pc, #20]	@ (800562c <readReg16Bit+0x4c>)
 8005618:	881b      	ldrh	r3, [r3, #0]
 800561a:	81fb      	strh	r3, [r7, #14]

  return value;
 800561c:	89fb      	ldrh	r3, [r7, #14]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20000009 	.word	0x20000009
 800562c:	200007a8 	.word	0x200007a8
 8005630:	20000754 	.word	0x20000754
 8005634:	2000080c 	.word	0x2000080c

08005638 <readRegWithHandle>:

  return value;
}

// Read an 8-bit register with explicit I2C handle
uint8_t readRegWithHandle(I2C_HandleTypeDef *hi2c, uint8_t addr, uint8_t reg) {
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af04      	add	r7, sp, #16
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	460b      	mov	r3, r1
 8005642:	70fb      	strb	r3, [r7, #3]
 8005644:	4613      	mov	r3, r2
 8005646:	70bb      	strb	r3, [r7, #2]
    uint8_t value;
    HAL_I2C_Mem_Read(hi2c, addr | I2C_READ, reg, 1, &value, 1, I2C_TIMEOUT);
 8005648:	78fb      	ldrb	r3, [r7, #3]
 800564a:	f043 0301 	orr.w	r3, r3, #1
 800564e:	b2db      	uxtb	r3, r3
 8005650:	4619      	mov	r1, r3
 8005652:	78bb      	ldrb	r3, [r7, #2]
 8005654:	b29a      	uxth	r2, r3
 8005656:	2364      	movs	r3, #100	@ 0x64
 8005658:	9302      	str	r3, [sp, #8]
 800565a:	2301      	movs	r3, #1
 800565c:	9301      	str	r3, [sp, #4]
 800565e:	f107 030f 	add.w	r3, r7, #15
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	2301      	movs	r3, #1
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7fd fe58 	bl	800331c <HAL_I2C_Mem_Read>
    return value;
 800566c:	7bfb      	ldrb	r3, [r7, #15]
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
	...

08005678 <writeMulti>:
// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af04      	add	r7, sp, #16
 800567e:	4603      	mov	r3, r0
 8005680:	6039      	str	r1, [r7, #0]
 8005682:	71fb      	strb	r3, [r7, #7]
 8005684:	4613      	mov	r3, r2
 8005686:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	461a      	mov	r2, r3
 800568e:	4b0d      	ldr	r3, [pc, #52]	@ (80056c4 <writeMulti+0x4c>)
 8005690:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8005692:	4b0d      	ldr	r3, [pc, #52]	@ (80056c8 <writeMulti+0x50>)
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	4618      	mov	r0, r3
 8005698:	79fb      	ldrb	r3, [r7, #7]
 800569a:	b29a      	uxth	r2, r3
 800569c:	79bb      	ldrb	r3, [r7, #6]
 800569e:	b29b      	uxth	r3, r3
 80056a0:	2164      	movs	r1, #100	@ 0x64
 80056a2:	9102      	str	r1, [sp, #8]
 80056a4:	9301      	str	r3, [sp, #4]
 80056a6:	4b07      	ldr	r3, [pc, #28]	@ (80056c4 <writeMulti+0x4c>)
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	2301      	movs	r3, #1
 80056ac:	4601      	mov	r1, r0
 80056ae:	4807      	ldr	r0, [pc, #28]	@ (80056cc <writeMulti+0x54>)
 80056b0:	f7fd fd3a 	bl	8003128 <HAL_I2C_Mem_Write>
 80056b4:	4603      	mov	r3, r0
 80056b6:	461a      	mov	r2, r3
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <writeMulti+0x58>)
 80056ba:	701a      	strb	r2, [r3, #0]
}
 80056bc:	bf00      	nop
 80056be:	3708      	adds	r7, #8
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	200007a8 	.word	0x200007a8
 80056c8:	20000009 	.word	0x20000009
 80056cc:	20000754 	.word	0x20000754
 80056d0:	2000080c 	.word	0x2000080c

080056d4 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af04      	add	r7, sp, #16
 80056da:	4603      	mov	r3, r0
 80056dc:	6039      	str	r1, [r7, #0]
 80056de:	71fb      	strb	r3, [r7, #7]
 80056e0:	4613      	mov	r3, r2
 80056e2:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 80056e4:	4b0d      	ldr	r3, [pc, #52]	@ (800571c <readMulti+0x48>)
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	f043 0301 	orr.w	r3, r3, #1
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	4618      	mov	r0, r3
 80056f0:	79fb      	ldrb	r3, [r7, #7]
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	79bb      	ldrb	r3, [r7, #6]
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2164      	movs	r1, #100	@ 0x64
 80056fa:	9102      	str	r1, [sp, #8]
 80056fc:	9301      	str	r3, [sp, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	2301      	movs	r3, #1
 8005704:	4601      	mov	r1, r0
 8005706:	4806      	ldr	r0, [pc, #24]	@ (8005720 <readMulti+0x4c>)
 8005708:	f7fd fe08 	bl	800331c <HAL_I2C_Mem_Read>
 800570c:	4603      	mov	r3, r0
 800570e:	461a      	mov	r2, r3
 8005710:	4b04      	ldr	r3, [pc, #16]	@ (8005724 <readMulti+0x50>)
 8005712:	701a      	strb	r2, [r3, #0]
}
 8005714:	bf00      	nop
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	20000009 	.word	0x20000009
 8005720:	20000754 	.word	0x20000754
 8005724:	2000080c 	.word	0x2000080c

08005728 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
boolx initVL53L0X(boolx io_2v8, I2C_HandleTypeDef *handler){
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	6039      	str	r1, [r7, #0]
 8005732:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8005734:	2254      	movs	r2, #84	@ 0x54
 8005736:	6839      	ldr	r1, [r7, #0]
 8005738:	4854      	ldr	r0, [pc, #336]	@ (800588c <initVL53L0X+0x164>)
 800573a:	f001 fe68 	bl	800740e <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 800573e:	4b54      	ldr	r3, [pc, #336]	@ (8005890 <initVL53L0X+0x168>)
 8005740:	2200      	movs	r2, #0
 8005742:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8005744:	4b52      	ldr	r3, [pc, #328]	@ (8005890 <initVL53L0X+0x168>)
 8005746:	2200      	movs	r2, #0
 8005748:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 800574a:	4b51      	ldr	r3, [pc, #324]	@ (8005890 <initVL53L0X+0x168>)
 800574c:	2200      	movs	r2, #0
 800574e:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8005750:	4b4f      	ldr	r3, [pc, #316]	@ (8005890 <initVL53L0X+0x168>)
 8005752:	2200      	movs	r2, #0
 8005754:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8005756:	79fb      	ldrb	r3, [r7, #7]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 800575c:	2089      	movs	r0, #137	@ 0x89
 800575e:	f7ff ff13 	bl	8005588 <readReg>
 8005762:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8005764:	f043 0301 	orr.w	r3, r3, #1
 8005768:	b2db      	uxtb	r3, r3
 800576a:	4619      	mov	r1, r3
 800576c:	2089      	movs	r0, #137	@ 0x89
 800576e:	f7ff fe95 	bl	800549c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8005772:	2100      	movs	r1, #0
 8005774:	2088      	movs	r0, #136	@ 0x88
 8005776:	f7ff fe91 	bl	800549c <writeReg>

  writeReg(0x80, 0x01);
 800577a:	2101      	movs	r1, #1
 800577c:	2080      	movs	r0, #128	@ 0x80
 800577e:	f7ff fe8d 	bl	800549c <writeReg>
  writeReg(0xFF, 0x01);
 8005782:	2101      	movs	r1, #1
 8005784:	20ff      	movs	r0, #255	@ 0xff
 8005786:	f7ff fe89 	bl	800549c <writeReg>
  writeReg(0x00, 0x00);
 800578a:	2100      	movs	r1, #0
 800578c:	2000      	movs	r0, #0
 800578e:	f7ff fe85 	bl	800549c <writeReg>
  g_stopVariable = readReg(0x91);
 8005792:	2091      	movs	r0, #145	@ 0x91
 8005794:	f7ff fef8 	bl	8005588 <readReg>
 8005798:	4603      	mov	r3, r0
 800579a:	461a      	mov	r2, r3
 800579c:	4b3d      	ldr	r3, [pc, #244]	@ (8005894 <initVL53L0X+0x16c>)
 800579e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 80057a0:	2101      	movs	r1, #1
 80057a2:	2000      	movs	r0, #0
 80057a4:	f7ff fe7a 	bl	800549c <writeReg>
  writeReg(0xFF, 0x00);
 80057a8:	2100      	movs	r1, #0
 80057aa:	20ff      	movs	r0, #255	@ 0xff
 80057ac:	f7ff fe76 	bl	800549c <writeReg>
  writeReg(0x80, 0x00);
 80057b0:	2100      	movs	r1, #0
 80057b2:	2080      	movs	r0, #128	@ 0x80
 80057b4:	f7ff fe72 	bl	800549c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 80057b8:	2060      	movs	r0, #96	@ 0x60
 80057ba:	f7ff fee5 	bl	8005588 <readReg>
 80057be:	4603      	mov	r3, r0
 80057c0:	f043 0312 	orr.w	r3, r3, #18
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	4619      	mov	r1, r3
 80057c8:	2060      	movs	r0, #96	@ 0x60
 80057ca:	f7ff fe67 	bl	800549c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 80057ce:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 80057d2:	f000 fa09 	bl	8005be8 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 80057d6:	21ff      	movs	r1, #255	@ 0xff
 80057d8:	2001      	movs	r0, #1
 80057da:	f7ff fe5f 	bl	800549c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  boolx spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 80057de:	f107 0213 	add.w	r2, r7, #19
 80057e2:	f107 0314 	add.w	r3, r7, #20
 80057e6:	4611      	mov	r1, r2
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 fd87 	bl	80062fc <getSpadInfo>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <initVL53L0X+0xd0>
 80057f4:	2300      	movs	r3, #0
 80057f6:	e1ee      	b.n	8005bd6 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80057f8:	f107 030c 	add.w	r3, r7, #12
 80057fc:	2206      	movs	r2, #6
 80057fe:	4619      	mov	r1, r3
 8005800:	20b0      	movs	r0, #176	@ 0xb0
 8005802:	f7ff ff67 	bl	80056d4 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8005806:	2101      	movs	r1, #1
 8005808:	20ff      	movs	r0, #255	@ 0xff
 800580a:	f7ff fe47 	bl	800549c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800580e:	2100      	movs	r1, #0
 8005810:	204f      	movs	r0, #79	@ 0x4f
 8005812:	f7ff fe43 	bl	800549c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8005816:	212c      	movs	r1, #44	@ 0x2c
 8005818:	204e      	movs	r0, #78	@ 0x4e
 800581a:	f7ff fe3f 	bl	800549c <writeReg>
  writeReg(0xFF, 0x00);
 800581e:	2100      	movs	r1, #0
 8005820:	20ff      	movs	r0, #255	@ 0xff
 8005822:	f7ff fe3b 	bl	800549c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8005826:	21b4      	movs	r1, #180	@ 0xb4
 8005828:	20b6      	movs	r0, #182	@ 0xb6
 800582a:	f7ff fe37 	bl	800549c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 800582e:	7cfb      	ldrb	r3, [r7, #19]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <initVL53L0X+0x110>
 8005834:	230c      	movs	r3, #12
 8005836:	e000      	b.n	800583a <initVL53L0X+0x112>
 8005838:	2300      	movs	r3, #0
 800583a:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 800583c:	2300      	movs	r3, #0
 800583e:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8005840:	2300      	movs	r3, #0
 8005842:	75bb      	strb	r3, [r7, #22]
 8005844:	e03f      	b.n	80058c6 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8005846:	7dba      	ldrb	r2, [r7, #22]
 8005848:	7d7b      	ldrb	r3, [r7, #21]
 800584a:	429a      	cmp	r2, r3
 800584c:	d303      	bcc.n	8005856 <initVL53L0X+0x12e>
 800584e:	7d3b      	ldrb	r3, [r7, #20]
 8005850:	7dfa      	ldrb	r2, [r7, #23]
 8005852:	429a      	cmp	r2, r3
 8005854:	d120      	bne.n	8005898 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8005856:	7dbb      	ldrb	r3, [r7, #22]
 8005858:	08db      	lsrs	r3, r3, #3
 800585a:	b2d8      	uxtb	r0, r3
 800585c:	4603      	mov	r3, r0
 800585e:	3318      	adds	r3, #24
 8005860:	443b      	add	r3, r7
 8005862:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8005866:	b25a      	sxtb	r2, r3
 8005868:	7dbb      	ldrb	r3, [r7, #22]
 800586a:	f003 0307 	and.w	r3, r3, #7
 800586e:	2101      	movs	r1, #1
 8005870:	fa01 f303 	lsl.w	r3, r1, r3
 8005874:	b25b      	sxtb	r3, r3
 8005876:	43db      	mvns	r3, r3
 8005878:	b25b      	sxtb	r3, r3
 800587a:	4013      	ands	r3, r2
 800587c:	b25a      	sxtb	r2, r3
 800587e:	4603      	mov	r3, r0
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	3318      	adds	r3, #24
 8005884:	443b      	add	r3, r7
 8005886:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800588a:	e019      	b.n	80058c0 <initVL53L0X+0x198>
 800588c:	20000754 	.word	0x20000754
 8005890:	200007a8 	.word	0x200007a8
 8005894:	2000074e 	.word	0x2000074e
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8005898:	7dbb      	ldrb	r3, [r7, #22]
 800589a:	08db      	lsrs	r3, r3, #3
 800589c:	b2db      	uxtb	r3, r3
 800589e:	3318      	adds	r3, #24
 80058a0:	443b      	add	r3, r7
 80058a2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80058a6:	461a      	mov	r2, r3
 80058a8:	7dbb      	ldrb	r3, [r7, #22]
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	fa42 f303 	asr.w	r3, r2, r3
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d002      	beq.n	80058c0 <initVL53L0X+0x198>
    {
      spads_enabled++;
 80058ba:	7dfb      	ldrb	r3, [r7, #23]
 80058bc:	3301      	adds	r3, #1
 80058be:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 80058c0:	7dbb      	ldrb	r3, [r7, #22]
 80058c2:	3301      	adds	r3, #1
 80058c4:	75bb      	strb	r3, [r7, #22]
 80058c6:	7dbb      	ldrb	r3, [r7, #22]
 80058c8:	2b2f      	cmp	r3, #47	@ 0x2f
 80058ca:	d9bc      	bls.n	8005846 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 80058cc:	f107 030c 	add.w	r3, r7, #12
 80058d0:	2206      	movs	r2, #6
 80058d2:	4619      	mov	r1, r3
 80058d4:	20b0      	movs	r0, #176	@ 0xb0
 80058d6:	f7ff fecf 	bl	8005678 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 80058da:	2101      	movs	r1, #1
 80058dc:	20ff      	movs	r0, #255	@ 0xff
 80058de:	f7ff fddd 	bl	800549c <writeReg>
  writeReg(0x00, 0x00);
 80058e2:	2100      	movs	r1, #0
 80058e4:	2000      	movs	r0, #0
 80058e6:	f7ff fdd9 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 80058ea:	2100      	movs	r1, #0
 80058ec:	20ff      	movs	r0, #255	@ 0xff
 80058ee:	f7ff fdd5 	bl	800549c <writeReg>
  writeReg(0x09, 0x00);
 80058f2:	2100      	movs	r1, #0
 80058f4:	2009      	movs	r0, #9
 80058f6:	f7ff fdd1 	bl	800549c <writeReg>
  writeReg(0x10, 0x00);
 80058fa:	2100      	movs	r1, #0
 80058fc:	2010      	movs	r0, #16
 80058fe:	f7ff fdcd 	bl	800549c <writeReg>
  writeReg(0x11, 0x00);
 8005902:	2100      	movs	r1, #0
 8005904:	2011      	movs	r0, #17
 8005906:	f7ff fdc9 	bl	800549c <writeReg>

  writeReg(0x24, 0x01);
 800590a:	2101      	movs	r1, #1
 800590c:	2024      	movs	r0, #36	@ 0x24
 800590e:	f7ff fdc5 	bl	800549c <writeReg>
  writeReg(0x25, 0xFF);
 8005912:	21ff      	movs	r1, #255	@ 0xff
 8005914:	2025      	movs	r0, #37	@ 0x25
 8005916:	f7ff fdc1 	bl	800549c <writeReg>
  writeReg(0x75, 0x00);
 800591a:	2100      	movs	r1, #0
 800591c:	2075      	movs	r0, #117	@ 0x75
 800591e:	f7ff fdbd 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 8005922:	2101      	movs	r1, #1
 8005924:	20ff      	movs	r0, #255	@ 0xff
 8005926:	f7ff fdb9 	bl	800549c <writeReg>
  writeReg(0x4E, 0x2C);
 800592a:	212c      	movs	r1, #44	@ 0x2c
 800592c:	204e      	movs	r0, #78	@ 0x4e
 800592e:	f7ff fdb5 	bl	800549c <writeReg>
  writeReg(0x48, 0x00);
 8005932:	2100      	movs	r1, #0
 8005934:	2048      	movs	r0, #72	@ 0x48
 8005936:	f7ff fdb1 	bl	800549c <writeReg>
  writeReg(0x30, 0x20);
 800593a:	2120      	movs	r1, #32
 800593c:	2030      	movs	r0, #48	@ 0x30
 800593e:	f7ff fdad 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8005942:	2100      	movs	r1, #0
 8005944:	20ff      	movs	r0, #255	@ 0xff
 8005946:	f7ff fda9 	bl	800549c <writeReg>
  writeReg(0x30, 0x09);
 800594a:	2109      	movs	r1, #9
 800594c:	2030      	movs	r0, #48	@ 0x30
 800594e:	f7ff fda5 	bl	800549c <writeReg>
  writeReg(0x54, 0x00);
 8005952:	2100      	movs	r1, #0
 8005954:	2054      	movs	r0, #84	@ 0x54
 8005956:	f7ff fda1 	bl	800549c <writeReg>
  writeReg(0x31, 0x04);
 800595a:	2104      	movs	r1, #4
 800595c:	2031      	movs	r0, #49	@ 0x31
 800595e:	f7ff fd9d 	bl	800549c <writeReg>
  writeReg(0x32, 0x03);
 8005962:	2103      	movs	r1, #3
 8005964:	2032      	movs	r0, #50	@ 0x32
 8005966:	f7ff fd99 	bl	800549c <writeReg>
  writeReg(0x40, 0x83);
 800596a:	2183      	movs	r1, #131	@ 0x83
 800596c:	2040      	movs	r0, #64	@ 0x40
 800596e:	f7ff fd95 	bl	800549c <writeReg>
  writeReg(0x46, 0x25);
 8005972:	2125      	movs	r1, #37	@ 0x25
 8005974:	2046      	movs	r0, #70	@ 0x46
 8005976:	f7ff fd91 	bl	800549c <writeReg>
  writeReg(0x60, 0x00);
 800597a:	2100      	movs	r1, #0
 800597c:	2060      	movs	r0, #96	@ 0x60
 800597e:	f7ff fd8d 	bl	800549c <writeReg>
  writeReg(0x27, 0x00);
 8005982:	2100      	movs	r1, #0
 8005984:	2027      	movs	r0, #39	@ 0x27
 8005986:	f7ff fd89 	bl	800549c <writeReg>
  writeReg(0x50, 0x06);
 800598a:	2106      	movs	r1, #6
 800598c:	2050      	movs	r0, #80	@ 0x50
 800598e:	f7ff fd85 	bl	800549c <writeReg>
  writeReg(0x51, 0x00);
 8005992:	2100      	movs	r1, #0
 8005994:	2051      	movs	r0, #81	@ 0x51
 8005996:	f7ff fd81 	bl	800549c <writeReg>
  writeReg(0x52, 0x96);
 800599a:	2196      	movs	r1, #150	@ 0x96
 800599c:	2052      	movs	r0, #82	@ 0x52
 800599e:	f7ff fd7d 	bl	800549c <writeReg>
  writeReg(0x56, 0x08);
 80059a2:	2108      	movs	r1, #8
 80059a4:	2056      	movs	r0, #86	@ 0x56
 80059a6:	f7ff fd79 	bl	800549c <writeReg>
  writeReg(0x57, 0x30);
 80059aa:	2130      	movs	r1, #48	@ 0x30
 80059ac:	2057      	movs	r0, #87	@ 0x57
 80059ae:	f7ff fd75 	bl	800549c <writeReg>
  writeReg(0x61, 0x00);
 80059b2:	2100      	movs	r1, #0
 80059b4:	2061      	movs	r0, #97	@ 0x61
 80059b6:	f7ff fd71 	bl	800549c <writeReg>
  writeReg(0x62, 0x00);
 80059ba:	2100      	movs	r1, #0
 80059bc:	2062      	movs	r0, #98	@ 0x62
 80059be:	f7ff fd6d 	bl	800549c <writeReg>
  writeReg(0x64, 0x00);
 80059c2:	2100      	movs	r1, #0
 80059c4:	2064      	movs	r0, #100	@ 0x64
 80059c6:	f7ff fd69 	bl	800549c <writeReg>
  writeReg(0x65, 0x00);
 80059ca:	2100      	movs	r1, #0
 80059cc:	2065      	movs	r0, #101	@ 0x65
 80059ce:	f7ff fd65 	bl	800549c <writeReg>
  writeReg(0x66, 0xA0);
 80059d2:	21a0      	movs	r1, #160	@ 0xa0
 80059d4:	2066      	movs	r0, #102	@ 0x66
 80059d6:	f7ff fd61 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 80059da:	2101      	movs	r1, #1
 80059dc:	20ff      	movs	r0, #255	@ 0xff
 80059de:	f7ff fd5d 	bl	800549c <writeReg>
  writeReg(0x22, 0x32);
 80059e2:	2132      	movs	r1, #50	@ 0x32
 80059e4:	2022      	movs	r0, #34	@ 0x22
 80059e6:	f7ff fd59 	bl	800549c <writeReg>
  writeReg(0x47, 0x14);
 80059ea:	2114      	movs	r1, #20
 80059ec:	2047      	movs	r0, #71	@ 0x47
 80059ee:	f7ff fd55 	bl	800549c <writeReg>
  writeReg(0x49, 0xFF);
 80059f2:	21ff      	movs	r1, #255	@ 0xff
 80059f4:	2049      	movs	r0, #73	@ 0x49
 80059f6:	f7ff fd51 	bl	800549c <writeReg>
  writeReg(0x4A, 0x00);
 80059fa:	2100      	movs	r1, #0
 80059fc:	204a      	movs	r0, #74	@ 0x4a
 80059fe:	f7ff fd4d 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8005a02:	2100      	movs	r1, #0
 8005a04:	20ff      	movs	r0, #255	@ 0xff
 8005a06:	f7ff fd49 	bl	800549c <writeReg>
  writeReg(0x7A, 0x0A);
 8005a0a:	210a      	movs	r1, #10
 8005a0c:	207a      	movs	r0, #122	@ 0x7a
 8005a0e:	f7ff fd45 	bl	800549c <writeReg>
  writeReg(0x7B, 0x00);
 8005a12:	2100      	movs	r1, #0
 8005a14:	207b      	movs	r0, #123	@ 0x7b
 8005a16:	f7ff fd41 	bl	800549c <writeReg>
  writeReg(0x78, 0x21);
 8005a1a:	2121      	movs	r1, #33	@ 0x21
 8005a1c:	2078      	movs	r0, #120	@ 0x78
 8005a1e:	f7ff fd3d 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 8005a22:	2101      	movs	r1, #1
 8005a24:	20ff      	movs	r0, #255	@ 0xff
 8005a26:	f7ff fd39 	bl	800549c <writeReg>
  writeReg(0x23, 0x34);
 8005a2a:	2134      	movs	r1, #52	@ 0x34
 8005a2c:	2023      	movs	r0, #35	@ 0x23
 8005a2e:	f7ff fd35 	bl	800549c <writeReg>
  writeReg(0x42, 0x00);
 8005a32:	2100      	movs	r1, #0
 8005a34:	2042      	movs	r0, #66	@ 0x42
 8005a36:	f7ff fd31 	bl	800549c <writeReg>
  writeReg(0x44, 0xFF);
 8005a3a:	21ff      	movs	r1, #255	@ 0xff
 8005a3c:	2044      	movs	r0, #68	@ 0x44
 8005a3e:	f7ff fd2d 	bl	800549c <writeReg>
  writeReg(0x45, 0x26);
 8005a42:	2126      	movs	r1, #38	@ 0x26
 8005a44:	2045      	movs	r0, #69	@ 0x45
 8005a46:	f7ff fd29 	bl	800549c <writeReg>
  writeReg(0x46, 0x05);
 8005a4a:	2105      	movs	r1, #5
 8005a4c:	2046      	movs	r0, #70	@ 0x46
 8005a4e:	f7ff fd25 	bl	800549c <writeReg>
  writeReg(0x40, 0x40);
 8005a52:	2140      	movs	r1, #64	@ 0x40
 8005a54:	2040      	movs	r0, #64	@ 0x40
 8005a56:	f7ff fd21 	bl	800549c <writeReg>
  writeReg(0x0E, 0x06);
 8005a5a:	2106      	movs	r1, #6
 8005a5c:	200e      	movs	r0, #14
 8005a5e:	f7ff fd1d 	bl	800549c <writeReg>
  writeReg(0x20, 0x1A);
 8005a62:	211a      	movs	r1, #26
 8005a64:	2020      	movs	r0, #32
 8005a66:	f7ff fd19 	bl	800549c <writeReg>
  writeReg(0x43, 0x40);
 8005a6a:	2140      	movs	r1, #64	@ 0x40
 8005a6c:	2043      	movs	r0, #67	@ 0x43
 8005a6e:	f7ff fd15 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8005a72:	2100      	movs	r1, #0
 8005a74:	20ff      	movs	r0, #255	@ 0xff
 8005a76:	f7ff fd11 	bl	800549c <writeReg>
  writeReg(0x34, 0x03);
 8005a7a:	2103      	movs	r1, #3
 8005a7c:	2034      	movs	r0, #52	@ 0x34
 8005a7e:	f7ff fd0d 	bl	800549c <writeReg>
  writeReg(0x35, 0x44);
 8005a82:	2144      	movs	r1, #68	@ 0x44
 8005a84:	2035      	movs	r0, #53	@ 0x35
 8005a86:	f7ff fd09 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	20ff      	movs	r0, #255	@ 0xff
 8005a8e:	f7ff fd05 	bl	800549c <writeReg>
  writeReg(0x31, 0x04);
 8005a92:	2104      	movs	r1, #4
 8005a94:	2031      	movs	r0, #49	@ 0x31
 8005a96:	f7ff fd01 	bl	800549c <writeReg>
  writeReg(0x4B, 0x09);
 8005a9a:	2109      	movs	r1, #9
 8005a9c:	204b      	movs	r0, #75	@ 0x4b
 8005a9e:	f7ff fcfd 	bl	800549c <writeReg>
  writeReg(0x4C, 0x05);
 8005aa2:	2105      	movs	r1, #5
 8005aa4:	204c      	movs	r0, #76	@ 0x4c
 8005aa6:	f7ff fcf9 	bl	800549c <writeReg>
  writeReg(0x4D, 0x04);
 8005aaa:	2104      	movs	r1, #4
 8005aac:	204d      	movs	r0, #77	@ 0x4d
 8005aae:	f7ff fcf5 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	20ff      	movs	r0, #255	@ 0xff
 8005ab6:	f7ff fcf1 	bl	800549c <writeReg>
  writeReg(0x44, 0x00);
 8005aba:	2100      	movs	r1, #0
 8005abc:	2044      	movs	r0, #68	@ 0x44
 8005abe:	f7ff fced 	bl	800549c <writeReg>
  writeReg(0x45, 0x20);
 8005ac2:	2120      	movs	r1, #32
 8005ac4:	2045      	movs	r0, #69	@ 0x45
 8005ac6:	f7ff fce9 	bl	800549c <writeReg>
  writeReg(0x47, 0x08);
 8005aca:	2108      	movs	r1, #8
 8005acc:	2047      	movs	r0, #71	@ 0x47
 8005ace:	f7ff fce5 	bl	800549c <writeReg>
  writeReg(0x48, 0x28);
 8005ad2:	2128      	movs	r1, #40	@ 0x28
 8005ad4:	2048      	movs	r0, #72	@ 0x48
 8005ad6:	f7ff fce1 	bl	800549c <writeReg>
  writeReg(0x67, 0x00);
 8005ada:	2100      	movs	r1, #0
 8005adc:	2067      	movs	r0, #103	@ 0x67
 8005ade:	f7ff fcdd 	bl	800549c <writeReg>
  writeReg(0x70, 0x04);
 8005ae2:	2104      	movs	r1, #4
 8005ae4:	2070      	movs	r0, #112	@ 0x70
 8005ae6:	f7ff fcd9 	bl	800549c <writeReg>
  writeReg(0x71, 0x01);
 8005aea:	2101      	movs	r1, #1
 8005aec:	2071      	movs	r0, #113	@ 0x71
 8005aee:	f7ff fcd5 	bl	800549c <writeReg>
  writeReg(0x72, 0xFE);
 8005af2:	21fe      	movs	r1, #254	@ 0xfe
 8005af4:	2072      	movs	r0, #114	@ 0x72
 8005af6:	f7ff fcd1 	bl	800549c <writeReg>
  writeReg(0x76, 0x00);
 8005afa:	2100      	movs	r1, #0
 8005afc:	2076      	movs	r0, #118	@ 0x76
 8005afe:	f7ff fccd 	bl	800549c <writeReg>
  writeReg(0x77, 0x00);
 8005b02:	2100      	movs	r1, #0
 8005b04:	2077      	movs	r0, #119	@ 0x77
 8005b06:	f7ff fcc9 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	20ff      	movs	r0, #255	@ 0xff
 8005b0e:	f7ff fcc5 	bl	800549c <writeReg>
  writeReg(0x0D, 0x01);
 8005b12:	2101      	movs	r1, #1
 8005b14:	200d      	movs	r0, #13
 8005b16:	f7ff fcc1 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	20ff      	movs	r0, #255	@ 0xff
 8005b1e:	f7ff fcbd 	bl	800549c <writeReg>
  writeReg(0x80, 0x01);
 8005b22:	2101      	movs	r1, #1
 8005b24:	2080      	movs	r0, #128	@ 0x80
 8005b26:	f7ff fcb9 	bl	800549c <writeReg>
  writeReg(0x01, 0xF8);
 8005b2a:	21f8      	movs	r1, #248	@ 0xf8
 8005b2c:	2001      	movs	r0, #1
 8005b2e:	f7ff fcb5 	bl	800549c <writeReg>

  writeReg(0xFF, 0x01);
 8005b32:	2101      	movs	r1, #1
 8005b34:	20ff      	movs	r0, #255	@ 0xff
 8005b36:	f7ff fcb1 	bl	800549c <writeReg>
  writeReg(0x8E, 0x01);
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	208e      	movs	r0, #142	@ 0x8e
 8005b3e:	f7ff fcad 	bl	800549c <writeReg>
  writeReg(0x00, 0x01);
 8005b42:	2101      	movs	r1, #1
 8005b44:	2000      	movs	r0, #0
 8005b46:	f7ff fca9 	bl	800549c <writeReg>
  writeReg(0xFF, 0x00);
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	20ff      	movs	r0, #255	@ 0xff
 8005b4e:	f7ff fca5 	bl	800549c <writeReg>
  writeReg(0x80, 0x00);
 8005b52:	2100      	movs	r1, #0
 8005b54:	2080      	movs	r0, #128	@ 0x80
 8005b56:	f7ff fca1 	bl	800549c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8005b5a:	2104      	movs	r1, #4
 8005b5c:	200a      	movs	r0, #10
 8005b5e:	f7ff fc9d 	bl	800549c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8005b62:	2084      	movs	r0, #132	@ 0x84
 8005b64:	f7ff fd10 	bl	8005588 <readReg>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	f023 0310 	bic.w	r3, r3, #16
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	4619      	mov	r1, r3
 8005b72:	2084      	movs	r0, #132	@ 0x84
 8005b74:	f7ff fc92 	bl	800549c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8005b78:	2101      	movs	r1, #1
 8005b7a:	200b      	movs	r0, #11
 8005b7c:	f7ff fc8e 	bl	800549c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8005b80:	f000 f900 	bl	8005d84 <getMeasurementTimingBudget>
 8005b84:	4603      	mov	r3, r0
 8005b86:	4a16      	ldr	r2, [pc, #88]	@ (8005be0 <initVL53L0X+0x4b8>)
 8005b88:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8005b8a:	21e8      	movs	r1, #232	@ 0xe8
 8005b8c:	2001      	movs	r0, #1
 8005b8e:	f7ff fc85 	bl	800549c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8005b92:	4b13      	ldr	r3, [pc, #76]	@ (8005be0 <initVL53L0X+0x4b8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f000 f85c 	bl	8005c54 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	2001      	movs	r0, #1
 8005ba0:	f7ff fc7c 	bl	800549c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8005ba4:	2040      	movs	r0, #64	@ 0x40
 8005ba6:	f000 fd61 	bl	800666c <performSingleRefCalibration>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <initVL53L0X+0x48c>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	e010      	b.n	8005bd6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005bb4:	2102      	movs	r1, #2
 8005bb6:	2001      	movs	r0, #1
 8005bb8:	f7ff fc70 	bl	800549c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	f000 fd55 	bl	800666c <performSingleRefCalibration>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <initVL53L0X+0x4a4>
 8005bc8:	2300      	movs	r3, #0
 8005bca:	e004      	b.n	8005bd6 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8005bcc:	21e8      	movs	r1, #232	@ 0xe8
 8005bce:	2001      	movs	r0, #1
 8005bd0:	f7ff fc64 	bl	800549c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8005bd4:	2301      	movs	r3, #1
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20000750 	.word	0x20000750
 8005be4:	00000000 	.word	0x00000000

08005be8 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
boolx setSignalRateLimit(float limit_Mcps)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b082      	sub	sp, #8
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8005bf2:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bf6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bfe:	d40a      	bmi.n	8005c16 <setSignalRateLimit+0x2e>
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7fa fca1 	bl	8000548 <__aeabi_f2d>
 8005c06:	a311      	add	r3, pc, #68	@ (adr r3, 8005c4c <setSignalRateLimit+0x64>)
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	f7fa ff84 	bl	8000b18 <__aeabi_dcmpgt>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <setSignalRateLimit+0x32>
 8005c16:	2300      	movs	r3, #0
 8005c18:	e00f      	b.n	8005c3a <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8005c1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8005c1e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8005c48 <setSignalRateLimit+0x60>
 8005c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c2a:	ee17 3a90 	vmov	r3, s15
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	4619      	mov	r1, r3
 8005c32:	2044      	movs	r0, #68	@ 0x44
 8005c34:	f7ff fc5c 	bl	80054f0 <writeReg16Bit>
  return true;
 8005c38:	2301      	movs	r3, #1
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	f3af 8000 	nop.w
 8005c48:	43000000 	.word	0x43000000
 8005c4c:	0a3d70a4 	.word	0x0a3d70a4
 8005c50:	407fffd7 	.word	0x407fffd7

08005c54 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
boolx setMeasurementTimingBudget(uint32_t budget_us)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b092      	sub	sp, #72	@ 0x48
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 8005c5c:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8005c60:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 8005c64:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8005c68:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 8005c6a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8005c6e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 8005c70:	f240 234e 	movw	r3, #590	@ 0x24e
 8005c74:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 8005c76:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8005c7a:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 8005c7c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8005c80:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 8005c82:	f240 2326 	movw	r3, #550	@ 0x226
 8005c86:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 8005c88:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8005c8c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d201      	bcs.n	8005c9a <setMeasurementTimingBudget+0x46>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e06e      	b.n	8005d78 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 8005c9a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8005c9e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005ca0:	4413      	add	r3, r2
 8005ca2:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 8005ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fbbb 	bl	8006424 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8005cae:	f107 020c 	add.w	r2, r7, #12
 8005cb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 fbe5 	bl	8006488 <getSequenceStepTimeouts>

  if (enables.tcc)
 8005cbe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d005      	beq.n	8005cd2 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005cca:	4413      	add	r3, r2
 8005ccc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cce:	4413      	add	r3, r2
 8005cd0:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 8005cd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d007      	beq.n	8005cea <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005cde:	4413      	add	r3, r2
 8005ce0:	005b      	lsls	r3, r3, #1
 8005ce2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ce4:	4413      	add	r3, r2
 8005ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ce8:	e009      	b.n	8005cfe <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8005cea:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d005      	beq.n	8005cfe <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005cf6:	4413      	add	r3, r2
 8005cf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cfa:	4413      	add	r3, r2
 8005cfc:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8005cfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d005      	beq.n	8005d12 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8005d06:	69fa      	ldr	r2, [r7, #28]
 8005d08:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005d0a:	4413      	add	r3, r2
 8005d0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d0e:	4413      	add	r3, r2
 8005d10:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 8005d12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d02d      	beq.n	8005d76 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8005d1a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005d1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d1e:	4413      	add	r3, r2
 8005d20:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8005d22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d901      	bls.n	8005d2e <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	e024      	b.n	8005d78 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 8005d36:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d3e:	f000 fc6f 	bl	8006620 <timeoutMicrosecondsToMclks>
 8005d42:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 8005d44:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 8005d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d005      	beq.n	8005d5c <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 8005d50:	8a7a      	ldrh	r2, [r7, #18]
 8005d52:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005d56:	4413      	add	r3, r2
 8005d58:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8005d5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005d60:	4618      	mov	r0, r3
 8005d62:	f000 fc0a 	bl	800657a <encodeTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	4619      	mov	r1, r3
 8005d6a:	2071      	movs	r0, #113	@ 0x71
 8005d6c:	f7ff fbc0 	bl	80054f0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8005d70:	4a03      	ldr	r2, [pc, #12]	@ (8005d80 <setMeasurementTimingBudget+0x12c>)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6013      	str	r3, [r2, #0]
  }
  return true;
 8005d76:	2301      	movs	r3, #1
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3748      	adds	r7, #72	@ 0x48
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000750 	.word	0x20000750

08005d84 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08c      	sub	sp, #48	@ 0x30
 8005d88:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 8005d8a:	f240 7376 	movw	r3, #1910	@ 0x776
 8005d8e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 8005d90:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8005d94:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 8005d96:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8005d9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 8005d9c:	f240 234e 	movw	r3, #590	@ 0x24e
 8005da0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 8005da2:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8005da6:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8005da8:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8005dac:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8005dae:	f240 2326 	movw	r3, #550	@ 0x226
 8005db2:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8005db4:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005db6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005db8:	4413      	add	r3, r2
 8005dba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8005dbc:	f107 0318 	add.w	r3, r7, #24
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fb2f 	bl	8006424 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8005dc6:	463a      	mov	r2, r7
 8005dc8:	f107 0318 	add.w	r3, r7, #24
 8005dcc:	4611      	mov	r1, r2
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f000 fb5a 	bl	8006488 <getSequenceStepTimeouts>

  if (enables.tcc)
 8005dd4:	7e3b      	ldrb	r3, [r7, #24]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005dde:	4413      	add	r3, r2
 8005de0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005de2:	4413      	add	r3, r2
 8005de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 8005de6:	7ebb      	ldrb	r3, [r7, #26]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d007      	beq.n	8005dfc <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005df0:	4413      	add	r3, r2
 8005df2:	005b      	lsls	r3, r3, #1
 8005df4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df6:	4413      	add	r3, r2
 8005df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005dfa:	e008      	b.n	8005e0e <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8005dfc:	7e7b      	ldrb	r3, [r7, #25]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d005      	beq.n	8005e0e <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e06:	4413      	add	r3, r2
 8005e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e0a:	4413      	add	r3, r2
 8005e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8005e0e:	7efb      	ldrb	r3, [r7, #27]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d005      	beq.n	8005e20 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	8c3b      	ldrh	r3, [r7, #32]
 8005e18:	4413      	add	r3, r2
 8005e1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e1c:	4413      	add	r3, r2
 8005e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8005e20:	7f3b      	ldrb	r3, [r7, #28]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d005      	beq.n	8005e32 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 8005e26:	697a      	ldr	r2, [r7, #20]
 8005e28:	8bfb      	ldrh	r3, [r7, #30]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e2e:	4413      	add	r3, r2
 8005e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 8005e32:	4a04      	ldr	r2, [pc, #16]	@ (8005e44 <getMeasurementTimingBudget+0xc0>)
 8005e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e36:	6013      	str	r3, [r2, #0]
  return budget_us;
 8005e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3730      	adds	r7, #48	@ 0x30
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	20000750 	.word	0x20000750

08005e48 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
boolx setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08c      	sub	sp, #48	@ 0x30
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	4603      	mov	r3, r0
 8005e50:	460a      	mov	r2, r1
 8005e52:	71fb      	strb	r3, [r7, #7]
 8005e54:	4613      	mov	r3, r2
 8005e56:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 8005e58:	79bb      	ldrb	r3, [r7, #6]
 8005e5a:	085b      	lsrs	r3, r3, #1
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	3b01      	subs	r3, #1
 8005e60:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 8005e64:	f107 0320 	add.w	r3, r7, #32
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f000 fadb 	bl	8006424 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8005e6e:	f107 0208 	add.w	r2, r7, #8
 8005e72:	f107 0320 	add.w	r3, r7, #32
 8005e76:	4611      	mov	r1, r2
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 fb05 	bl	8006488 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8005e7e:	79fb      	ldrb	r3, [r7, #7]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d15d      	bne.n	8005f40 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8005e84:	79bb      	ldrb	r3, [r7, #6]
 8005e86:	3b0c      	subs	r3, #12
 8005e88:	2b06      	cmp	r3, #6
 8005e8a:	d825      	bhi.n	8005ed8 <setVcselPulsePeriod+0x90>
 8005e8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e94 <setVcselPulsePeriod+0x4c>)
 8005e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e92:	bf00      	nop
 8005e94:	08005eb1 	.word	0x08005eb1
 8005e98:	08005ed9 	.word	0x08005ed9
 8005e9c:	08005ebb 	.word	0x08005ebb
 8005ea0:	08005ed9 	.word	0x08005ed9
 8005ea4:	08005ec5 	.word	0x08005ec5
 8005ea8:	08005ed9 	.word	0x08005ed9
 8005eac:	08005ecf 	.word	0x08005ecf
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8005eb0:	2118      	movs	r1, #24
 8005eb2:	2057      	movs	r0, #87	@ 0x57
 8005eb4:	f7ff faf2 	bl	800549c <writeReg>
        break;
 8005eb8:	e010      	b.n	8005edc <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8005eba:	2130      	movs	r1, #48	@ 0x30
 8005ebc:	2057      	movs	r0, #87	@ 0x57
 8005ebe:	f7ff faed 	bl	800549c <writeReg>
        break;
 8005ec2:	e00b      	b.n	8005edc <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8005ec4:	2140      	movs	r1, #64	@ 0x40
 8005ec6:	2057      	movs	r0, #87	@ 0x57
 8005ec8:	f7ff fae8 	bl	800549c <writeReg>
        break;
 8005ecc:	e006      	b.n	8005edc <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8005ece:	2150      	movs	r1, #80	@ 0x50
 8005ed0:	2057      	movs	r0, #87	@ 0x57
 8005ed2:	f7ff fae3 	bl	800549c <writeReg>
        break;
 8005ed6:	e001      	b.n	8005edc <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	e0fc      	b.n	80060d6 <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8005edc:	2108      	movs	r1, #8
 8005ede:	2056      	movs	r0, #86	@ 0x56
 8005ee0:	f7ff fadc 	bl	800549c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8005ee4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005ee8:	4619      	mov	r1, r3
 8005eea:	2050      	movs	r0, #80	@ 0x50
 8005eec:	f7ff fad6 	bl	800549c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	79ba      	ldrb	r2, [r7, #6]
 8005ef4:	4611      	mov	r1, r2
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fb92 	bl	8006620 <timeoutMicrosecondsToMclks>
 8005efc:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8005efe:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8005f00:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 fb39 	bl	800657a <encodeTimeout>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	2051      	movs	r0, #81	@ 0x51
 8005f0e:	f7ff faef 	bl	80054f0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	79ba      	ldrb	r2, [r7, #6]
 8005f16:	4611      	mov	r1, r2
 8005f18:	4618      	mov	r0, r3
 8005f1a:	f000 fb81 	bl	8006620 <timeoutMicrosecondsToMclks>
 8005f1e:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8005f20:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8005f22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005f24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f28:	d804      	bhi.n	8005f34 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8005f2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005f2c:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	e000      	b.n	8005f36 <setVcselPulsePeriod+0xee>
 8005f34:	23ff      	movs	r3, #255	@ 0xff
 8005f36:	4619      	mov	r1, r3
 8005f38:	2046      	movs	r0, #70	@ 0x46
 8005f3a:	f7ff faaf 	bl	800549c <writeReg>
 8005f3e:	e0b1      	b.n	80060a4 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8005f40:	79fb      	ldrb	r3, [r7, #7]
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	f040 80ac 	bne.w	80060a0 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 8005f48:	79bb      	ldrb	r3, [r7, #6]
 8005f4a:	3b08      	subs	r3, #8
 8005f4c:	2b06      	cmp	r3, #6
 8005f4e:	f200 8085 	bhi.w	800605c <setVcselPulsePeriod+0x214>
 8005f52:	a201      	add	r2, pc, #4	@ (adr r2, 8005f58 <setVcselPulsePeriod+0x110>)
 8005f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f58:	08005f75 	.word	0x08005f75
 8005f5c:	0800605d 	.word	0x0800605d
 8005f60:	08005faf 	.word	0x08005faf
 8005f64:	0800605d 	.word	0x0800605d
 8005f68:	08005fe9 	.word	0x08005fe9
 8005f6c:	0800605d 	.word	0x0800605d
 8005f70:	08006023 	.word	0x08006023
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8005f74:	2110      	movs	r1, #16
 8005f76:	2048      	movs	r0, #72	@ 0x48
 8005f78:	f7ff fa90 	bl	800549c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8005f7c:	2108      	movs	r1, #8
 8005f7e:	2047      	movs	r0, #71	@ 0x47
 8005f80:	f7ff fa8c 	bl	800549c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8005f84:	2102      	movs	r1, #2
 8005f86:	2032      	movs	r0, #50	@ 0x32
 8005f88:	f7ff fa88 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8005f8c:	210c      	movs	r1, #12
 8005f8e:	2030      	movs	r0, #48	@ 0x30
 8005f90:	f7ff fa84 	bl	800549c <writeReg>
        writeReg(0xFF, 0x01);
 8005f94:	2101      	movs	r1, #1
 8005f96:	20ff      	movs	r0, #255	@ 0xff
 8005f98:	f7ff fa80 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8005f9c:	2130      	movs	r1, #48	@ 0x30
 8005f9e:	2030      	movs	r0, #48	@ 0x30
 8005fa0:	f7ff fa7c 	bl	800549c <writeReg>
        writeReg(0xFF, 0x00);
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	20ff      	movs	r0, #255	@ 0xff
 8005fa8:	f7ff fa78 	bl	800549c <writeReg>
        break;
 8005fac:	e058      	b.n	8006060 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8005fae:	2128      	movs	r1, #40	@ 0x28
 8005fb0:	2048      	movs	r0, #72	@ 0x48
 8005fb2:	f7ff fa73 	bl	800549c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8005fb6:	2108      	movs	r1, #8
 8005fb8:	2047      	movs	r0, #71	@ 0x47
 8005fba:	f7ff fa6f 	bl	800549c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8005fbe:	2103      	movs	r1, #3
 8005fc0:	2032      	movs	r0, #50	@ 0x32
 8005fc2:	f7ff fa6b 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8005fc6:	2109      	movs	r1, #9
 8005fc8:	2030      	movs	r0, #48	@ 0x30
 8005fca:	f7ff fa67 	bl	800549c <writeReg>
        writeReg(0xFF, 0x01);
 8005fce:	2101      	movs	r1, #1
 8005fd0:	20ff      	movs	r0, #255	@ 0xff
 8005fd2:	f7ff fa63 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8005fd6:	2120      	movs	r1, #32
 8005fd8:	2030      	movs	r0, #48	@ 0x30
 8005fda:	f7ff fa5f 	bl	800549c <writeReg>
        writeReg(0xFF, 0x00);
 8005fde:	2100      	movs	r1, #0
 8005fe0:	20ff      	movs	r0, #255	@ 0xff
 8005fe2:	f7ff fa5b 	bl	800549c <writeReg>
        break;
 8005fe6:	e03b      	b.n	8006060 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8005fe8:	2138      	movs	r1, #56	@ 0x38
 8005fea:	2048      	movs	r0, #72	@ 0x48
 8005fec:	f7ff fa56 	bl	800549c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8005ff0:	2108      	movs	r1, #8
 8005ff2:	2047      	movs	r0, #71	@ 0x47
 8005ff4:	f7ff fa52 	bl	800549c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8005ff8:	2103      	movs	r1, #3
 8005ffa:	2032      	movs	r0, #50	@ 0x32
 8005ffc:	f7ff fa4e 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8006000:	2108      	movs	r1, #8
 8006002:	2030      	movs	r0, #48	@ 0x30
 8006004:	f7ff fa4a 	bl	800549c <writeReg>
        writeReg(0xFF, 0x01);
 8006008:	2101      	movs	r1, #1
 800600a:	20ff      	movs	r0, #255	@ 0xff
 800600c:	f7ff fa46 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8006010:	2120      	movs	r1, #32
 8006012:	2030      	movs	r0, #48	@ 0x30
 8006014:	f7ff fa42 	bl	800549c <writeReg>
        writeReg(0xFF, 0x00);
 8006018:	2100      	movs	r1, #0
 800601a:	20ff      	movs	r0, #255	@ 0xff
 800601c:	f7ff fa3e 	bl	800549c <writeReg>
        break;
 8006020:	e01e      	b.n	8006060 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 8006022:	2148      	movs	r1, #72	@ 0x48
 8006024:	2048      	movs	r0, #72	@ 0x48
 8006026:	f7ff fa39 	bl	800549c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800602a:	2108      	movs	r1, #8
 800602c:	2047      	movs	r0, #71	@ 0x47
 800602e:	f7ff fa35 	bl	800549c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8006032:	2103      	movs	r1, #3
 8006034:	2032      	movs	r0, #50	@ 0x32
 8006036:	f7ff fa31 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 800603a:	2107      	movs	r1, #7
 800603c:	2030      	movs	r0, #48	@ 0x30
 800603e:	f7ff fa2d 	bl	800549c <writeReg>
        writeReg(0xFF, 0x01);
 8006042:	2101      	movs	r1, #1
 8006044:	20ff      	movs	r0, #255	@ 0xff
 8006046:	f7ff fa29 	bl	800549c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800604a:	2120      	movs	r1, #32
 800604c:	2030      	movs	r0, #48	@ 0x30
 800604e:	f7ff fa25 	bl	800549c <writeReg>
        writeReg(0xFF, 0x00);
 8006052:	2100      	movs	r1, #0
 8006054:	20ff      	movs	r0, #255	@ 0xff
 8006056:	f7ff fa21 	bl	800549c <writeReg>
        break;
 800605a:	e001      	b.n	8006060 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 800605c:	2300      	movs	r3, #0
 800605e:	e03a      	b.n	80060d6 <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8006060:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006064:	4619      	mov	r1, r3
 8006066:	2070      	movs	r0, #112	@ 0x70
 8006068:	f7ff fa18 	bl	800549c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	79ba      	ldrb	r2, [r7, #6]
 8006070:	4611      	mov	r1, r2
 8006072:	4618      	mov	r0, r3
 8006074:	f000 fad4 	bl	8006620 <timeoutMicrosecondsToMclks>
 8006078:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 800607a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 800607c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006080:	2b00      	cmp	r3, #0
 8006082:	d003      	beq.n	800608c <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8006084:	89fa      	ldrh	r2, [r7, #14]
 8006086:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006088:	4413      	add	r3, r2
 800608a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 800608c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800608e:	4618      	mov	r0, r3
 8006090:	f000 fa73 	bl	800657a <encodeTimeout>
 8006094:	4603      	mov	r3, r0
 8006096:	4619      	mov	r1, r3
 8006098:	2071      	movs	r0, #113	@ 0x71
 800609a:	f7ff fa29 	bl	80054f0 <writeReg16Bit>
 800609e:	e001      	b.n	80060a4 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 80060a0:	2300      	movs	r3, #0
 80060a2:	e018      	b.n	80060d6 <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 80060a4:	4b0e      	ldr	r3, [pc, #56]	@ (80060e0 <setVcselPulsePeriod+0x298>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff fdd3 	bl	8005c54 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 80060ae:	2001      	movs	r0, #1
 80060b0:	f7ff fa6a 	bl	8005588 <readReg>
 80060b4:	4603      	mov	r3, r0
 80060b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80060ba:	2102      	movs	r1, #2
 80060bc:	2001      	movs	r0, #1
 80060be:	f7ff f9ed 	bl	800549c <writeReg>
  performSingleRefCalibration(0x0);
 80060c2:	2000      	movs	r0, #0
 80060c4:	f000 fad2 	bl	800666c <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 80060c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060cc:	4619      	mov	r1, r3
 80060ce:	2001      	movs	r0, #1
 80060d0:	f7ff f9e4 	bl	800549c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 80060d4:	2301      	movs	r3, #1
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3730      	adds	r7, #48	@ 0x30
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20000750 	.word	0x20000750

080060e4 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 80060ee:	79fb      	ldrb	r3, [r7, #7]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d108      	bne.n	8006106 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 80060f4:	2050      	movs	r0, #80	@ 0x50
 80060f6:	f7ff fa47 	bl	8005588 <readReg>
 80060fa:	4603      	mov	r3, r0
 80060fc:	3301      	adds	r3, #1
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	b2db      	uxtb	r3, r3
 8006104:	e00c      	b.n	8006120 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8006106:	79fb      	ldrb	r3, [r7, #7]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d108      	bne.n	800611e <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 800610c:	2070      	movs	r0, #112	@ 0x70
 800610e:	f7ff fa3b 	bl	8005588 <readReg>
 8006112:	4603      	mov	r3, r0
 8006114:	3301      	adds	r3, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	005b      	lsls	r3, r3, #1
 800611a:	b2db      	uxtb	r3, r3
 800611c:	e000      	b.n	8006120 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 800611e:	23ff      	movs	r3, #255	@ 0xff
}
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8006128:	b580      	push	{r7, lr}
 800612a:	b086      	sub	sp, #24
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8006130:	f7fc fbea 	bl	8002908 <HAL_GetTick>
 8006134:	4603      	mov	r3, r0
 8006136:	b29a      	uxth	r2, r3
 8006138:	4b35      	ldr	r3, [pc, #212]	@ (8006210 <readRangeContinuousMillimeters+0xe8>)
 800613a:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800613c:	e015      	b.n	800616a <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 800613e:	4b35      	ldr	r3, [pc, #212]	@ (8006214 <readRangeContinuousMillimeters+0xec>)
 8006140:	881b      	ldrh	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d011      	beq.n	800616a <readRangeContinuousMillimeters+0x42>
 8006146:	f7fc fbdf 	bl	8002908 <HAL_GetTick>
 800614a:	4603      	mov	r3, r0
 800614c:	b29b      	uxth	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	4b2f      	ldr	r3, [pc, #188]	@ (8006210 <readRangeContinuousMillimeters+0xe8>)
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	4a2f      	ldr	r2, [pc, #188]	@ (8006214 <readRangeContinuousMillimeters+0xec>)
 8006158:	8812      	ldrh	r2, [r2, #0]
 800615a:	4293      	cmp	r3, r2
 800615c:	dd05      	ble.n	800616a <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 800615e:	4b2e      	ldr	r3, [pc, #184]	@ (8006218 <readRangeContinuousMillimeters+0xf0>)
 8006160:	2201      	movs	r2, #1
 8006162:	701a      	strb	r2, [r3, #0]
      return 65535;
 8006164:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006168:	e04e      	b.n	8006208 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 800616a:	2013      	movs	r0, #19
 800616c:	f7ff fa0c 	bl	8005588 <readReg>
 8006170:	4603      	mov	r3, r0
 8006172:	f003 0307 	and.w	r3, r3, #7
 8006176:	2b00      	cmp	r3, #0
 8006178:	d0e1      	beq.n	800613e <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d105      	bne.n	800618c <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8006180:	201e      	movs	r0, #30
 8006182:	f7ff fa2d 	bl	80055e0 <readReg16Bit>
 8006186:	4603      	mov	r3, r0
 8006188:	82fb      	strh	r3, [r7, #22]
 800618a:	e038      	b.n	80061fe <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 800618c:	f107 0308 	add.w	r3, r7, #8
 8006190:	220c      	movs	r2, #12
 8006192:	4619      	mov	r1, r3
 8006194:	2014      	movs	r0, #20
 8006196:	f7ff fa9d 	bl	80056d4 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 800619a:	7a3b      	ldrb	r3, [r7, #8]
 800619c:	08db      	lsrs	r3, r3, #3
 800619e:	b2da      	uxtb	r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80061a4:	7abb      	ldrb	r3, [r7, #10]
 80061a6:	b21b      	sxth	r3, r3
 80061a8:	021b      	lsls	r3, r3, #8
 80061aa:	b21a      	sxth	r2, r3
 80061ac:	7afb      	ldrb	r3, [r7, #11]
 80061ae:	b21b      	sxth	r3, r3
 80061b0:	4313      	orrs	r3, r2
 80061b2:	b21b      	sxth	r3, r3
 80061b4:	b29a      	uxth	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 80061ba:	7bbb      	ldrb	r3, [r7, #14]
 80061bc:	b21b      	sxth	r3, r3
 80061be:	021b      	lsls	r3, r3, #8
 80061c0:	b21a      	sxth	r2, r3
 80061c2:	7bfb      	ldrb	r3, [r7, #15]
 80061c4:	b21b      	sxth	r3, r3
 80061c6:	4313      	orrs	r3, r2
 80061c8:	b21b      	sxth	r3, r3
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];
 80061d0:	7c3b      	ldrb	r3, [r7, #16]
 80061d2:	b21b      	sxth	r3, r3
 80061d4:	021b      	lsls	r3, r3, #8
 80061d6:	b21a      	sxth	r2, r3
 80061d8:	7c7b      	ldrb	r3, [r7, #17]
 80061da:	b21b      	sxth	r3, r3
 80061dc:	4313      	orrs	r3, r2
 80061de:	b21b      	sxth	r3, r3
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 80061e6:	7cbb      	ldrb	r3, [r7, #18]
 80061e8:	b21b      	sxth	r3, r3
 80061ea:	021b      	lsls	r3, r3, #8
 80061ec:	b21a      	sxth	r2, r3
 80061ee:	7cfb      	ldrb	r3, [r7, #19]
 80061f0:	b21b      	sxth	r3, r3
 80061f2:	4313      	orrs	r3, r2
 80061f4:	b21b      	sxth	r3, r3
 80061f6:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	8afa      	ldrh	r2, [r7, #22]
 80061fc:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80061fe:	2101      	movs	r1, #1
 8006200:	200b      	movs	r0, #11
 8006202:	f7ff f94b 	bl	800549c <writeReg>
  return temp;
 8006206:	8afb      	ldrh	r3, [r7, #22]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	2000074c 	.word	0x2000074c
 8006214:	20000748 	.word	0x20000748
 8006218:	2000074a 	.word	0x2000074a

0800621c <readRangeSingleMillimeters>:
    }
  }
  return readRangeContinuousMillimeters( extraStats );
}*/

uint16_t readRangeSingleMillimeters(I2C_HandleTypeDef *hi2c, uint8_t addr, statInfo_t_VL53L0X *extraStats) {
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	460b      	mov	r3, r1
 8006226:	607a      	str	r2, [r7, #4]
 8006228:	72fb      	strb	r3, [r7, #11]
    writeRegWithHandle(hi2c, addr, 0x80, 0x01);
 800622a:	7af9      	ldrb	r1, [r7, #11]
 800622c:	2301      	movs	r3, #1
 800622e:	2280      	movs	r2, #128	@ 0x80
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f7ff f987 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0xFF, 0x01);
 8006236:	7af9      	ldrb	r1, [r7, #11]
 8006238:	2301      	movs	r3, #1
 800623a:	22ff      	movs	r2, #255	@ 0xff
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f7ff f981 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x00, 0x00);
 8006242:	7af9      	ldrb	r1, [r7, #11]
 8006244:	2300      	movs	r3, #0
 8006246:	2200      	movs	r2, #0
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f7ff f97b 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x91, g_stopVariable);
 800624e:	4b27      	ldr	r3, [pc, #156]	@ (80062ec <readRangeSingleMillimeters+0xd0>)
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	7af9      	ldrb	r1, [r7, #11]
 8006254:	2291      	movs	r2, #145	@ 0x91
 8006256:	68f8      	ldr	r0, [r7, #12]
 8006258:	f7ff f974 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x00, 0x01);
 800625c:	7af9      	ldrb	r1, [r7, #11]
 800625e:	2301      	movs	r3, #1
 8006260:	2200      	movs	r2, #0
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f7ff f96e 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0xFF, 0x00);
 8006268:	7af9      	ldrb	r1, [r7, #11]
 800626a:	2300      	movs	r3, #0
 800626c:	22ff      	movs	r2, #255	@ 0xff
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f7ff f968 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, 0x80, 0x00);
 8006274:	7af9      	ldrb	r1, [r7, #11]
 8006276:	2300      	movs	r3, #0
 8006278:	2280      	movs	r2, #128	@ 0x80
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f7ff f962 	bl	8005544 <writeRegWithHandle>
    writeRegWithHandle(hi2c, addr, SYSRANGE_START, 0x01);
 8006280:	7af9      	ldrb	r1, [r7, #11]
 8006282:	2301      	movs	r3, #1
 8006284:	2200      	movs	r2, #0
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f7ff f95c 	bl	8005544 <writeRegWithHandle>

    startTimeout();
 800628c:	f7fc fb3c 	bl	8002908 <HAL_GetTick>
 8006290:	4603      	mov	r3, r0
 8006292:	b29a      	uxth	r2, r3
 8006294:	4b16      	ldr	r3, [pc, #88]	@ (80062f0 <readRangeSingleMillimeters+0xd4>)
 8006296:	801a      	strh	r2, [r3, #0]
    while (readRegWithHandle(hi2c, addr, SYSRANGE_START) & 0x01) {
 8006298:	e015      	b.n	80062c6 <readRangeSingleMillimeters+0xaa>
        if (checkTimeoutExpired()) {
 800629a:	4b16      	ldr	r3, [pc, #88]	@ (80062f4 <readRangeSingleMillimeters+0xd8>)
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d011      	beq.n	80062c6 <readRangeSingleMillimeters+0xaa>
 80062a2:	f7fc fb31 	bl	8002908 <HAL_GetTick>
 80062a6:	4603      	mov	r3, r0
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	4b10      	ldr	r3, [pc, #64]	@ (80062f0 <readRangeSingleMillimeters+0xd4>)
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	4a10      	ldr	r2, [pc, #64]	@ (80062f4 <readRangeSingleMillimeters+0xd8>)
 80062b4:	8812      	ldrh	r2, [r2, #0]
 80062b6:	4293      	cmp	r3, r2
 80062b8:	dd05      	ble.n	80062c6 <readRangeSingleMillimeters+0xaa>
            g_isTimeout = true;
 80062ba:	4b0f      	ldr	r3, [pc, #60]	@ (80062f8 <readRangeSingleMillimeters+0xdc>)
 80062bc:	2201      	movs	r2, #1
 80062be:	701a      	strb	r2, [r3, #0]
            return 65535;
 80062c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80062c4:	e00e      	b.n	80062e4 <readRangeSingleMillimeters+0xc8>
    while (readRegWithHandle(hi2c, addr, SYSRANGE_START) & 0x01) {
 80062c6:	7afb      	ldrb	r3, [r7, #11]
 80062c8:	2200      	movs	r2, #0
 80062ca:	4619      	mov	r1, r3
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f7ff f9b3 	bl	8005638 <readRegWithHandle>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1de      	bne.n	800629a <readRangeSingleMillimeters+0x7e>
        }
    }
    return readRangeContinuousMillimeters (extraStats);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f7ff ff23 	bl	8006128 <readRangeContinuousMillimeters>
 80062e2:	4603      	mov	r3, r0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	2000074e 	.word	0x2000074e
 80062f0:	2000074c 	.word	0x2000074c
 80062f4:	20000748 	.word	0x20000748
 80062f8:	2000074a 	.word	0x2000074a

080062fc <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
boolx getSpadInfo(uint8_t * count, boolx * type_is_aperture)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8006306:	2101      	movs	r1, #1
 8006308:	2080      	movs	r0, #128	@ 0x80
 800630a:	f7ff f8c7 	bl	800549c <writeReg>
  writeReg(0xFF, 0x01);
 800630e:	2101      	movs	r1, #1
 8006310:	20ff      	movs	r0, #255	@ 0xff
 8006312:	f7ff f8c3 	bl	800549c <writeReg>
  writeReg(0x00, 0x00);
 8006316:	2100      	movs	r1, #0
 8006318:	2000      	movs	r0, #0
 800631a:	f7ff f8bf 	bl	800549c <writeReg>

  writeReg(0xFF, 0x06);
 800631e:	2106      	movs	r1, #6
 8006320:	20ff      	movs	r0, #255	@ 0xff
 8006322:	f7ff f8bb 	bl	800549c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8006326:	2083      	movs	r0, #131	@ 0x83
 8006328:	f7ff f92e 	bl	8005588 <readReg>
 800632c:	4603      	mov	r3, r0
 800632e:	f043 0304 	orr.w	r3, r3, #4
 8006332:	b2db      	uxtb	r3, r3
 8006334:	4619      	mov	r1, r3
 8006336:	2083      	movs	r0, #131	@ 0x83
 8006338:	f7ff f8b0 	bl	800549c <writeReg>
  writeReg(0xFF, 0x07);
 800633c:	2107      	movs	r1, #7
 800633e:	20ff      	movs	r0, #255	@ 0xff
 8006340:	f7ff f8ac 	bl	800549c <writeReg>
  writeReg(0x81, 0x01);
 8006344:	2101      	movs	r1, #1
 8006346:	2081      	movs	r0, #129	@ 0x81
 8006348:	f7ff f8a8 	bl	800549c <writeReg>

  writeReg(0x80, 0x01);
 800634c:	2101      	movs	r1, #1
 800634e:	2080      	movs	r0, #128	@ 0x80
 8006350:	f7ff f8a4 	bl	800549c <writeReg>

  writeReg(0x94, 0x6b);
 8006354:	216b      	movs	r1, #107	@ 0x6b
 8006356:	2094      	movs	r0, #148	@ 0x94
 8006358:	f7ff f8a0 	bl	800549c <writeReg>
  writeReg(0x83, 0x00);
 800635c:	2100      	movs	r1, #0
 800635e:	2083      	movs	r0, #131	@ 0x83
 8006360:	f7ff f89c 	bl	800549c <writeReg>
  startTimeout();
 8006364:	f7fc fad0 	bl	8002908 <HAL_GetTick>
 8006368:	4603      	mov	r3, r0
 800636a:	b29a      	uxth	r2, r3
 800636c:	4b2b      	ldr	r3, [pc, #172]	@ (800641c <getSpadInfo+0x120>)
 800636e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8006370:	e011      	b.n	8006396 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8006372:	4b2b      	ldr	r3, [pc, #172]	@ (8006420 <getSpadInfo+0x124>)
 8006374:	881b      	ldrh	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00d      	beq.n	8006396 <getSpadInfo+0x9a>
 800637a:	f7fc fac5 	bl	8002908 <HAL_GetTick>
 800637e:	4603      	mov	r3, r0
 8006380:	b29b      	uxth	r3, r3
 8006382:	461a      	mov	r2, r3
 8006384:	4b25      	ldr	r3, [pc, #148]	@ (800641c <getSpadInfo+0x120>)
 8006386:	881b      	ldrh	r3, [r3, #0]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	4a25      	ldr	r2, [pc, #148]	@ (8006420 <getSpadInfo+0x124>)
 800638c:	8812      	ldrh	r2, [r2, #0]
 800638e:	4293      	cmp	r3, r2
 8006390:	dd01      	ble.n	8006396 <getSpadInfo+0x9a>
 8006392:	2300      	movs	r3, #0
 8006394:	e03d      	b.n	8006412 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8006396:	2083      	movs	r0, #131	@ 0x83
 8006398:	f7ff f8f6 	bl	8005588 <readReg>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d0e7      	beq.n	8006372 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80063a2:	2101      	movs	r1, #1
 80063a4:	2083      	movs	r0, #131	@ 0x83
 80063a6:	f7ff f879 	bl	800549c <writeReg>
  tmp = readReg(0x92);
 80063aa:	2092      	movs	r0, #146	@ 0x92
 80063ac:	f7ff f8ec 	bl	8005588 <readReg>
 80063b0:	4603      	mov	r3, r0
 80063b2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
 80063c2:	09db      	lsrs	r3, r3, #7
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80063ca:	2100      	movs	r1, #0
 80063cc:	2081      	movs	r0, #129	@ 0x81
 80063ce:	f7ff f865 	bl	800549c <writeReg>
  writeReg(0xFF, 0x06);
 80063d2:	2106      	movs	r1, #6
 80063d4:	20ff      	movs	r0, #255	@ 0xff
 80063d6:	f7ff f861 	bl	800549c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 80063da:	2083      	movs	r0, #131	@ 0x83
 80063dc:	f7ff f8d4 	bl	8005588 <readReg>
 80063e0:	4603      	mov	r3, r0
 80063e2:	f023 0304 	bic.w	r3, r3, #4
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	4619      	mov	r1, r3
 80063ea:	2083      	movs	r0, #131	@ 0x83
 80063ec:	f7ff f856 	bl	800549c <writeReg>
  writeReg(0xFF, 0x01);
 80063f0:	2101      	movs	r1, #1
 80063f2:	20ff      	movs	r0, #255	@ 0xff
 80063f4:	f7ff f852 	bl	800549c <writeReg>
  writeReg(0x00, 0x01);
 80063f8:	2101      	movs	r1, #1
 80063fa:	2000      	movs	r0, #0
 80063fc:	f7ff f84e 	bl	800549c <writeReg>

  writeReg(0xFF, 0x00);
 8006400:	2100      	movs	r1, #0
 8006402:	20ff      	movs	r0, #255	@ 0xff
 8006404:	f7ff f84a 	bl	800549c <writeReg>
  writeReg(0x80, 0x00);
 8006408:	2100      	movs	r1, #0
 800640a:	2080      	movs	r0, #128	@ 0x80
 800640c:	f7ff f846 	bl	800549c <writeReg>

  return true;
 8006410:	2301      	movs	r3, #1
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	2000074c 	.word	0x2000074c
 8006420:	20000748 	.word	0x20000748

08006424 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800642c:	2001      	movs	r0, #1
 800642e:	f7ff f8ab 	bl	8005588 <readReg>
 8006432:	4603      	mov	r3, r0
 8006434:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8006436:	7bfb      	ldrb	r3, [r7, #15]
 8006438:	091b      	lsrs	r3, r3, #4
 800643a:	b2db      	uxtb	r3, r3
 800643c:	f003 0301 	and.w	r3, r3, #1
 8006440:	b2da      	uxtb	r2, r3
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8006446:	7bfb      	ldrb	r3, [r7, #15]
 8006448:	08db      	lsrs	r3, r3, #3
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	b2da      	uxtb	r2, r3
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	089b      	lsrs	r3, r3, #2
 800645a:	b2db      	uxtb	r3, r3
 800645c:	f003 0301 	and.w	r3, r3, #1
 8006460:	b2da      	uxtb	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8006466:	7bfb      	ldrb	r3, [r7, #15]
 8006468:	099b      	lsrs	r3, r3, #6
 800646a:	b2db      	uxtb	r3, r3
 800646c:	f003 0301 	and.w	r3, r3, #1
 8006470:	b2da      	uxtb	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8006476:	7bfb      	ldrb	r3, [r7, #15]
 8006478:	09db      	lsrs	r3, r3, #7
 800647a:	b2da      	uxtb	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	711a      	strb	r2, [r3, #4]
}
 8006480:	bf00      	nop
 8006482:	3710      	adds	r7, #16
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8006492:	2000      	movs	r0, #0
 8006494:	f7ff fe26 	bl	80060e4 <getVcselPulsePeriod>
 8006498:	4603      	mov	r3, r0
 800649a:	461a      	mov	r2, r3
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80064a0:	2046      	movs	r0, #70	@ 0x46
 80064a2:	f7ff f871 	bl	8005588 <readReg>
 80064a6:	4603      	mov	r3, r0
 80064a8:	3301      	adds	r3, #1
 80064aa:	b29a      	uxth	r2, r3
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	4619      	mov	r1, r3
 80064bc:	4610      	mov	r0, r2
 80064be:	f000 f887 	bl	80065d0 <timeoutMclksToMicroseconds>
 80064c2:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80064c8:	2051      	movs	r0, #81	@ 0x51
 80064ca:	f7ff f889 	bl	80055e0 <readReg16Bit>
 80064ce:	4603      	mov	r3, r0
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 f83e 	bl	8006552 <decodeTimeout>
 80064d6:	4603      	mov	r3, r0
 80064d8:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	4619      	mov	r1, r3
 80064ea:	4610      	mov	r0, r2
 80064ec:	f000 f870 	bl	80065d0 <timeoutMclksToMicroseconds>
 80064f0:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 80064f6:	2001      	movs	r0, #1
 80064f8:	f7ff fdf4 	bl	80060e4 <getVcselPulsePeriod>
 80064fc:	4603      	mov	r3, r0
 80064fe:	461a      	mov	r2, r3
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8006504:	2071      	movs	r0, #113	@ 0x71
 8006506:	f7ff f86b 	bl	80055e0 <readReg16Bit>
 800650a:	4603      	mov	r3, r0
 800650c:	4618      	mov	r0, r3
 800650e:	f000 f820 	bl	8006552 <decodeTimeout>
 8006512:	4603      	mov	r3, r0
 8006514:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	78db      	ldrb	r3, [r3, #3]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	891a      	ldrh	r2, [r3, #8]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	88db      	ldrh	r3, [r3, #6]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	b29a      	uxth	r2, r3
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800653a:	b2db      	uxtb	r3, r3
 800653c:	4619      	mov	r1, r3
 800653e:	4610      	mov	r0, r2
 8006540:	f000 f846 	bl	80065d0 <timeoutMclksToMicroseconds>
 8006544:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	615a      	str	r2, [r3, #20]
}
 800654a:	bf00      	nop
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8006552:	b480      	push	{r7}
 8006554:	b083      	sub	sp, #12
 8006556:	af00      	add	r7, sp, #0
 8006558:	4603      	mov	r3, r0
 800655a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 800655c:	88fb      	ldrh	r3, [r7, #6]
 800655e:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8006560:	88fa      	ldrh	r2, [r7, #6]
 8006562:	0a12      	lsrs	r2, r2, #8
 8006564:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8006566:	4093      	lsls	r3, r2
 8006568:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800656a:	3301      	adds	r3, #1
 800656c:	b29b      	uxth	r3, r3
}
 800656e:	4618      	mov	r0, r3
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 800657a:	b480      	push	{r7}
 800657c:	b085      	sub	sp, #20
 800657e:	af00      	add	r7, sp, #0
 8006580:	4603      	mov	r3, r0
 8006582:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8006584:	2300      	movs	r3, #0
 8006586:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8006588:	2300      	movs	r3, #0
 800658a:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 800658c:	88fb      	ldrh	r3, [r7, #6]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d016      	beq.n	80065c0 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	3b01      	subs	r3, #1
 8006596:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8006598:	e005      	b.n	80065a6 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	085b      	lsrs	r3, r3, #1
 800659e:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80065a0:	897b      	ldrh	r3, [r7, #10]
 80065a2:	3301      	adds	r3, #1
 80065a4:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2bff      	cmp	r3, #255	@ 0xff
 80065aa:	d8f6      	bhi.n	800659a <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80065ac:	897b      	ldrh	r3, [r7, #10]
 80065ae:	021b      	lsls	r3, r3, #8
 80065b0:	b29a      	uxth	r2, r3
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	4313      	orrs	r3, r2
 80065bc:	b29b      	uxth	r3, r3
 80065be:	e000      	b.n	80065c2 <encodeTimeout+0x48>
  }
  else { return 0; }
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
	...

080065d0 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	4603      	mov	r3, r0
 80065d8:	460a      	mov	r2, r1
 80065da:	80fb      	strh	r3, [r7, #6]
 80065dc:	4613      	mov	r3, r2
 80065de:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 80065e0:	797b      	ldrb	r3, [r7, #5]
 80065e2:	4a0d      	ldr	r2, [pc, #52]	@ (8006618 <timeoutMclksToMicroseconds+0x48>)
 80065e4:	fb02 f303 	mul.w	r3, r2, r3
 80065e8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80065ec:	4a0b      	ldr	r2, [pc, #44]	@ (800661c <timeoutMclksToMicroseconds+0x4c>)
 80065ee:	fba2 2303 	umull	r2, r3, r2, r3
 80065f2:	099b      	lsrs	r3, r3, #6
 80065f4:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80065f6:	88fb      	ldrh	r3, [r7, #6]
 80065f8:	68fa      	ldr	r2, [r7, #12]
 80065fa:	fb03 f202 	mul.w	r2, r3, r2
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	085b      	lsrs	r3, r3, #1
 8006602:	4413      	add	r3, r2
 8006604:	4a05      	ldr	r2, [pc, #20]	@ (800661c <timeoutMclksToMicroseconds+0x4c>)
 8006606:	fba2 2303 	umull	r2, r3, r2, r3
 800660a:	099b      	lsrs	r3, r3, #6
}
 800660c:	4618      	mov	r0, r3
 800660e:	3714      	adds	r7, #20
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr
 8006618:	003a2f00 	.word	0x003a2f00
 800661c:	10624dd3 	.word	0x10624dd3

08006620 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 800662c:	78fb      	ldrb	r3, [r7, #3]
 800662e:	4a0d      	ldr	r2, [pc, #52]	@ (8006664 <timeoutMicrosecondsToMclks+0x44>)
 8006630:	fb02 f303 	mul.w	r3, r2, r3
 8006634:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8006638:	4a0b      	ldr	r2, [pc, #44]	@ (8006668 <timeoutMicrosecondsToMclks+0x48>)
 800663a:	fba2 2303 	umull	r2, r3, r2, r3
 800663e:	099b      	lsrs	r3, r3, #6
 8006640:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006648:	fb03 f202 	mul.w	r2, r3, r2
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	085b      	lsrs	r3, r3, #1
 8006650:	441a      	add	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr
 8006664:	003a2f00 	.word	0x003a2f00
 8006668:	10624dd3 	.word	0x10624dd3

0800666c <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
boolx performSingleRefCalibration(uint8_t vhv_init_byte)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	4603      	mov	r3, r0
 8006674:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	b2db      	uxtb	r3, r3
 800667e:	4619      	mov	r1, r3
 8006680:	2000      	movs	r0, #0
 8006682:	f7fe ff0b 	bl	800549c <writeReg>

  startTimeout();
 8006686:	f7fc f93f 	bl	8002908 <HAL_GetTick>
 800668a:	4603      	mov	r3, r0
 800668c:	b29a      	uxth	r2, r3
 800668e:	4b15      	ldr	r3, [pc, #84]	@ (80066e4 <performSingleRefCalibration+0x78>)
 8006690:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8006692:	e011      	b.n	80066b8 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8006694:	4b14      	ldr	r3, [pc, #80]	@ (80066e8 <performSingleRefCalibration+0x7c>)
 8006696:	881b      	ldrh	r3, [r3, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00d      	beq.n	80066b8 <performSingleRefCalibration+0x4c>
 800669c:	f7fc f934 	bl	8002908 <HAL_GetTick>
 80066a0:	4603      	mov	r3, r0
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	461a      	mov	r2, r3
 80066a6:	4b0f      	ldr	r3, [pc, #60]	@ (80066e4 <performSingleRefCalibration+0x78>)
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	4a0e      	ldr	r2, [pc, #56]	@ (80066e8 <performSingleRefCalibration+0x7c>)
 80066ae:	8812      	ldrh	r2, [r2, #0]
 80066b0:	4293      	cmp	r3, r2
 80066b2:	dd01      	ble.n	80066b8 <performSingleRefCalibration+0x4c>
 80066b4:	2300      	movs	r3, #0
 80066b6:	e010      	b.n	80066da <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80066b8:	2013      	movs	r0, #19
 80066ba:	f7fe ff65 	bl	8005588 <readReg>
 80066be:	4603      	mov	r3, r0
 80066c0:	f003 0307 	and.w	r3, r3, #7
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d0e5      	beq.n	8006694 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80066c8:	2101      	movs	r1, #1
 80066ca:	200b      	movs	r0, #11
 80066cc:	f7fe fee6 	bl	800549c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 80066d0:	2100      	movs	r1, #0
 80066d2:	2000      	movs	r0, #0
 80066d4:	f7fe fee2 	bl	800549c <writeReg>

  return true;
 80066d8:	2301      	movs	r3, #1
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	2000074c 	.word	0x2000074c
 80066e8:	20000748 	.word	0x20000748

080066ec <__cvt>:
 80066ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066f0:	ec57 6b10 	vmov	r6, r7, d0
 80066f4:	2f00      	cmp	r7, #0
 80066f6:	460c      	mov	r4, r1
 80066f8:	4619      	mov	r1, r3
 80066fa:	463b      	mov	r3, r7
 80066fc:	bfbb      	ittet	lt
 80066fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006702:	461f      	movlt	r7, r3
 8006704:	2300      	movge	r3, #0
 8006706:	232d      	movlt	r3, #45	@ 0x2d
 8006708:	700b      	strb	r3, [r1, #0]
 800670a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800670c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006710:	4691      	mov	r9, r2
 8006712:	f023 0820 	bic.w	r8, r3, #32
 8006716:	bfbc      	itt	lt
 8006718:	4632      	movlt	r2, r6
 800671a:	4616      	movlt	r6, r2
 800671c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006720:	d005      	beq.n	800672e <__cvt+0x42>
 8006722:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006726:	d100      	bne.n	800672a <__cvt+0x3e>
 8006728:	3401      	adds	r4, #1
 800672a:	2102      	movs	r1, #2
 800672c:	e000      	b.n	8006730 <__cvt+0x44>
 800672e:	2103      	movs	r1, #3
 8006730:	ab03      	add	r3, sp, #12
 8006732:	9301      	str	r3, [sp, #4]
 8006734:	ab02      	add	r3, sp, #8
 8006736:	9300      	str	r3, [sp, #0]
 8006738:	ec47 6b10 	vmov	d0, r6, r7
 800673c:	4653      	mov	r3, sl
 800673e:	4622      	mov	r2, r4
 8006740:	f000 fefe 	bl	8007540 <_dtoa_r>
 8006744:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006748:	4605      	mov	r5, r0
 800674a:	d119      	bne.n	8006780 <__cvt+0x94>
 800674c:	f019 0f01 	tst.w	r9, #1
 8006750:	d00e      	beq.n	8006770 <__cvt+0x84>
 8006752:	eb00 0904 	add.w	r9, r0, r4
 8006756:	2200      	movs	r2, #0
 8006758:	2300      	movs	r3, #0
 800675a:	4630      	mov	r0, r6
 800675c:	4639      	mov	r1, r7
 800675e:	f7fa f9b3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006762:	b108      	cbz	r0, 8006768 <__cvt+0x7c>
 8006764:	f8cd 900c 	str.w	r9, [sp, #12]
 8006768:	2230      	movs	r2, #48	@ 0x30
 800676a:	9b03      	ldr	r3, [sp, #12]
 800676c:	454b      	cmp	r3, r9
 800676e:	d31e      	bcc.n	80067ae <__cvt+0xc2>
 8006770:	9b03      	ldr	r3, [sp, #12]
 8006772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006774:	1b5b      	subs	r3, r3, r5
 8006776:	4628      	mov	r0, r5
 8006778:	6013      	str	r3, [r2, #0]
 800677a:	b004      	add	sp, #16
 800677c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006780:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006784:	eb00 0904 	add.w	r9, r0, r4
 8006788:	d1e5      	bne.n	8006756 <__cvt+0x6a>
 800678a:	7803      	ldrb	r3, [r0, #0]
 800678c:	2b30      	cmp	r3, #48	@ 0x30
 800678e:	d10a      	bne.n	80067a6 <__cvt+0xba>
 8006790:	2200      	movs	r2, #0
 8006792:	2300      	movs	r3, #0
 8006794:	4630      	mov	r0, r6
 8006796:	4639      	mov	r1, r7
 8006798:	f7fa f996 	bl	8000ac8 <__aeabi_dcmpeq>
 800679c:	b918      	cbnz	r0, 80067a6 <__cvt+0xba>
 800679e:	f1c4 0401 	rsb	r4, r4, #1
 80067a2:	f8ca 4000 	str.w	r4, [sl]
 80067a6:	f8da 3000 	ldr.w	r3, [sl]
 80067aa:	4499      	add	r9, r3
 80067ac:	e7d3      	b.n	8006756 <__cvt+0x6a>
 80067ae:	1c59      	adds	r1, r3, #1
 80067b0:	9103      	str	r1, [sp, #12]
 80067b2:	701a      	strb	r2, [r3, #0]
 80067b4:	e7d9      	b.n	800676a <__cvt+0x7e>

080067b6 <__exponent>:
 80067b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067b8:	2900      	cmp	r1, #0
 80067ba:	bfba      	itte	lt
 80067bc:	4249      	neglt	r1, r1
 80067be:	232d      	movlt	r3, #45	@ 0x2d
 80067c0:	232b      	movge	r3, #43	@ 0x2b
 80067c2:	2909      	cmp	r1, #9
 80067c4:	7002      	strb	r2, [r0, #0]
 80067c6:	7043      	strb	r3, [r0, #1]
 80067c8:	dd29      	ble.n	800681e <__exponent+0x68>
 80067ca:	f10d 0307 	add.w	r3, sp, #7
 80067ce:	461d      	mov	r5, r3
 80067d0:	270a      	movs	r7, #10
 80067d2:	461a      	mov	r2, r3
 80067d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80067d8:	fb07 1416 	mls	r4, r7, r6, r1
 80067dc:	3430      	adds	r4, #48	@ 0x30
 80067de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067e2:	460c      	mov	r4, r1
 80067e4:	2c63      	cmp	r4, #99	@ 0x63
 80067e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067ea:	4631      	mov	r1, r6
 80067ec:	dcf1      	bgt.n	80067d2 <__exponent+0x1c>
 80067ee:	3130      	adds	r1, #48	@ 0x30
 80067f0:	1e94      	subs	r4, r2, #2
 80067f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80067f6:	1c41      	adds	r1, r0, #1
 80067f8:	4623      	mov	r3, r4
 80067fa:	42ab      	cmp	r3, r5
 80067fc:	d30a      	bcc.n	8006814 <__exponent+0x5e>
 80067fe:	f10d 0309 	add.w	r3, sp, #9
 8006802:	1a9b      	subs	r3, r3, r2
 8006804:	42ac      	cmp	r4, r5
 8006806:	bf88      	it	hi
 8006808:	2300      	movhi	r3, #0
 800680a:	3302      	adds	r3, #2
 800680c:	4403      	add	r3, r0
 800680e:	1a18      	subs	r0, r3, r0
 8006810:	b003      	add	sp, #12
 8006812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006814:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006818:	f801 6f01 	strb.w	r6, [r1, #1]!
 800681c:	e7ed      	b.n	80067fa <__exponent+0x44>
 800681e:	2330      	movs	r3, #48	@ 0x30
 8006820:	3130      	adds	r1, #48	@ 0x30
 8006822:	7083      	strb	r3, [r0, #2]
 8006824:	70c1      	strb	r1, [r0, #3]
 8006826:	1d03      	adds	r3, r0, #4
 8006828:	e7f1      	b.n	800680e <__exponent+0x58>
	...

0800682c <_printf_float>:
 800682c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006830:	b08d      	sub	sp, #52	@ 0x34
 8006832:	460c      	mov	r4, r1
 8006834:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006838:	4616      	mov	r6, r2
 800683a:	461f      	mov	r7, r3
 800683c:	4605      	mov	r5, r0
 800683e:	f000 fd6f 	bl	8007320 <_localeconv_r>
 8006842:	6803      	ldr	r3, [r0, #0]
 8006844:	9304      	str	r3, [sp, #16]
 8006846:	4618      	mov	r0, r3
 8006848:	f7f9 fd12 	bl	8000270 <strlen>
 800684c:	2300      	movs	r3, #0
 800684e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006850:	f8d8 3000 	ldr.w	r3, [r8]
 8006854:	9005      	str	r0, [sp, #20]
 8006856:	3307      	adds	r3, #7
 8006858:	f023 0307 	bic.w	r3, r3, #7
 800685c:	f103 0208 	add.w	r2, r3, #8
 8006860:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006864:	f8d4 b000 	ldr.w	fp, [r4]
 8006868:	f8c8 2000 	str.w	r2, [r8]
 800686c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006870:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006874:	9307      	str	r3, [sp, #28]
 8006876:	f8cd 8018 	str.w	r8, [sp, #24]
 800687a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800687e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006882:	4b9c      	ldr	r3, [pc, #624]	@ (8006af4 <_printf_float+0x2c8>)
 8006884:	f04f 32ff 	mov.w	r2, #4294967295
 8006888:	f7fa f950 	bl	8000b2c <__aeabi_dcmpun>
 800688c:	bb70      	cbnz	r0, 80068ec <_printf_float+0xc0>
 800688e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006892:	4b98      	ldr	r3, [pc, #608]	@ (8006af4 <_printf_float+0x2c8>)
 8006894:	f04f 32ff 	mov.w	r2, #4294967295
 8006898:	f7fa f92a 	bl	8000af0 <__aeabi_dcmple>
 800689c:	bb30      	cbnz	r0, 80068ec <_printf_float+0xc0>
 800689e:	2200      	movs	r2, #0
 80068a0:	2300      	movs	r3, #0
 80068a2:	4640      	mov	r0, r8
 80068a4:	4649      	mov	r1, r9
 80068a6:	f7fa f919 	bl	8000adc <__aeabi_dcmplt>
 80068aa:	b110      	cbz	r0, 80068b2 <_printf_float+0x86>
 80068ac:	232d      	movs	r3, #45	@ 0x2d
 80068ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068b2:	4a91      	ldr	r2, [pc, #580]	@ (8006af8 <_printf_float+0x2cc>)
 80068b4:	4b91      	ldr	r3, [pc, #580]	@ (8006afc <_printf_float+0x2d0>)
 80068b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068ba:	bf8c      	ite	hi
 80068bc:	4690      	movhi	r8, r2
 80068be:	4698      	movls	r8, r3
 80068c0:	2303      	movs	r3, #3
 80068c2:	6123      	str	r3, [r4, #16]
 80068c4:	f02b 0304 	bic.w	r3, fp, #4
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	f04f 0900 	mov.w	r9, #0
 80068ce:	9700      	str	r7, [sp, #0]
 80068d0:	4633      	mov	r3, r6
 80068d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068d4:	4621      	mov	r1, r4
 80068d6:	4628      	mov	r0, r5
 80068d8:	f000 f9d2 	bl	8006c80 <_printf_common>
 80068dc:	3001      	adds	r0, #1
 80068de:	f040 808d 	bne.w	80069fc <_printf_float+0x1d0>
 80068e2:	f04f 30ff 	mov.w	r0, #4294967295
 80068e6:	b00d      	add	sp, #52	@ 0x34
 80068e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ec:	4642      	mov	r2, r8
 80068ee:	464b      	mov	r3, r9
 80068f0:	4640      	mov	r0, r8
 80068f2:	4649      	mov	r1, r9
 80068f4:	f7fa f91a 	bl	8000b2c <__aeabi_dcmpun>
 80068f8:	b140      	cbz	r0, 800690c <_printf_float+0xe0>
 80068fa:	464b      	mov	r3, r9
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	bfbc      	itt	lt
 8006900:	232d      	movlt	r3, #45	@ 0x2d
 8006902:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006906:	4a7e      	ldr	r2, [pc, #504]	@ (8006b00 <_printf_float+0x2d4>)
 8006908:	4b7e      	ldr	r3, [pc, #504]	@ (8006b04 <_printf_float+0x2d8>)
 800690a:	e7d4      	b.n	80068b6 <_printf_float+0x8a>
 800690c:	6863      	ldr	r3, [r4, #4]
 800690e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006912:	9206      	str	r2, [sp, #24]
 8006914:	1c5a      	adds	r2, r3, #1
 8006916:	d13b      	bne.n	8006990 <_printf_float+0x164>
 8006918:	2306      	movs	r3, #6
 800691a:	6063      	str	r3, [r4, #4]
 800691c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006920:	2300      	movs	r3, #0
 8006922:	6022      	str	r2, [r4, #0]
 8006924:	9303      	str	r3, [sp, #12]
 8006926:	ab0a      	add	r3, sp, #40	@ 0x28
 8006928:	e9cd a301 	strd	sl, r3, [sp, #4]
 800692c:	ab09      	add	r3, sp, #36	@ 0x24
 800692e:	9300      	str	r3, [sp, #0]
 8006930:	6861      	ldr	r1, [r4, #4]
 8006932:	ec49 8b10 	vmov	d0, r8, r9
 8006936:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800693a:	4628      	mov	r0, r5
 800693c:	f7ff fed6 	bl	80066ec <__cvt>
 8006940:	9b06      	ldr	r3, [sp, #24]
 8006942:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006944:	2b47      	cmp	r3, #71	@ 0x47
 8006946:	4680      	mov	r8, r0
 8006948:	d129      	bne.n	800699e <_printf_float+0x172>
 800694a:	1cc8      	adds	r0, r1, #3
 800694c:	db02      	blt.n	8006954 <_printf_float+0x128>
 800694e:	6863      	ldr	r3, [r4, #4]
 8006950:	4299      	cmp	r1, r3
 8006952:	dd41      	ble.n	80069d8 <_printf_float+0x1ac>
 8006954:	f1aa 0a02 	sub.w	sl, sl, #2
 8006958:	fa5f fa8a 	uxtb.w	sl, sl
 800695c:	3901      	subs	r1, #1
 800695e:	4652      	mov	r2, sl
 8006960:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006964:	9109      	str	r1, [sp, #36]	@ 0x24
 8006966:	f7ff ff26 	bl	80067b6 <__exponent>
 800696a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800696c:	1813      	adds	r3, r2, r0
 800696e:	2a01      	cmp	r2, #1
 8006970:	4681      	mov	r9, r0
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	dc02      	bgt.n	800697c <_printf_float+0x150>
 8006976:	6822      	ldr	r2, [r4, #0]
 8006978:	07d2      	lsls	r2, r2, #31
 800697a:	d501      	bpl.n	8006980 <_printf_float+0x154>
 800697c:	3301      	adds	r3, #1
 800697e:	6123      	str	r3, [r4, #16]
 8006980:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006984:	2b00      	cmp	r3, #0
 8006986:	d0a2      	beq.n	80068ce <_printf_float+0xa2>
 8006988:	232d      	movs	r3, #45	@ 0x2d
 800698a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800698e:	e79e      	b.n	80068ce <_printf_float+0xa2>
 8006990:	9a06      	ldr	r2, [sp, #24]
 8006992:	2a47      	cmp	r2, #71	@ 0x47
 8006994:	d1c2      	bne.n	800691c <_printf_float+0xf0>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1c0      	bne.n	800691c <_printf_float+0xf0>
 800699a:	2301      	movs	r3, #1
 800699c:	e7bd      	b.n	800691a <_printf_float+0xee>
 800699e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069a2:	d9db      	bls.n	800695c <_printf_float+0x130>
 80069a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069a8:	d118      	bne.n	80069dc <_printf_float+0x1b0>
 80069aa:	2900      	cmp	r1, #0
 80069ac:	6863      	ldr	r3, [r4, #4]
 80069ae:	dd0b      	ble.n	80069c8 <_printf_float+0x19c>
 80069b0:	6121      	str	r1, [r4, #16]
 80069b2:	b913      	cbnz	r3, 80069ba <_printf_float+0x18e>
 80069b4:	6822      	ldr	r2, [r4, #0]
 80069b6:	07d0      	lsls	r0, r2, #31
 80069b8:	d502      	bpl.n	80069c0 <_printf_float+0x194>
 80069ba:	3301      	adds	r3, #1
 80069bc:	440b      	add	r3, r1
 80069be:	6123      	str	r3, [r4, #16]
 80069c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069c2:	f04f 0900 	mov.w	r9, #0
 80069c6:	e7db      	b.n	8006980 <_printf_float+0x154>
 80069c8:	b913      	cbnz	r3, 80069d0 <_printf_float+0x1a4>
 80069ca:	6822      	ldr	r2, [r4, #0]
 80069cc:	07d2      	lsls	r2, r2, #31
 80069ce:	d501      	bpl.n	80069d4 <_printf_float+0x1a8>
 80069d0:	3302      	adds	r3, #2
 80069d2:	e7f4      	b.n	80069be <_printf_float+0x192>
 80069d4:	2301      	movs	r3, #1
 80069d6:	e7f2      	b.n	80069be <_printf_float+0x192>
 80069d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80069dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069de:	4299      	cmp	r1, r3
 80069e0:	db05      	blt.n	80069ee <_printf_float+0x1c2>
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	6121      	str	r1, [r4, #16]
 80069e6:	07d8      	lsls	r0, r3, #31
 80069e8:	d5ea      	bpl.n	80069c0 <_printf_float+0x194>
 80069ea:	1c4b      	adds	r3, r1, #1
 80069ec:	e7e7      	b.n	80069be <_printf_float+0x192>
 80069ee:	2900      	cmp	r1, #0
 80069f0:	bfd4      	ite	le
 80069f2:	f1c1 0202 	rsble	r2, r1, #2
 80069f6:	2201      	movgt	r2, #1
 80069f8:	4413      	add	r3, r2
 80069fa:	e7e0      	b.n	80069be <_printf_float+0x192>
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	055a      	lsls	r2, r3, #21
 8006a00:	d407      	bmi.n	8006a12 <_printf_float+0x1e6>
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	4642      	mov	r2, r8
 8006a06:	4631      	mov	r1, r6
 8006a08:	4628      	mov	r0, r5
 8006a0a:	47b8      	blx	r7
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	d12b      	bne.n	8006a68 <_printf_float+0x23c>
 8006a10:	e767      	b.n	80068e2 <_printf_float+0xb6>
 8006a12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a16:	f240 80dd 	bls.w	8006bd4 <_printf_float+0x3a8>
 8006a1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2300      	movs	r3, #0
 8006a22:	f7fa f851 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a26:	2800      	cmp	r0, #0
 8006a28:	d033      	beq.n	8006a92 <_printf_float+0x266>
 8006a2a:	4a37      	ldr	r2, [pc, #220]	@ (8006b08 <_printf_float+0x2dc>)
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4628      	mov	r0, r5
 8006a32:	47b8      	blx	r7
 8006a34:	3001      	adds	r0, #1
 8006a36:	f43f af54 	beq.w	80068e2 <_printf_float+0xb6>
 8006a3a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a3e:	4543      	cmp	r3, r8
 8006a40:	db02      	blt.n	8006a48 <_printf_float+0x21c>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	07d8      	lsls	r0, r3, #31
 8006a46:	d50f      	bpl.n	8006a68 <_printf_float+0x23c>
 8006a48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a4c:	4631      	mov	r1, r6
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	f43f af45 	beq.w	80068e2 <_printf_float+0xb6>
 8006a58:	f04f 0900 	mov.w	r9, #0
 8006a5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a60:	f104 0a1a 	add.w	sl, r4, #26
 8006a64:	45c8      	cmp	r8, r9
 8006a66:	dc09      	bgt.n	8006a7c <_printf_float+0x250>
 8006a68:	6823      	ldr	r3, [r4, #0]
 8006a6a:	079b      	lsls	r3, r3, #30
 8006a6c:	f100 8103 	bmi.w	8006c76 <_printf_float+0x44a>
 8006a70:	68e0      	ldr	r0, [r4, #12]
 8006a72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a74:	4298      	cmp	r0, r3
 8006a76:	bfb8      	it	lt
 8006a78:	4618      	movlt	r0, r3
 8006a7a:	e734      	b.n	80068e6 <_printf_float+0xba>
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	4652      	mov	r2, sl
 8006a80:	4631      	mov	r1, r6
 8006a82:	4628      	mov	r0, r5
 8006a84:	47b8      	blx	r7
 8006a86:	3001      	adds	r0, #1
 8006a88:	f43f af2b 	beq.w	80068e2 <_printf_float+0xb6>
 8006a8c:	f109 0901 	add.w	r9, r9, #1
 8006a90:	e7e8      	b.n	8006a64 <_printf_float+0x238>
 8006a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	dc39      	bgt.n	8006b0c <_printf_float+0x2e0>
 8006a98:	4a1b      	ldr	r2, [pc, #108]	@ (8006b08 <_printf_float+0x2dc>)
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	4631      	mov	r1, r6
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b8      	blx	r7
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	f43f af1d 	beq.w	80068e2 <_printf_float+0xb6>
 8006aa8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006aac:	ea59 0303 	orrs.w	r3, r9, r3
 8006ab0:	d102      	bne.n	8006ab8 <_printf_float+0x28c>
 8006ab2:	6823      	ldr	r3, [r4, #0]
 8006ab4:	07d9      	lsls	r1, r3, #31
 8006ab6:	d5d7      	bpl.n	8006a68 <_printf_float+0x23c>
 8006ab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006abc:	4631      	mov	r1, r6
 8006abe:	4628      	mov	r0, r5
 8006ac0:	47b8      	blx	r7
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	f43f af0d 	beq.w	80068e2 <_printf_float+0xb6>
 8006ac8:	f04f 0a00 	mov.w	sl, #0
 8006acc:	f104 0b1a 	add.w	fp, r4, #26
 8006ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad2:	425b      	negs	r3, r3
 8006ad4:	4553      	cmp	r3, sl
 8006ad6:	dc01      	bgt.n	8006adc <_printf_float+0x2b0>
 8006ad8:	464b      	mov	r3, r9
 8006ada:	e793      	b.n	8006a04 <_printf_float+0x1d8>
 8006adc:	2301      	movs	r3, #1
 8006ade:	465a      	mov	r2, fp
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	f43f aefb 	beq.w	80068e2 <_printf_float+0xb6>
 8006aec:	f10a 0a01 	add.w	sl, sl, #1
 8006af0:	e7ee      	b.n	8006ad0 <_printf_float+0x2a4>
 8006af2:	bf00      	nop
 8006af4:	7fefffff 	.word	0x7fefffff
 8006af8:	0800a618 	.word	0x0800a618
 8006afc:	0800a614 	.word	0x0800a614
 8006b00:	0800a620 	.word	0x0800a620
 8006b04:	0800a61c 	.word	0x0800a61c
 8006b08:	0800a624 	.word	0x0800a624
 8006b0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b0e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b12:	4553      	cmp	r3, sl
 8006b14:	bfa8      	it	ge
 8006b16:	4653      	movge	r3, sl
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	4699      	mov	r9, r3
 8006b1c:	dc36      	bgt.n	8006b8c <_printf_float+0x360>
 8006b1e:	f04f 0b00 	mov.w	fp, #0
 8006b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b26:	f104 021a 	add.w	r2, r4, #26
 8006b2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b2c:	9306      	str	r3, [sp, #24]
 8006b2e:	eba3 0309 	sub.w	r3, r3, r9
 8006b32:	455b      	cmp	r3, fp
 8006b34:	dc31      	bgt.n	8006b9a <_printf_float+0x36e>
 8006b36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b38:	459a      	cmp	sl, r3
 8006b3a:	dc3a      	bgt.n	8006bb2 <_printf_float+0x386>
 8006b3c:	6823      	ldr	r3, [r4, #0]
 8006b3e:	07da      	lsls	r2, r3, #31
 8006b40:	d437      	bmi.n	8006bb2 <_printf_float+0x386>
 8006b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b44:	ebaa 0903 	sub.w	r9, sl, r3
 8006b48:	9b06      	ldr	r3, [sp, #24]
 8006b4a:	ebaa 0303 	sub.w	r3, sl, r3
 8006b4e:	4599      	cmp	r9, r3
 8006b50:	bfa8      	it	ge
 8006b52:	4699      	movge	r9, r3
 8006b54:	f1b9 0f00 	cmp.w	r9, #0
 8006b58:	dc33      	bgt.n	8006bc2 <_printf_float+0x396>
 8006b5a:	f04f 0800 	mov.w	r8, #0
 8006b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b62:	f104 0b1a 	add.w	fp, r4, #26
 8006b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b68:	ebaa 0303 	sub.w	r3, sl, r3
 8006b6c:	eba3 0309 	sub.w	r3, r3, r9
 8006b70:	4543      	cmp	r3, r8
 8006b72:	f77f af79 	ble.w	8006a68 <_printf_float+0x23c>
 8006b76:	2301      	movs	r3, #1
 8006b78:	465a      	mov	r2, fp
 8006b7a:	4631      	mov	r1, r6
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	47b8      	blx	r7
 8006b80:	3001      	adds	r0, #1
 8006b82:	f43f aeae 	beq.w	80068e2 <_printf_float+0xb6>
 8006b86:	f108 0801 	add.w	r8, r8, #1
 8006b8a:	e7ec      	b.n	8006b66 <_printf_float+0x33a>
 8006b8c:	4642      	mov	r2, r8
 8006b8e:	4631      	mov	r1, r6
 8006b90:	4628      	mov	r0, r5
 8006b92:	47b8      	blx	r7
 8006b94:	3001      	adds	r0, #1
 8006b96:	d1c2      	bne.n	8006b1e <_printf_float+0x2f2>
 8006b98:	e6a3      	b.n	80068e2 <_printf_float+0xb6>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4631      	mov	r1, r6
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	9206      	str	r2, [sp, #24]
 8006ba2:	47b8      	blx	r7
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	f43f ae9c 	beq.w	80068e2 <_printf_float+0xb6>
 8006baa:	9a06      	ldr	r2, [sp, #24]
 8006bac:	f10b 0b01 	add.w	fp, fp, #1
 8006bb0:	e7bb      	b.n	8006b2a <_printf_float+0x2fe>
 8006bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bb6:	4631      	mov	r1, r6
 8006bb8:	4628      	mov	r0, r5
 8006bba:	47b8      	blx	r7
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	d1c0      	bne.n	8006b42 <_printf_float+0x316>
 8006bc0:	e68f      	b.n	80068e2 <_printf_float+0xb6>
 8006bc2:	9a06      	ldr	r2, [sp, #24]
 8006bc4:	464b      	mov	r3, r9
 8006bc6:	4442      	add	r2, r8
 8006bc8:	4631      	mov	r1, r6
 8006bca:	4628      	mov	r0, r5
 8006bcc:	47b8      	blx	r7
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d1c3      	bne.n	8006b5a <_printf_float+0x32e>
 8006bd2:	e686      	b.n	80068e2 <_printf_float+0xb6>
 8006bd4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006bd8:	f1ba 0f01 	cmp.w	sl, #1
 8006bdc:	dc01      	bgt.n	8006be2 <_printf_float+0x3b6>
 8006bde:	07db      	lsls	r3, r3, #31
 8006be0:	d536      	bpl.n	8006c50 <_printf_float+0x424>
 8006be2:	2301      	movs	r3, #1
 8006be4:	4642      	mov	r2, r8
 8006be6:	4631      	mov	r1, r6
 8006be8:	4628      	mov	r0, r5
 8006bea:	47b8      	blx	r7
 8006bec:	3001      	adds	r0, #1
 8006bee:	f43f ae78 	beq.w	80068e2 <_printf_float+0xb6>
 8006bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	47b8      	blx	r7
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	f43f ae70 	beq.w	80068e2 <_printf_float+0xb6>
 8006c02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c06:	2200      	movs	r2, #0
 8006c08:	2300      	movs	r3, #0
 8006c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c0e:	f7f9 ff5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c12:	b9c0      	cbnz	r0, 8006c46 <_printf_float+0x41a>
 8006c14:	4653      	mov	r3, sl
 8006c16:	f108 0201 	add.w	r2, r8, #1
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	4628      	mov	r0, r5
 8006c1e:	47b8      	blx	r7
 8006c20:	3001      	adds	r0, #1
 8006c22:	d10c      	bne.n	8006c3e <_printf_float+0x412>
 8006c24:	e65d      	b.n	80068e2 <_printf_float+0xb6>
 8006c26:	2301      	movs	r3, #1
 8006c28:	465a      	mov	r2, fp
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	47b8      	blx	r7
 8006c30:	3001      	adds	r0, #1
 8006c32:	f43f ae56 	beq.w	80068e2 <_printf_float+0xb6>
 8006c36:	f108 0801 	add.w	r8, r8, #1
 8006c3a:	45d0      	cmp	r8, sl
 8006c3c:	dbf3      	blt.n	8006c26 <_printf_float+0x3fa>
 8006c3e:	464b      	mov	r3, r9
 8006c40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c44:	e6df      	b.n	8006a06 <_printf_float+0x1da>
 8006c46:	f04f 0800 	mov.w	r8, #0
 8006c4a:	f104 0b1a 	add.w	fp, r4, #26
 8006c4e:	e7f4      	b.n	8006c3a <_printf_float+0x40e>
 8006c50:	2301      	movs	r3, #1
 8006c52:	4642      	mov	r2, r8
 8006c54:	e7e1      	b.n	8006c1a <_printf_float+0x3ee>
 8006c56:	2301      	movs	r3, #1
 8006c58:	464a      	mov	r2, r9
 8006c5a:	4631      	mov	r1, r6
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	47b8      	blx	r7
 8006c60:	3001      	adds	r0, #1
 8006c62:	f43f ae3e 	beq.w	80068e2 <_printf_float+0xb6>
 8006c66:	f108 0801 	add.w	r8, r8, #1
 8006c6a:	68e3      	ldr	r3, [r4, #12]
 8006c6c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c6e:	1a5b      	subs	r3, r3, r1
 8006c70:	4543      	cmp	r3, r8
 8006c72:	dcf0      	bgt.n	8006c56 <_printf_float+0x42a>
 8006c74:	e6fc      	b.n	8006a70 <_printf_float+0x244>
 8006c76:	f04f 0800 	mov.w	r8, #0
 8006c7a:	f104 0919 	add.w	r9, r4, #25
 8006c7e:	e7f4      	b.n	8006c6a <_printf_float+0x43e>

08006c80 <_printf_common>:
 8006c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c84:	4616      	mov	r6, r2
 8006c86:	4698      	mov	r8, r3
 8006c88:	688a      	ldr	r2, [r1, #8]
 8006c8a:	690b      	ldr	r3, [r1, #16]
 8006c8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c90:	4293      	cmp	r3, r2
 8006c92:	bfb8      	it	lt
 8006c94:	4613      	movlt	r3, r2
 8006c96:	6033      	str	r3, [r6, #0]
 8006c98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c9c:	4607      	mov	r7, r0
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	b10a      	cbz	r2, 8006ca6 <_printf_common+0x26>
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	6033      	str	r3, [r6, #0]
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	0699      	lsls	r1, r3, #26
 8006caa:	bf42      	ittt	mi
 8006cac:	6833      	ldrmi	r3, [r6, #0]
 8006cae:	3302      	addmi	r3, #2
 8006cb0:	6033      	strmi	r3, [r6, #0]
 8006cb2:	6825      	ldr	r5, [r4, #0]
 8006cb4:	f015 0506 	ands.w	r5, r5, #6
 8006cb8:	d106      	bne.n	8006cc8 <_printf_common+0x48>
 8006cba:	f104 0a19 	add.w	sl, r4, #25
 8006cbe:	68e3      	ldr	r3, [r4, #12]
 8006cc0:	6832      	ldr	r2, [r6, #0]
 8006cc2:	1a9b      	subs	r3, r3, r2
 8006cc4:	42ab      	cmp	r3, r5
 8006cc6:	dc26      	bgt.n	8006d16 <_printf_common+0x96>
 8006cc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	3b00      	subs	r3, #0
 8006cd0:	bf18      	it	ne
 8006cd2:	2301      	movne	r3, #1
 8006cd4:	0692      	lsls	r2, r2, #26
 8006cd6:	d42b      	bmi.n	8006d30 <_printf_common+0xb0>
 8006cd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006cdc:	4641      	mov	r1, r8
 8006cde:	4638      	mov	r0, r7
 8006ce0:	47c8      	blx	r9
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d01e      	beq.n	8006d24 <_printf_common+0xa4>
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	6922      	ldr	r2, [r4, #16]
 8006cea:	f003 0306 	and.w	r3, r3, #6
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	bf02      	ittt	eq
 8006cf2:	68e5      	ldreq	r5, [r4, #12]
 8006cf4:	6833      	ldreq	r3, [r6, #0]
 8006cf6:	1aed      	subeq	r5, r5, r3
 8006cf8:	68a3      	ldr	r3, [r4, #8]
 8006cfa:	bf0c      	ite	eq
 8006cfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d00:	2500      	movne	r5, #0
 8006d02:	4293      	cmp	r3, r2
 8006d04:	bfc4      	itt	gt
 8006d06:	1a9b      	subgt	r3, r3, r2
 8006d08:	18ed      	addgt	r5, r5, r3
 8006d0a:	2600      	movs	r6, #0
 8006d0c:	341a      	adds	r4, #26
 8006d0e:	42b5      	cmp	r5, r6
 8006d10:	d11a      	bne.n	8006d48 <_printf_common+0xc8>
 8006d12:	2000      	movs	r0, #0
 8006d14:	e008      	b.n	8006d28 <_printf_common+0xa8>
 8006d16:	2301      	movs	r3, #1
 8006d18:	4652      	mov	r2, sl
 8006d1a:	4641      	mov	r1, r8
 8006d1c:	4638      	mov	r0, r7
 8006d1e:	47c8      	blx	r9
 8006d20:	3001      	adds	r0, #1
 8006d22:	d103      	bne.n	8006d2c <_printf_common+0xac>
 8006d24:	f04f 30ff 	mov.w	r0, #4294967295
 8006d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d2c:	3501      	adds	r5, #1
 8006d2e:	e7c6      	b.n	8006cbe <_printf_common+0x3e>
 8006d30:	18e1      	adds	r1, r4, r3
 8006d32:	1c5a      	adds	r2, r3, #1
 8006d34:	2030      	movs	r0, #48	@ 0x30
 8006d36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d3a:	4422      	add	r2, r4
 8006d3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d44:	3302      	adds	r3, #2
 8006d46:	e7c7      	b.n	8006cd8 <_printf_common+0x58>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	4622      	mov	r2, r4
 8006d4c:	4641      	mov	r1, r8
 8006d4e:	4638      	mov	r0, r7
 8006d50:	47c8      	blx	r9
 8006d52:	3001      	adds	r0, #1
 8006d54:	d0e6      	beq.n	8006d24 <_printf_common+0xa4>
 8006d56:	3601      	adds	r6, #1
 8006d58:	e7d9      	b.n	8006d0e <_printf_common+0x8e>
	...

08006d5c <_printf_i>:
 8006d5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d60:	7e0f      	ldrb	r7, [r1, #24]
 8006d62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d64:	2f78      	cmp	r7, #120	@ 0x78
 8006d66:	4691      	mov	r9, r2
 8006d68:	4680      	mov	r8, r0
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	469a      	mov	sl, r3
 8006d6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d72:	d807      	bhi.n	8006d84 <_printf_i+0x28>
 8006d74:	2f62      	cmp	r7, #98	@ 0x62
 8006d76:	d80a      	bhi.n	8006d8e <_printf_i+0x32>
 8006d78:	2f00      	cmp	r7, #0
 8006d7a:	f000 80d1 	beq.w	8006f20 <_printf_i+0x1c4>
 8006d7e:	2f58      	cmp	r7, #88	@ 0x58
 8006d80:	f000 80b8 	beq.w	8006ef4 <_printf_i+0x198>
 8006d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d8c:	e03a      	b.n	8006e04 <_printf_i+0xa8>
 8006d8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d92:	2b15      	cmp	r3, #21
 8006d94:	d8f6      	bhi.n	8006d84 <_printf_i+0x28>
 8006d96:	a101      	add	r1, pc, #4	@ (adr r1, 8006d9c <_printf_i+0x40>)
 8006d98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d9c:	08006df5 	.word	0x08006df5
 8006da0:	08006e09 	.word	0x08006e09
 8006da4:	08006d85 	.word	0x08006d85
 8006da8:	08006d85 	.word	0x08006d85
 8006dac:	08006d85 	.word	0x08006d85
 8006db0:	08006d85 	.word	0x08006d85
 8006db4:	08006e09 	.word	0x08006e09
 8006db8:	08006d85 	.word	0x08006d85
 8006dbc:	08006d85 	.word	0x08006d85
 8006dc0:	08006d85 	.word	0x08006d85
 8006dc4:	08006d85 	.word	0x08006d85
 8006dc8:	08006f07 	.word	0x08006f07
 8006dcc:	08006e33 	.word	0x08006e33
 8006dd0:	08006ec1 	.word	0x08006ec1
 8006dd4:	08006d85 	.word	0x08006d85
 8006dd8:	08006d85 	.word	0x08006d85
 8006ddc:	08006f29 	.word	0x08006f29
 8006de0:	08006d85 	.word	0x08006d85
 8006de4:	08006e33 	.word	0x08006e33
 8006de8:	08006d85 	.word	0x08006d85
 8006dec:	08006d85 	.word	0x08006d85
 8006df0:	08006ec9 	.word	0x08006ec9
 8006df4:	6833      	ldr	r3, [r6, #0]
 8006df6:	1d1a      	adds	r2, r3, #4
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6032      	str	r2, [r6, #0]
 8006dfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e04:	2301      	movs	r3, #1
 8006e06:	e09c      	b.n	8006f42 <_printf_i+0x1e6>
 8006e08:	6833      	ldr	r3, [r6, #0]
 8006e0a:	6820      	ldr	r0, [r4, #0]
 8006e0c:	1d19      	adds	r1, r3, #4
 8006e0e:	6031      	str	r1, [r6, #0]
 8006e10:	0606      	lsls	r6, r0, #24
 8006e12:	d501      	bpl.n	8006e18 <_printf_i+0xbc>
 8006e14:	681d      	ldr	r5, [r3, #0]
 8006e16:	e003      	b.n	8006e20 <_printf_i+0xc4>
 8006e18:	0645      	lsls	r5, r0, #25
 8006e1a:	d5fb      	bpl.n	8006e14 <_printf_i+0xb8>
 8006e1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e20:	2d00      	cmp	r5, #0
 8006e22:	da03      	bge.n	8006e2c <_printf_i+0xd0>
 8006e24:	232d      	movs	r3, #45	@ 0x2d
 8006e26:	426d      	negs	r5, r5
 8006e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e2c:	4858      	ldr	r0, [pc, #352]	@ (8006f90 <_printf_i+0x234>)
 8006e2e:	230a      	movs	r3, #10
 8006e30:	e011      	b.n	8006e56 <_printf_i+0xfa>
 8006e32:	6821      	ldr	r1, [r4, #0]
 8006e34:	6833      	ldr	r3, [r6, #0]
 8006e36:	0608      	lsls	r0, r1, #24
 8006e38:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e3c:	d402      	bmi.n	8006e44 <_printf_i+0xe8>
 8006e3e:	0649      	lsls	r1, r1, #25
 8006e40:	bf48      	it	mi
 8006e42:	b2ad      	uxthmi	r5, r5
 8006e44:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e46:	4852      	ldr	r0, [pc, #328]	@ (8006f90 <_printf_i+0x234>)
 8006e48:	6033      	str	r3, [r6, #0]
 8006e4a:	bf14      	ite	ne
 8006e4c:	230a      	movne	r3, #10
 8006e4e:	2308      	moveq	r3, #8
 8006e50:	2100      	movs	r1, #0
 8006e52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e56:	6866      	ldr	r6, [r4, #4]
 8006e58:	60a6      	str	r6, [r4, #8]
 8006e5a:	2e00      	cmp	r6, #0
 8006e5c:	db05      	blt.n	8006e6a <_printf_i+0x10e>
 8006e5e:	6821      	ldr	r1, [r4, #0]
 8006e60:	432e      	orrs	r6, r5
 8006e62:	f021 0104 	bic.w	r1, r1, #4
 8006e66:	6021      	str	r1, [r4, #0]
 8006e68:	d04b      	beq.n	8006f02 <_printf_i+0x1a6>
 8006e6a:	4616      	mov	r6, r2
 8006e6c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e70:	fb03 5711 	mls	r7, r3, r1, r5
 8006e74:	5dc7      	ldrb	r7, [r0, r7]
 8006e76:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e7a:	462f      	mov	r7, r5
 8006e7c:	42bb      	cmp	r3, r7
 8006e7e:	460d      	mov	r5, r1
 8006e80:	d9f4      	bls.n	8006e6c <_printf_i+0x110>
 8006e82:	2b08      	cmp	r3, #8
 8006e84:	d10b      	bne.n	8006e9e <_printf_i+0x142>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	07df      	lsls	r7, r3, #31
 8006e8a:	d508      	bpl.n	8006e9e <_printf_i+0x142>
 8006e8c:	6923      	ldr	r3, [r4, #16]
 8006e8e:	6861      	ldr	r1, [r4, #4]
 8006e90:	4299      	cmp	r1, r3
 8006e92:	bfde      	ittt	le
 8006e94:	2330      	movle	r3, #48	@ 0x30
 8006e96:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e9a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e9e:	1b92      	subs	r2, r2, r6
 8006ea0:	6122      	str	r2, [r4, #16]
 8006ea2:	f8cd a000 	str.w	sl, [sp]
 8006ea6:	464b      	mov	r3, r9
 8006ea8:	aa03      	add	r2, sp, #12
 8006eaa:	4621      	mov	r1, r4
 8006eac:	4640      	mov	r0, r8
 8006eae:	f7ff fee7 	bl	8006c80 <_printf_common>
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d14a      	bne.n	8006f4c <_printf_i+0x1f0>
 8006eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eba:	b004      	add	sp, #16
 8006ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec0:	6823      	ldr	r3, [r4, #0]
 8006ec2:	f043 0320 	orr.w	r3, r3, #32
 8006ec6:	6023      	str	r3, [r4, #0]
 8006ec8:	4832      	ldr	r0, [pc, #200]	@ (8006f94 <_printf_i+0x238>)
 8006eca:	2778      	movs	r7, #120	@ 0x78
 8006ecc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ed0:	6823      	ldr	r3, [r4, #0]
 8006ed2:	6831      	ldr	r1, [r6, #0]
 8006ed4:	061f      	lsls	r7, r3, #24
 8006ed6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006eda:	d402      	bmi.n	8006ee2 <_printf_i+0x186>
 8006edc:	065f      	lsls	r7, r3, #25
 8006ede:	bf48      	it	mi
 8006ee0:	b2ad      	uxthmi	r5, r5
 8006ee2:	6031      	str	r1, [r6, #0]
 8006ee4:	07d9      	lsls	r1, r3, #31
 8006ee6:	bf44      	itt	mi
 8006ee8:	f043 0320 	orrmi.w	r3, r3, #32
 8006eec:	6023      	strmi	r3, [r4, #0]
 8006eee:	b11d      	cbz	r5, 8006ef8 <_printf_i+0x19c>
 8006ef0:	2310      	movs	r3, #16
 8006ef2:	e7ad      	b.n	8006e50 <_printf_i+0xf4>
 8006ef4:	4826      	ldr	r0, [pc, #152]	@ (8006f90 <_printf_i+0x234>)
 8006ef6:	e7e9      	b.n	8006ecc <_printf_i+0x170>
 8006ef8:	6823      	ldr	r3, [r4, #0]
 8006efa:	f023 0320 	bic.w	r3, r3, #32
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	e7f6      	b.n	8006ef0 <_printf_i+0x194>
 8006f02:	4616      	mov	r6, r2
 8006f04:	e7bd      	b.n	8006e82 <_printf_i+0x126>
 8006f06:	6833      	ldr	r3, [r6, #0]
 8006f08:	6825      	ldr	r5, [r4, #0]
 8006f0a:	6961      	ldr	r1, [r4, #20]
 8006f0c:	1d18      	adds	r0, r3, #4
 8006f0e:	6030      	str	r0, [r6, #0]
 8006f10:	062e      	lsls	r6, r5, #24
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	d501      	bpl.n	8006f1a <_printf_i+0x1be>
 8006f16:	6019      	str	r1, [r3, #0]
 8006f18:	e002      	b.n	8006f20 <_printf_i+0x1c4>
 8006f1a:	0668      	lsls	r0, r5, #25
 8006f1c:	d5fb      	bpl.n	8006f16 <_printf_i+0x1ba>
 8006f1e:	8019      	strh	r1, [r3, #0]
 8006f20:	2300      	movs	r3, #0
 8006f22:	6123      	str	r3, [r4, #16]
 8006f24:	4616      	mov	r6, r2
 8006f26:	e7bc      	b.n	8006ea2 <_printf_i+0x146>
 8006f28:	6833      	ldr	r3, [r6, #0]
 8006f2a:	1d1a      	adds	r2, r3, #4
 8006f2c:	6032      	str	r2, [r6, #0]
 8006f2e:	681e      	ldr	r6, [r3, #0]
 8006f30:	6862      	ldr	r2, [r4, #4]
 8006f32:	2100      	movs	r1, #0
 8006f34:	4630      	mov	r0, r6
 8006f36:	f7f9 f94b 	bl	80001d0 <memchr>
 8006f3a:	b108      	cbz	r0, 8006f40 <_printf_i+0x1e4>
 8006f3c:	1b80      	subs	r0, r0, r6
 8006f3e:	6060      	str	r0, [r4, #4]
 8006f40:	6863      	ldr	r3, [r4, #4]
 8006f42:	6123      	str	r3, [r4, #16]
 8006f44:	2300      	movs	r3, #0
 8006f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f4a:	e7aa      	b.n	8006ea2 <_printf_i+0x146>
 8006f4c:	6923      	ldr	r3, [r4, #16]
 8006f4e:	4632      	mov	r2, r6
 8006f50:	4649      	mov	r1, r9
 8006f52:	4640      	mov	r0, r8
 8006f54:	47d0      	blx	sl
 8006f56:	3001      	adds	r0, #1
 8006f58:	d0ad      	beq.n	8006eb6 <_printf_i+0x15a>
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	079b      	lsls	r3, r3, #30
 8006f5e:	d413      	bmi.n	8006f88 <_printf_i+0x22c>
 8006f60:	68e0      	ldr	r0, [r4, #12]
 8006f62:	9b03      	ldr	r3, [sp, #12]
 8006f64:	4298      	cmp	r0, r3
 8006f66:	bfb8      	it	lt
 8006f68:	4618      	movlt	r0, r3
 8006f6a:	e7a6      	b.n	8006eba <_printf_i+0x15e>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	4632      	mov	r2, r6
 8006f70:	4649      	mov	r1, r9
 8006f72:	4640      	mov	r0, r8
 8006f74:	47d0      	blx	sl
 8006f76:	3001      	adds	r0, #1
 8006f78:	d09d      	beq.n	8006eb6 <_printf_i+0x15a>
 8006f7a:	3501      	adds	r5, #1
 8006f7c:	68e3      	ldr	r3, [r4, #12]
 8006f7e:	9903      	ldr	r1, [sp, #12]
 8006f80:	1a5b      	subs	r3, r3, r1
 8006f82:	42ab      	cmp	r3, r5
 8006f84:	dcf2      	bgt.n	8006f6c <_printf_i+0x210>
 8006f86:	e7eb      	b.n	8006f60 <_printf_i+0x204>
 8006f88:	2500      	movs	r5, #0
 8006f8a:	f104 0619 	add.w	r6, r4, #25
 8006f8e:	e7f5      	b.n	8006f7c <_printf_i+0x220>
 8006f90:	0800a626 	.word	0x0800a626
 8006f94:	0800a637 	.word	0x0800a637

08006f98 <std>:
 8006f98:	2300      	movs	r3, #0
 8006f9a:	b510      	push	{r4, lr}
 8006f9c:	4604      	mov	r4, r0
 8006f9e:	e9c0 3300 	strd	r3, r3, [r0]
 8006fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fa6:	6083      	str	r3, [r0, #8]
 8006fa8:	8181      	strh	r1, [r0, #12]
 8006faa:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fac:	81c2      	strh	r2, [r0, #14]
 8006fae:	6183      	str	r3, [r0, #24]
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	2208      	movs	r2, #8
 8006fb4:	305c      	adds	r0, #92	@ 0x5c
 8006fb6:	f000 f9ab 	bl	8007310 <memset>
 8006fba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <std+0x58>)
 8006fbc:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff4 <std+0x5c>)
 8006fc0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff8 <std+0x60>)
 8006fc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8006ffc <std+0x64>)
 8006fc8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fca:	4b0d      	ldr	r3, [pc, #52]	@ (8007000 <std+0x68>)
 8006fcc:	6224      	str	r4, [r4, #32]
 8006fce:	429c      	cmp	r4, r3
 8006fd0:	d006      	beq.n	8006fe0 <std+0x48>
 8006fd2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fd6:	4294      	cmp	r4, r2
 8006fd8:	d002      	beq.n	8006fe0 <std+0x48>
 8006fda:	33d0      	adds	r3, #208	@ 0xd0
 8006fdc:	429c      	cmp	r4, r3
 8006fde:	d105      	bne.n	8006fec <std+0x54>
 8006fe0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fe8:	f000 ba0e 	b.w	8007408 <__retarget_lock_init_recursive>
 8006fec:	bd10      	pop	{r4, pc}
 8006fee:	bf00      	nop
 8006ff0:	08007161 	.word	0x08007161
 8006ff4:	08007183 	.word	0x08007183
 8006ff8:	080071bb 	.word	0x080071bb
 8006ffc:	080071df 	.word	0x080071df
 8007000:	20000810 	.word	0x20000810

08007004 <stdio_exit_handler>:
 8007004:	4a02      	ldr	r2, [pc, #8]	@ (8007010 <stdio_exit_handler+0xc>)
 8007006:	4903      	ldr	r1, [pc, #12]	@ (8007014 <stdio_exit_handler+0x10>)
 8007008:	4803      	ldr	r0, [pc, #12]	@ (8007018 <stdio_exit_handler+0x14>)
 800700a:	f000 b869 	b.w	80070e0 <_fwalk_sglue>
 800700e:	bf00      	nop
 8007010:	2000000c 	.word	0x2000000c
 8007014:	08009011 	.word	0x08009011
 8007018:	2000001c 	.word	0x2000001c

0800701c <cleanup_stdio>:
 800701c:	6841      	ldr	r1, [r0, #4]
 800701e:	4b0c      	ldr	r3, [pc, #48]	@ (8007050 <cleanup_stdio+0x34>)
 8007020:	4299      	cmp	r1, r3
 8007022:	b510      	push	{r4, lr}
 8007024:	4604      	mov	r4, r0
 8007026:	d001      	beq.n	800702c <cleanup_stdio+0x10>
 8007028:	f001 fff2 	bl	8009010 <_fflush_r>
 800702c:	68a1      	ldr	r1, [r4, #8]
 800702e:	4b09      	ldr	r3, [pc, #36]	@ (8007054 <cleanup_stdio+0x38>)
 8007030:	4299      	cmp	r1, r3
 8007032:	d002      	beq.n	800703a <cleanup_stdio+0x1e>
 8007034:	4620      	mov	r0, r4
 8007036:	f001 ffeb 	bl	8009010 <_fflush_r>
 800703a:	68e1      	ldr	r1, [r4, #12]
 800703c:	4b06      	ldr	r3, [pc, #24]	@ (8007058 <cleanup_stdio+0x3c>)
 800703e:	4299      	cmp	r1, r3
 8007040:	d004      	beq.n	800704c <cleanup_stdio+0x30>
 8007042:	4620      	mov	r0, r4
 8007044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007048:	f001 bfe2 	b.w	8009010 <_fflush_r>
 800704c:	bd10      	pop	{r4, pc}
 800704e:	bf00      	nop
 8007050:	20000810 	.word	0x20000810
 8007054:	20000878 	.word	0x20000878
 8007058:	200008e0 	.word	0x200008e0

0800705c <global_stdio_init.part.0>:
 800705c:	b510      	push	{r4, lr}
 800705e:	4b0b      	ldr	r3, [pc, #44]	@ (800708c <global_stdio_init.part.0+0x30>)
 8007060:	4c0b      	ldr	r4, [pc, #44]	@ (8007090 <global_stdio_init.part.0+0x34>)
 8007062:	4a0c      	ldr	r2, [pc, #48]	@ (8007094 <global_stdio_init.part.0+0x38>)
 8007064:	601a      	str	r2, [r3, #0]
 8007066:	4620      	mov	r0, r4
 8007068:	2200      	movs	r2, #0
 800706a:	2104      	movs	r1, #4
 800706c:	f7ff ff94 	bl	8006f98 <std>
 8007070:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007074:	2201      	movs	r2, #1
 8007076:	2109      	movs	r1, #9
 8007078:	f7ff ff8e 	bl	8006f98 <std>
 800707c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007080:	2202      	movs	r2, #2
 8007082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007086:	2112      	movs	r1, #18
 8007088:	f7ff bf86 	b.w	8006f98 <std>
 800708c:	20000948 	.word	0x20000948
 8007090:	20000810 	.word	0x20000810
 8007094:	08007005 	.word	0x08007005

08007098 <__sfp_lock_acquire>:
 8007098:	4801      	ldr	r0, [pc, #4]	@ (80070a0 <__sfp_lock_acquire+0x8>)
 800709a:	f000 b9b6 	b.w	800740a <__retarget_lock_acquire_recursive>
 800709e:	bf00      	nop
 80070a0:	20000951 	.word	0x20000951

080070a4 <__sfp_lock_release>:
 80070a4:	4801      	ldr	r0, [pc, #4]	@ (80070ac <__sfp_lock_release+0x8>)
 80070a6:	f000 b9b1 	b.w	800740c <__retarget_lock_release_recursive>
 80070aa:	bf00      	nop
 80070ac:	20000951 	.word	0x20000951

080070b0 <__sinit>:
 80070b0:	b510      	push	{r4, lr}
 80070b2:	4604      	mov	r4, r0
 80070b4:	f7ff fff0 	bl	8007098 <__sfp_lock_acquire>
 80070b8:	6a23      	ldr	r3, [r4, #32]
 80070ba:	b11b      	cbz	r3, 80070c4 <__sinit+0x14>
 80070bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c0:	f7ff bff0 	b.w	80070a4 <__sfp_lock_release>
 80070c4:	4b04      	ldr	r3, [pc, #16]	@ (80070d8 <__sinit+0x28>)
 80070c6:	6223      	str	r3, [r4, #32]
 80070c8:	4b04      	ldr	r3, [pc, #16]	@ (80070dc <__sinit+0x2c>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1f5      	bne.n	80070bc <__sinit+0xc>
 80070d0:	f7ff ffc4 	bl	800705c <global_stdio_init.part.0>
 80070d4:	e7f2      	b.n	80070bc <__sinit+0xc>
 80070d6:	bf00      	nop
 80070d8:	0800701d 	.word	0x0800701d
 80070dc:	20000948 	.word	0x20000948

080070e0 <_fwalk_sglue>:
 80070e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070e4:	4607      	mov	r7, r0
 80070e6:	4688      	mov	r8, r1
 80070e8:	4614      	mov	r4, r2
 80070ea:	2600      	movs	r6, #0
 80070ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070f0:	f1b9 0901 	subs.w	r9, r9, #1
 80070f4:	d505      	bpl.n	8007102 <_fwalk_sglue+0x22>
 80070f6:	6824      	ldr	r4, [r4, #0]
 80070f8:	2c00      	cmp	r4, #0
 80070fa:	d1f7      	bne.n	80070ec <_fwalk_sglue+0xc>
 80070fc:	4630      	mov	r0, r6
 80070fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007102:	89ab      	ldrh	r3, [r5, #12]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d907      	bls.n	8007118 <_fwalk_sglue+0x38>
 8007108:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800710c:	3301      	adds	r3, #1
 800710e:	d003      	beq.n	8007118 <_fwalk_sglue+0x38>
 8007110:	4629      	mov	r1, r5
 8007112:	4638      	mov	r0, r7
 8007114:	47c0      	blx	r8
 8007116:	4306      	orrs	r6, r0
 8007118:	3568      	adds	r5, #104	@ 0x68
 800711a:	e7e9      	b.n	80070f0 <_fwalk_sglue+0x10>

0800711c <siprintf>:
 800711c:	b40e      	push	{r1, r2, r3}
 800711e:	b510      	push	{r4, lr}
 8007120:	b09d      	sub	sp, #116	@ 0x74
 8007122:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	9006      	str	r0, [sp, #24]
 8007128:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800712c:	480a      	ldr	r0, [pc, #40]	@ (8007158 <siprintf+0x3c>)
 800712e:	9107      	str	r1, [sp, #28]
 8007130:	9104      	str	r1, [sp, #16]
 8007132:	490a      	ldr	r1, [pc, #40]	@ (800715c <siprintf+0x40>)
 8007134:	f853 2b04 	ldr.w	r2, [r3], #4
 8007138:	9105      	str	r1, [sp, #20]
 800713a:	2400      	movs	r4, #0
 800713c:	a902      	add	r1, sp, #8
 800713e:	6800      	ldr	r0, [r0, #0]
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007144:	f001 fca2 	bl	8008a8c <_svfiprintf_r>
 8007148:	9b02      	ldr	r3, [sp, #8]
 800714a:	701c      	strb	r4, [r3, #0]
 800714c:	b01d      	add	sp, #116	@ 0x74
 800714e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007152:	b003      	add	sp, #12
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	20000018 	.word	0x20000018
 800715c:	ffff0208 	.word	0xffff0208

08007160 <__sread>:
 8007160:	b510      	push	{r4, lr}
 8007162:	460c      	mov	r4, r1
 8007164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007168:	f000 f900 	bl	800736c <_read_r>
 800716c:	2800      	cmp	r0, #0
 800716e:	bfab      	itete	ge
 8007170:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007172:	89a3      	ldrhlt	r3, [r4, #12]
 8007174:	181b      	addge	r3, r3, r0
 8007176:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800717a:	bfac      	ite	ge
 800717c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800717e:	81a3      	strhlt	r3, [r4, #12]
 8007180:	bd10      	pop	{r4, pc}

08007182 <__swrite>:
 8007182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007186:	461f      	mov	r7, r3
 8007188:	898b      	ldrh	r3, [r1, #12]
 800718a:	05db      	lsls	r3, r3, #23
 800718c:	4605      	mov	r5, r0
 800718e:	460c      	mov	r4, r1
 8007190:	4616      	mov	r6, r2
 8007192:	d505      	bpl.n	80071a0 <__swrite+0x1e>
 8007194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007198:	2302      	movs	r3, #2
 800719a:	2200      	movs	r2, #0
 800719c:	f000 f8d4 	bl	8007348 <_lseek_r>
 80071a0:	89a3      	ldrh	r3, [r4, #12]
 80071a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071aa:	81a3      	strh	r3, [r4, #12]
 80071ac:	4632      	mov	r2, r6
 80071ae:	463b      	mov	r3, r7
 80071b0:	4628      	mov	r0, r5
 80071b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071b6:	f000 b8eb 	b.w	8007390 <_write_r>

080071ba <__sseek>:
 80071ba:	b510      	push	{r4, lr}
 80071bc:	460c      	mov	r4, r1
 80071be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c2:	f000 f8c1 	bl	8007348 <_lseek_r>
 80071c6:	1c43      	adds	r3, r0, #1
 80071c8:	89a3      	ldrh	r3, [r4, #12]
 80071ca:	bf15      	itete	ne
 80071cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071d6:	81a3      	strheq	r3, [r4, #12]
 80071d8:	bf18      	it	ne
 80071da:	81a3      	strhne	r3, [r4, #12]
 80071dc:	bd10      	pop	{r4, pc}

080071de <__sclose>:
 80071de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071e2:	f000 b8a1 	b.w	8007328 <_close_r>

080071e6 <__swbuf_r>:
 80071e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e8:	460e      	mov	r6, r1
 80071ea:	4614      	mov	r4, r2
 80071ec:	4605      	mov	r5, r0
 80071ee:	b118      	cbz	r0, 80071f8 <__swbuf_r+0x12>
 80071f0:	6a03      	ldr	r3, [r0, #32]
 80071f2:	b90b      	cbnz	r3, 80071f8 <__swbuf_r+0x12>
 80071f4:	f7ff ff5c 	bl	80070b0 <__sinit>
 80071f8:	69a3      	ldr	r3, [r4, #24]
 80071fa:	60a3      	str	r3, [r4, #8]
 80071fc:	89a3      	ldrh	r3, [r4, #12]
 80071fe:	071a      	lsls	r2, r3, #28
 8007200:	d501      	bpl.n	8007206 <__swbuf_r+0x20>
 8007202:	6923      	ldr	r3, [r4, #16]
 8007204:	b943      	cbnz	r3, 8007218 <__swbuf_r+0x32>
 8007206:	4621      	mov	r1, r4
 8007208:	4628      	mov	r0, r5
 800720a:	f000 f82b 	bl	8007264 <__swsetup_r>
 800720e:	b118      	cbz	r0, 8007218 <__swbuf_r+0x32>
 8007210:	f04f 37ff 	mov.w	r7, #4294967295
 8007214:	4638      	mov	r0, r7
 8007216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	6922      	ldr	r2, [r4, #16]
 800721c:	1a98      	subs	r0, r3, r2
 800721e:	6963      	ldr	r3, [r4, #20]
 8007220:	b2f6      	uxtb	r6, r6
 8007222:	4283      	cmp	r3, r0
 8007224:	4637      	mov	r7, r6
 8007226:	dc05      	bgt.n	8007234 <__swbuf_r+0x4e>
 8007228:	4621      	mov	r1, r4
 800722a:	4628      	mov	r0, r5
 800722c:	f001 fef0 	bl	8009010 <_fflush_r>
 8007230:	2800      	cmp	r0, #0
 8007232:	d1ed      	bne.n	8007210 <__swbuf_r+0x2a>
 8007234:	68a3      	ldr	r3, [r4, #8]
 8007236:	3b01      	subs	r3, #1
 8007238:	60a3      	str	r3, [r4, #8]
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	6022      	str	r2, [r4, #0]
 8007240:	701e      	strb	r6, [r3, #0]
 8007242:	6962      	ldr	r2, [r4, #20]
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	429a      	cmp	r2, r3
 8007248:	d004      	beq.n	8007254 <__swbuf_r+0x6e>
 800724a:	89a3      	ldrh	r3, [r4, #12]
 800724c:	07db      	lsls	r3, r3, #31
 800724e:	d5e1      	bpl.n	8007214 <__swbuf_r+0x2e>
 8007250:	2e0a      	cmp	r6, #10
 8007252:	d1df      	bne.n	8007214 <__swbuf_r+0x2e>
 8007254:	4621      	mov	r1, r4
 8007256:	4628      	mov	r0, r5
 8007258:	f001 feda 	bl	8009010 <_fflush_r>
 800725c:	2800      	cmp	r0, #0
 800725e:	d0d9      	beq.n	8007214 <__swbuf_r+0x2e>
 8007260:	e7d6      	b.n	8007210 <__swbuf_r+0x2a>
	...

08007264 <__swsetup_r>:
 8007264:	b538      	push	{r3, r4, r5, lr}
 8007266:	4b29      	ldr	r3, [pc, #164]	@ (800730c <__swsetup_r+0xa8>)
 8007268:	4605      	mov	r5, r0
 800726a:	6818      	ldr	r0, [r3, #0]
 800726c:	460c      	mov	r4, r1
 800726e:	b118      	cbz	r0, 8007278 <__swsetup_r+0x14>
 8007270:	6a03      	ldr	r3, [r0, #32]
 8007272:	b90b      	cbnz	r3, 8007278 <__swsetup_r+0x14>
 8007274:	f7ff ff1c 	bl	80070b0 <__sinit>
 8007278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800727c:	0719      	lsls	r1, r3, #28
 800727e:	d422      	bmi.n	80072c6 <__swsetup_r+0x62>
 8007280:	06da      	lsls	r2, r3, #27
 8007282:	d407      	bmi.n	8007294 <__swsetup_r+0x30>
 8007284:	2209      	movs	r2, #9
 8007286:	602a      	str	r2, [r5, #0]
 8007288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	f04f 30ff 	mov.w	r0, #4294967295
 8007292:	e033      	b.n	80072fc <__swsetup_r+0x98>
 8007294:	0758      	lsls	r0, r3, #29
 8007296:	d512      	bpl.n	80072be <__swsetup_r+0x5a>
 8007298:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800729a:	b141      	cbz	r1, 80072ae <__swsetup_r+0x4a>
 800729c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072a0:	4299      	cmp	r1, r3
 80072a2:	d002      	beq.n	80072aa <__swsetup_r+0x46>
 80072a4:	4628      	mov	r0, r5
 80072a6:	f000 ff1b 	bl	80080e0 <_free_r>
 80072aa:	2300      	movs	r3, #0
 80072ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80072b4:	81a3      	strh	r3, [r4, #12]
 80072b6:	2300      	movs	r3, #0
 80072b8:	6063      	str	r3, [r4, #4]
 80072ba:	6923      	ldr	r3, [r4, #16]
 80072bc:	6023      	str	r3, [r4, #0]
 80072be:	89a3      	ldrh	r3, [r4, #12]
 80072c0:	f043 0308 	orr.w	r3, r3, #8
 80072c4:	81a3      	strh	r3, [r4, #12]
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	b94b      	cbnz	r3, 80072de <__swsetup_r+0x7a>
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80072d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d4:	d003      	beq.n	80072de <__swsetup_r+0x7a>
 80072d6:	4621      	mov	r1, r4
 80072d8:	4628      	mov	r0, r5
 80072da:	f001 fee7 	bl	80090ac <__smakebuf_r>
 80072de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072e2:	f013 0201 	ands.w	r2, r3, #1
 80072e6:	d00a      	beq.n	80072fe <__swsetup_r+0x9a>
 80072e8:	2200      	movs	r2, #0
 80072ea:	60a2      	str	r2, [r4, #8]
 80072ec:	6962      	ldr	r2, [r4, #20]
 80072ee:	4252      	negs	r2, r2
 80072f0:	61a2      	str	r2, [r4, #24]
 80072f2:	6922      	ldr	r2, [r4, #16]
 80072f4:	b942      	cbnz	r2, 8007308 <__swsetup_r+0xa4>
 80072f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80072fa:	d1c5      	bne.n	8007288 <__swsetup_r+0x24>
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	0799      	lsls	r1, r3, #30
 8007300:	bf58      	it	pl
 8007302:	6962      	ldrpl	r2, [r4, #20]
 8007304:	60a2      	str	r2, [r4, #8]
 8007306:	e7f4      	b.n	80072f2 <__swsetup_r+0x8e>
 8007308:	2000      	movs	r0, #0
 800730a:	e7f7      	b.n	80072fc <__swsetup_r+0x98>
 800730c:	20000018 	.word	0x20000018

08007310 <memset>:
 8007310:	4402      	add	r2, r0
 8007312:	4603      	mov	r3, r0
 8007314:	4293      	cmp	r3, r2
 8007316:	d100      	bne.n	800731a <memset+0xa>
 8007318:	4770      	bx	lr
 800731a:	f803 1b01 	strb.w	r1, [r3], #1
 800731e:	e7f9      	b.n	8007314 <memset+0x4>

08007320 <_localeconv_r>:
 8007320:	4800      	ldr	r0, [pc, #0]	@ (8007324 <_localeconv_r+0x4>)
 8007322:	4770      	bx	lr
 8007324:	20000158 	.word	0x20000158

08007328 <_close_r>:
 8007328:	b538      	push	{r3, r4, r5, lr}
 800732a:	4d06      	ldr	r5, [pc, #24]	@ (8007344 <_close_r+0x1c>)
 800732c:	2300      	movs	r3, #0
 800732e:	4604      	mov	r4, r0
 8007330:	4608      	mov	r0, r1
 8007332:	602b      	str	r3, [r5, #0]
 8007334:	f7fa fce1 	bl	8001cfa <_close>
 8007338:	1c43      	adds	r3, r0, #1
 800733a:	d102      	bne.n	8007342 <_close_r+0x1a>
 800733c:	682b      	ldr	r3, [r5, #0]
 800733e:	b103      	cbz	r3, 8007342 <_close_r+0x1a>
 8007340:	6023      	str	r3, [r4, #0]
 8007342:	bd38      	pop	{r3, r4, r5, pc}
 8007344:	2000094c 	.word	0x2000094c

08007348 <_lseek_r>:
 8007348:	b538      	push	{r3, r4, r5, lr}
 800734a:	4d07      	ldr	r5, [pc, #28]	@ (8007368 <_lseek_r+0x20>)
 800734c:	4604      	mov	r4, r0
 800734e:	4608      	mov	r0, r1
 8007350:	4611      	mov	r1, r2
 8007352:	2200      	movs	r2, #0
 8007354:	602a      	str	r2, [r5, #0]
 8007356:	461a      	mov	r2, r3
 8007358:	f7fa fcf6 	bl	8001d48 <_lseek>
 800735c:	1c43      	adds	r3, r0, #1
 800735e:	d102      	bne.n	8007366 <_lseek_r+0x1e>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	b103      	cbz	r3, 8007366 <_lseek_r+0x1e>
 8007364:	6023      	str	r3, [r4, #0]
 8007366:	bd38      	pop	{r3, r4, r5, pc}
 8007368:	2000094c 	.word	0x2000094c

0800736c <_read_r>:
 800736c:	b538      	push	{r3, r4, r5, lr}
 800736e:	4d07      	ldr	r5, [pc, #28]	@ (800738c <_read_r+0x20>)
 8007370:	4604      	mov	r4, r0
 8007372:	4608      	mov	r0, r1
 8007374:	4611      	mov	r1, r2
 8007376:	2200      	movs	r2, #0
 8007378:	602a      	str	r2, [r5, #0]
 800737a:	461a      	mov	r2, r3
 800737c:	f7fa fc84 	bl	8001c88 <_read>
 8007380:	1c43      	adds	r3, r0, #1
 8007382:	d102      	bne.n	800738a <_read_r+0x1e>
 8007384:	682b      	ldr	r3, [r5, #0]
 8007386:	b103      	cbz	r3, 800738a <_read_r+0x1e>
 8007388:	6023      	str	r3, [r4, #0]
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	2000094c 	.word	0x2000094c

08007390 <_write_r>:
 8007390:	b538      	push	{r3, r4, r5, lr}
 8007392:	4d07      	ldr	r5, [pc, #28]	@ (80073b0 <_write_r+0x20>)
 8007394:	4604      	mov	r4, r0
 8007396:	4608      	mov	r0, r1
 8007398:	4611      	mov	r1, r2
 800739a:	2200      	movs	r2, #0
 800739c:	602a      	str	r2, [r5, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	f7fa fc8f 	bl	8001cc2 <_write>
 80073a4:	1c43      	adds	r3, r0, #1
 80073a6:	d102      	bne.n	80073ae <_write_r+0x1e>
 80073a8:	682b      	ldr	r3, [r5, #0]
 80073aa:	b103      	cbz	r3, 80073ae <_write_r+0x1e>
 80073ac:	6023      	str	r3, [r4, #0]
 80073ae:	bd38      	pop	{r3, r4, r5, pc}
 80073b0:	2000094c 	.word	0x2000094c

080073b4 <__errno>:
 80073b4:	4b01      	ldr	r3, [pc, #4]	@ (80073bc <__errno+0x8>)
 80073b6:	6818      	ldr	r0, [r3, #0]
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	20000018 	.word	0x20000018

080073c0 <__libc_init_array>:
 80073c0:	b570      	push	{r4, r5, r6, lr}
 80073c2:	4d0d      	ldr	r5, [pc, #52]	@ (80073f8 <__libc_init_array+0x38>)
 80073c4:	4c0d      	ldr	r4, [pc, #52]	@ (80073fc <__libc_init_array+0x3c>)
 80073c6:	1b64      	subs	r4, r4, r5
 80073c8:	10a4      	asrs	r4, r4, #2
 80073ca:	2600      	movs	r6, #0
 80073cc:	42a6      	cmp	r6, r4
 80073ce:	d109      	bne.n	80073e4 <__libc_init_array+0x24>
 80073d0:	4d0b      	ldr	r5, [pc, #44]	@ (8007400 <__libc_init_array+0x40>)
 80073d2:	4c0c      	ldr	r4, [pc, #48]	@ (8007404 <__libc_init_array+0x44>)
 80073d4:	f003 f8fc 	bl	800a5d0 <_init>
 80073d8:	1b64      	subs	r4, r4, r5
 80073da:	10a4      	asrs	r4, r4, #2
 80073dc:	2600      	movs	r6, #0
 80073de:	42a6      	cmp	r6, r4
 80073e0:	d105      	bne.n	80073ee <__libc_init_array+0x2e>
 80073e2:	bd70      	pop	{r4, r5, r6, pc}
 80073e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80073e8:	4798      	blx	r3
 80073ea:	3601      	adds	r6, #1
 80073ec:	e7ee      	b.n	80073cc <__libc_init_array+0xc>
 80073ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f2:	4798      	blx	r3
 80073f4:	3601      	adds	r6, #1
 80073f6:	e7f2      	b.n	80073de <__libc_init_array+0x1e>
 80073f8:	0800aa18 	.word	0x0800aa18
 80073fc:	0800aa18 	.word	0x0800aa18
 8007400:	0800aa18 	.word	0x0800aa18
 8007404:	0800aa1c 	.word	0x0800aa1c

08007408 <__retarget_lock_init_recursive>:
 8007408:	4770      	bx	lr

0800740a <__retarget_lock_acquire_recursive>:
 800740a:	4770      	bx	lr

0800740c <__retarget_lock_release_recursive>:
 800740c:	4770      	bx	lr

0800740e <memcpy>:
 800740e:	440a      	add	r2, r1
 8007410:	4291      	cmp	r1, r2
 8007412:	f100 33ff 	add.w	r3, r0, #4294967295
 8007416:	d100      	bne.n	800741a <memcpy+0xc>
 8007418:	4770      	bx	lr
 800741a:	b510      	push	{r4, lr}
 800741c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007424:	4291      	cmp	r1, r2
 8007426:	d1f9      	bne.n	800741c <memcpy+0xe>
 8007428:	bd10      	pop	{r4, pc}

0800742a <quorem>:
 800742a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800742e:	6903      	ldr	r3, [r0, #16]
 8007430:	690c      	ldr	r4, [r1, #16]
 8007432:	42a3      	cmp	r3, r4
 8007434:	4607      	mov	r7, r0
 8007436:	db7e      	blt.n	8007536 <quorem+0x10c>
 8007438:	3c01      	subs	r4, #1
 800743a:	f101 0814 	add.w	r8, r1, #20
 800743e:	00a3      	lsls	r3, r4, #2
 8007440:	f100 0514 	add.w	r5, r0, #20
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800744a:	9301      	str	r3, [sp, #4]
 800744c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007450:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007454:	3301      	adds	r3, #1
 8007456:	429a      	cmp	r2, r3
 8007458:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800745c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007460:	d32e      	bcc.n	80074c0 <quorem+0x96>
 8007462:	f04f 0a00 	mov.w	sl, #0
 8007466:	46c4      	mov	ip, r8
 8007468:	46ae      	mov	lr, r5
 800746a:	46d3      	mov	fp, sl
 800746c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007470:	b298      	uxth	r0, r3
 8007472:	fb06 a000 	mla	r0, r6, r0, sl
 8007476:	0c02      	lsrs	r2, r0, #16
 8007478:	0c1b      	lsrs	r3, r3, #16
 800747a:	fb06 2303 	mla	r3, r6, r3, r2
 800747e:	f8de 2000 	ldr.w	r2, [lr]
 8007482:	b280      	uxth	r0, r0
 8007484:	b292      	uxth	r2, r2
 8007486:	1a12      	subs	r2, r2, r0
 8007488:	445a      	add	r2, fp
 800748a:	f8de 0000 	ldr.w	r0, [lr]
 800748e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007492:	b29b      	uxth	r3, r3
 8007494:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007498:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800749c:	b292      	uxth	r2, r2
 800749e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80074a2:	45e1      	cmp	r9, ip
 80074a4:	f84e 2b04 	str.w	r2, [lr], #4
 80074a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80074ac:	d2de      	bcs.n	800746c <quorem+0x42>
 80074ae:	9b00      	ldr	r3, [sp, #0]
 80074b0:	58eb      	ldr	r3, [r5, r3]
 80074b2:	b92b      	cbnz	r3, 80074c0 <quorem+0x96>
 80074b4:	9b01      	ldr	r3, [sp, #4]
 80074b6:	3b04      	subs	r3, #4
 80074b8:	429d      	cmp	r5, r3
 80074ba:	461a      	mov	r2, r3
 80074bc:	d32f      	bcc.n	800751e <quorem+0xf4>
 80074be:	613c      	str	r4, [r7, #16]
 80074c0:	4638      	mov	r0, r7
 80074c2:	f001 f97f 	bl	80087c4 <__mcmp>
 80074c6:	2800      	cmp	r0, #0
 80074c8:	db25      	blt.n	8007516 <quorem+0xec>
 80074ca:	4629      	mov	r1, r5
 80074cc:	2000      	movs	r0, #0
 80074ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80074d2:	f8d1 c000 	ldr.w	ip, [r1]
 80074d6:	fa1f fe82 	uxth.w	lr, r2
 80074da:	fa1f f38c 	uxth.w	r3, ip
 80074de:	eba3 030e 	sub.w	r3, r3, lr
 80074e2:	4403      	add	r3, r0
 80074e4:	0c12      	lsrs	r2, r2, #16
 80074e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80074ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074f4:	45c1      	cmp	r9, r8
 80074f6:	f841 3b04 	str.w	r3, [r1], #4
 80074fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074fe:	d2e6      	bcs.n	80074ce <quorem+0xa4>
 8007500:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007504:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007508:	b922      	cbnz	r2, 8007514 <quorem+0xea>
 800750a:	3b04      	subs	r3, #4
 800750c:	429d      	cmp	r5, r3
 800750e:	461a      	mov	r2, r3
 8007510:	d30b      	bcc.n	800752a <quorem+0x100>
 8007512:	613c      	str	r4, [r7, #16]
 8007514:	3601      	adds	r6, #1
 8007516:	4630      	mov	r0, r6
 8007518:	b003      	add	sp, #12
 800751a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751e:	6812      	ldr	r2, [r2, #0]
 8007520:	3b04      	subs	r3, #4
 8007522:	2a00      	cmp	r2, #0
 8007524:	d1cb      	bne.n	80074be <quorem+0x94>
 8007526:	3c01      	subs	r4, #1
 8007528:	e7c6      	b.n	80074b8 <quorem+0x8e>
 800752a:	6812      	ldr	r2, [r2, #0]
 800752c:	3b04      	subs	r3, #4
 800752e:	2a00      	cmp	r2, #0
 8007530:	d1ef      	bne.n	8007512 <quorem+0xe8>
 8007532:	3c01      	subs	r4, #1
 8007534:	e7ea      	b.n	800750c <quorem+0xe2>
 8007536:	2000      	movs	r0, #0
 8007538:	e7ee      	b.n	8007518 <quorem+0xee>
 800753a:	0000      	movs	r0, r0
 800753c:	0000      	movs	r0, r0
	...

08007540 <_dtoa_r>:
 8007540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007544:	69c7      	ldr	r7, [r0, #28]
 8007546:	b097      	sub	sp, #92	@ 0x5c
 8007548:	ed8d 0b04 	vstr	d0, [sp, #16]
 800754c:	ec55 4b10 	vmov	r4, r5, d0
 8007550:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007552:	9107      	str	r1, [sp, #28]
 8007554:	4681      	mov	r9, r0
 8007556:	920c      	str	r2, [sp, #48]	@ 0x30
 8007558:	9311      	str	r3, [sp, #68]	@ 0x44
 800755a:	b97f      	cbnz	r7, 800757c <_dtoa_r+0x3c>
 800755c:	2010      	movs	r0, #16
 800755e:	f000 fe09 	bl	8008174 <malloc>
 8007562:	4602      	mov	r2, r0
 8007564:	f8c9 001c 	str.w	r0, [r9, #28]
 8007568:	b920      	cbnz	r0, 8007574 <_dtoa_r+0x34>
 800756a:	4ba9      	ldr	r3, [pc, #676]	@ (8007810 <_dtoa_r+0x2d0>)
 800756c:	21ef      	movs	r1, #239	@ 0xef
 800756e:	48a9      	ldr	r0, [pc, #676]	@ (8007814 <_dtoa_r+0x2d4>)
 8007570:	f001 fe24 	bl	80091bc <__assert_func>
 8007574:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007578:	6007      	str	r7, [r0, #0]
 800757a:	60c7      	str	r7, [r0, #12]
 800757c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007580:	6819      	ldr	r1, [r3, #0]
 8007582:	b159      	cbz	r1, 800759c <_dtoa_r+0x5c>
 8007584:	685a      	ldr	r2, [r3, #4]
 8007586:	604a      	str	r2, [r1, #4]
 8007588:	2301      	movs	r3, #1
 800758a:	4093      	lsls	r3, r2
 800758c:	608b      	str	r3, [r1, #8]
 800758e:	4648      	mov	r0, r9
 8007590:	f000 fee6 	bl	8008360 <_Bfree>
 8007594:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007598:	2200      	movs	r2, #0
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	1e2b      	subs	r3, r5, #0
 800759e:	bfb9      	ittee	lt
 80075a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80075a4:	9305      	strlt	r3, [sp, #20]
 80075a6:	2300      	movge	r3, #0
 80075a8:	6033      	strge	r3, [r6, #0]
 80075aa:	9f05      	ldr	r7, [sp, #20]
 80075ac:	4b9a      	ldr	r3, [pc, #616]	@ (8007818 <_dtoa_r+0x2d8>)
 80075ae:	bfbc      	itt	lt
 80075b0:	2201      	movlt	r2, #1
 80075b2:	6032      	strlt	r2, [r6, #0]
 80075b4:	43bb      	bics	r3, r7
 80075b6:	d112      	bne.n	80075de <_dtoa_r+0x9e>
 80075b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80075be:	6013      	str	r3, [r2, #0]
 80075c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80075c4:	4323      	orrs	r3, r4
 80075c6:	f000 855a 	beq.w	800807e <_dtoa_r+0xb3e>
 80075ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800782c <_dtoa_r+0x2ec>
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 855c 	beq.w	800808e <_dtoa_r+0xb4e>
 80075d6:	f10a 0303 	add.w	r3, sl, #3
 80075da:	f000 bd56 	b.w	800808a <_dtoa_r+0xb4a>
 80075de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80075e2:	2200      	movs	r2, #0
 80075e4:	ec51 0b17 	vmov	r0, r1, d7
 80075e8:	2300      	movs	r3, #0
 80075ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80075ee:	f7f9 fa6b 	bl	8000ac8 <__aeabi_dcmpeq>
 80075f2:	4680      	mov	r8, r0
 80075f4:	b158      	cbz	r0, 800760e <_dtoa_r+0xce>
 80075f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80075f8:	2301      	movs	r3, #1
 80075fa:	6013      	str	r3, [r2, #0]
 80075fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075fe:	b113      	cbz	r3, 8007606 <_dtoa_r+0xc6>
 8007600:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007602:	4b86      	ldr	r3, [pc, #536]	@ (800781c <_dtoa_r+0x2dc>)
 8007604:	6013      	str	r3, [r2, #0]
 8007606:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007830 <_dtoa_r+0x2f0>
 800760a:	f000 bd40 	b.w	800808e <_dtoa_r+0xb4e>
 800760e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007612:	aa14      	add	r2, sp, #80	@ 0x50
 8007614:	a915      	add	r1, sp, #84	@ 0x54
 8007616:	4648      	mov	r0, r9
 8007618:	f001 f984 	bl	8008924 <__d2b>
 800761c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007620:	9002      	str	r0, [sp, #8]
 8007622:	2e00      	cmp	r6, #0
 8007624:	d078      	beq.n	8007718 <_dtoa_r+0x1d8>
 8007626:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007628:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800762c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007630:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007634:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007638:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800763c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007640:	4619      	mov	r1, r3
 8007642:	2200      	movs	r2, #0
 8007644:	4b76      	ldr	r3, [pc, #472]	@ (8007820 <_dtoa_r+0x2e0>)
 8007646:	f7f8 fe1f 	bl	8000288 <__aeabi_dsub>
 800764a:	a36b      	add	r3, pc, #428	@ (adr r3, 80077f8 <_dtoa_r+0x2b8>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 ffd2 	bl	80005f8 <__aeabi_dmul>
 8007654:	a36a      	add	r3, pc, #424	@ (adr r3, 8007800 <_dtoa_r+0x2c0>)
 8007656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765a:	f7f8 fe17 	bl	800028c <__adddf3>
 800765e:	4604      	mov	r4, r0
 8007660:	4630      	mov	r0, r6
 8007662:	460d      	mov	r5, r1
 8007664:	f7f8 ff5e 	bl	8000524 <__aeabi_i2d>
 8007668:	a367      	add	r3, pc, #412	@ (adr r3, 8007808 <_dtoa_r+0x2c8>)
 800766a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800766e:	f7f8 ffc3 	bl	80005f8 <__aeabi_dmul>
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	4620      	mov	r0, r4
 8007678:	4629      	mov	r1, r5
 800767a:	f7f8 fe07 	bl	800028c <__adddf3>
 800767e:	4604      	mov	r4, r0
 8007680:	460d      	mov	r5, r1
 8007682:	f7f9 fa69 	bl	8000b58 <__aeabi_d2iz>
 8007686:	2200      	movs	r2, #0
 8007688:	4607      	mov	r7, r0
 800768a:	2300      	movs	r3, #0
 800768c:	4620      	mov	r0, r4
 800768e:	4629      	mov	r1, r5
 8007690:	f7f9 fa24 	bl	8000adc <__aeabi_dcmplt>
 8007694:	b140      	cbz	r0, 80076a8 <_dtoa_r+0x168>
 8007696:	4638      	mov	r0, r7
 8007698:	f7f8 ff44 	bl	8000524 <__aeabi_i2d>
 800769c:	4622      	mov	r2, r4
 800769e:	462b      	mov	r3, r5
 80076a0:	f7f9 fa12 	bl	8000ac8 <__aeabi_dcmpeq>
 80076a4:	b900      	cbnz	r0, 80076a8 <_dtoa_r+0x168>
 80076a6:	3f01      	subs	r7, #1
 80076a8:	2f16      	cmp	r7, #22
 80076aa:	d852      	bhi.n	8007752 <_dtoa_r+0x212>
 80076ac:	4b5d      	ldr	r3, [pc, #372]	@ (8007824 <_dtoa_r+0x2e4>)
 80076ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80076b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80076ba:	f7f9 fa0f 	bl	8000adc <__aeabi_dcmplt>
 80076be:	2800      	cmp	r0, #0
 80076c0:	d049      	beq.n	8007756 <_dtoa_r+0x216>
 80076c2:	3f01      	subs	r7, #1
 80076c4:	2300      	movs	r3, #0
 80076c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80076c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076ca:	1b9b      	subs	r3, r3, r6
 80076cc:	1e5a      	subs	r2, r3, #1
 80076ce:	bf45      	ittet	mi
 80076d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80076d4:	9300      	strmi	r3, [sp, #0]
 80076d6:	2300      	movpl	r3, #0
 80076d8:	2300      	movmi	r3, #0
 80076da:	9206      	str	r2, [sp, #24]
 80076dc:	bf54      	ite	pl
 80076de:	9300      	strpl	r3, [sp, #0]
 80076e0:	9306      	strmi	r3, [sp, #24]
 80076e2:	2f00      	cmp	r7, #0
 80076e4:	db39      	blt.n	800775a <_dtoa_r+0x21a>
 80076e6:	9b06      	ldr	r3, [sp, #24]
 80076e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80076ea:	443b      	add	r3, r7
 80076ec:	9306      	str	r3, [sp, #24]
 80076ee:	2300      	movs	r3, #0
 80076f0:	9308      	str	r3, [sp, #32]
 80076f2:	9b07      	ldr	r3, [sp, #28]
 80076f4:	2b09      	cmp	r3, #9
 80076f6:	d863      	bhi.n	80077c0 <_dtoa_r+0x280>
 80076f8:	2b05      	cmp	r3, #5
 80076fa:	bfc4      	itt	gt
 80076fc:	3b04      	subgt	r3, #4
 80076fe:	9307      	strgt	r3, [sp, #28]
 8007700:	9b07      	ldr	r3, [sp, #28]
 8007702:	f1a3 0302 	sub.w	r3, r3, #2
 8007706:	bfcc      	ite	gt
 8007708:	2400      	movgt	r4, #0
 800770a:	2401      	movle	r4, #1
 800770c:	2b03      	cmp	r3, #3
 800770e:	d863      	bhi.n	80077d8 <_dtoa_r+0x298>
 8007710:	e8df f003 	tbb	[pc, r3]
 8007714:	2b375452 	.word	0x2b375452
 8007718:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800771c:	441e      	add	r6, r3
 800771e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007722:	2b20      	cmp	r3, #32
 8007724:	bfc1      	itttt	gt
 8007726:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800772a:	409f      	lslgt	r7, r3
 800772c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007730:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007734:	bfd6      	itet	le
 8007736:	f1c3 0320 	rsble	r3, r3, #32
 800773a:	ea47 0003 	orrgt.w	r0, r7, r3
 800773e:	fa04 f003 	lslle.w	r0, r4, r3
 8007742:	f7f8 fedf 	bl	8000504 <__aeabi_ui2d>
 8007746:	2201      	movs	r2, #1
 8007748:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800774c:	3e01      	subs	r6, #1
 800774e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007750:	e776      	b.n	8007640 <_dtoa_r+0x100>
 8007752:	2301      	movs	r3, #1
 8007754:	e7b7      	b.n	80076c6 <_dtoa_r+0x186>
 8007756:	9010      	str	r0, [sp, #64]	@ 0x40
 8007758:	e7b6      	b.n	80076c8 <_dtoa_r+0x188>
 800775a:	9b00      	ldr	r3, [sp, #0]
 800775c:	1bdb      	subs	r3, r3, r7
 800775e:	9300      	str	r3, [sp, #0]
 8007760:	427b      	negs	r3, r7
 8007762:	9308      	str	r3, [sp, #32]
 8007764:	2300      	movs	r3, #0
 8007766:	930d      	str	r3, [sp, #52]	@ 0x34
 8007768:	e7c3      	b.n	80076f2 <_dtoa_r+0x1b2>
 800776a:	2301      	movs	r3, #1
 800776c:	9309      	str	r3, [sp, #36]	@ 0x24
 800776e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007770:	eb07 0b03 	add.w	fp, r7, r3
 8007774:	f10b 0301 	add.w	r3, fp, #1
 8007778:	2b01      	cmp	r3, #1
 800777a:	9303      	str	r3, [sp, #12]
 800777c:	bfb8      	it	lt
 800777e:	2301      	movlt	r3, #1
 8007780:	e006      	b.n	8007790 <_dtoa_r+0x250>
 8007782:	2301      	movs	r3, #1
 8007784:	9309      	str	r3, [sp, #36]	@ 0x24
 8007786:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007788:	2b00      	cmp	r3, #0
 800778a:	dd28      	ble.n	80077de <_dtoa_r+0x29e>
 800778c:	469b      	mov	fp, r3
 800778e:	9303      	str	r3, [sp, #12]
 8007790:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007794:	2100      	movs	r1, #0
 8007796:	2204      	movs	r2, #4
 8007798:	f102 0514 	add.w	r5, r2, #20
 800779c:	429d      	cmp	r5, r3
 800779e:	d926      	bls.n	80077ee <_dtoa_r+0x2ae>
 80077a0:	6041      	str	r1, [r0, #4]
 80077a2:	4648      	mov	r0, r9
 80077a4:	f000 fd9c 	bl	80082e0 <_Balloc>
 80077a8:	4682      	mov	sl, r0
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d142      	bne.n	8007834 <_dtoa_r+0x2f4>
 80077ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007828 <_dtoa_r+0x2e8>)
 80077b0:	4602      	mov	r2, r0
 80077b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80077b6:	e6da      	b.n	800756e <_dtoa_r+0x2e>
 80077b8:	2300      	movs	r3, #0
 80077ba:	e7e3      	b.n	8007784 <_dtoa_r+0x244>
 80077bc:	2300      	movs	r3, #0
 80077be:	e7d5      	b.n	800776c <_dtoa_r+0x22c>
 80077c0:	2401      	movs	r4, #1
 80077c2:	2300      	movs	r3, #0
 80077c4:	9307      	str	r3, [sp, #28]
 80077c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80077c8:	f04f 3bff 	mov.w	fp, #4294967295
 80077cc:	2200      	movs	r2, #0
 80077ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80077d2:	2312      	movs	r3, #18
 80077d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80077d6:	e7db      	b.n	8007790 <_dtoa_r+0x250>
 80077d8:	2301      	movs	r3, #1
 80077da:	9309      	str	r3, [sp, #36]	@ 0x24
 80077dc:	e7f4      	b.n	80077c8 <_dtoa_r+0x288>
 80077de:	f04f 0b01 	mov.w	fp, #1
 80077e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80077e6:	465b      	mov	r3, fp
 80077e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80077ec:	e7d0      	b.n	8007790 <_dtoa_r+0x250>
 80077ee:	3101      	adds	r1, #1
 80077f0:	0052      	lsls	r2, r2, #1
 80077f2:	e7d1      	b.n	8007798 <_dtoa_r+0x258>
 80077f4:	f3af 8000 	nop.w
 80077f8:	636f4361 	.word	0x636f4361
 80077fc:	3fd287a7 	.word	0x3fd287a7
 8007800:	8b60c8b3 	.word	0x8b60c8b3
 8007804:	3fc68a28 	.word	0x3fc68a28
 8007808:	509f79fb 	.word	0x509f79fb
 800780c:	3fd34413 	.word	0x3fd34413
 8007810:	0800a655 	.word	0x0800a655
 8007814:	0800a66c 	.word	0x0800a66c
 8007818:	7ff00000 	.word	0x7ff00000
 800781c:	0800a625 	.word	0x0800a625
 8007820:	3ff80000 	.word	0x3ff80000
 8007824:	0800a7c0 	.word	0x0800a7c0
 8007828:	0800a6c4 	.word	0x0800a6c4
 800782c:	0800a651 	.word	0x0800a651
 8007830:	0800a624 	.word	0x0800a624
 8007834:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007838:	6018      	str	r0, [r3, #0]
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	2b0e      	cmp	r3, #14
 800783e:	f200 80a1 	bhi.w	8007984 <_dtoa_r+0x444>
 8007842:	2c00      	cmp	r4, #0
 8007844:	f000 809e 	beq.w	8007984 <_dtoa_r+0x444>
 8007848:	2f00      	cmp	r7, #0
 800784a:	dd33      	ble.n	80078b4 <_dtoa_r+0x374>
 800784c:	4b9c      	ldr	r3, [pc, #624]	@ (8007ac0 <_dtoa_r+0x580>)
 800784e:	f007 020f 	and.w	r2, r7, #15
 8007852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007856:	ed93 7b00 	vldr	d7, [r3]
 800785a:	05f8      	lsls	r0, r7, #23
 800785c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007860:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007864:	d516      	bpl.n	8007894 <_dtoa_r+0x354>
 8007866:	4b97      	ldr	r3, [pc, #604]	@ (8007ac4 <_dtoa_r+0x584>)
 8007868:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800786c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007870:	f7f8 ffec 	bl	800084c <__aeabi_ddiv>
 8007874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007878:	f004 040f 	and.w	r4, r4, #15
 800787c:	2603      	movs	r6, #3
 800787e:	4d91      	ldr	r5, [pc, #580]	@ (8007ac4 <_dtoa_r+0x584>)
 8007880:	b954      	cbnz	r4, 8007898 <_dtoa_r+0x358>
 8007882:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800788a:	f7f8 ffdf 	bl	800084c <__aeabi_ddiv>
 800788e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007892:	e028      	b.n	80078e6 <_dtoa_r+0x3a6>
 8007894:	2602      	movs	r6, #2
 8007896:	e7f2      	b.n	800787e <_dtoa_r+0x33e>
 8007898:	07e1      	lsls	r1, r4, #31
 800789a:	d508      	bpl.n	80078ae <_dtoa_r+0x36e>
 800789c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80078a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078a4:	f7f8 fea8 	bl	80005f8 <__aeabi_dmul>
 80078a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80078ac:	3601      	adds	r6, #1
 80078ae:	1064      	asrs	r4, r4, #1
 80078b0:	3508      	adds	r5, #8
 80078b2:	e7e5      	b.n	8007880 <_dtoa_r+0x340>
 80078b4:	f000 80af 	beq.w	8007a16 <_dtoa_r+0x4d6>
 80078b8:	427c      	negs	r4, r7
 80078ba:	4b81      	ldr	r3, [pc, #516]	@ (8007ac0 <_dtoa_r+0x580>)
 80078bc:	4d81      	ldr	r5, [pc, #516]	@ (8007ac4 <_dtoa_r+0x584>)
 80078be:	f004 020f 	and.w	r2, r4, #15
 80078c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80078ce:	f7f8 fe93 	bl	80005f8 <__aeabi_dmul>
 80078d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078d6:	1124      	asrs	r4, r4, #4
 80078d8:	2300      	movs	r3, #0
 80078da:	2602      	movs	r6, #2
 80078dc:	2c00      	cmp	r4, #0
 80078de:	f040 808f 	bne.w	8007a00 <_dtoa_r+0x4c0>
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1d3      	bne.n	800788e <_dtoa_r+0x34e>
 80078e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 8094 	beq.w	8007a1a <_dtoa_r+0x4da>
 80078f2:	4b75      	ldr	r3, [pc, #468]	@ (8007ac8 <_dtoa_r+0x588>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	4620      	mov	r0, r4
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7f9 f8ef 	bl	8000adc <__aeabi_dcmplt>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f000 808b 	beq.w	8007a1a <_dtoa_r+0x4da>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 8087 	beq.w	8007a1a <_dtoa_r+0x4da>
 800790c:	f1bb 0f00 	cmp.w	fp, #0
 8007910:	dd34      	ble.n	800797c <_dtoa_r+0x43c>
 8007912:	4620      	mov	r0, r4
 8007914:	4b6d      	ldr	r3, [pc, #436]	@ (8007acc <_dtoa_r+0x58c>)
 8007916:	2200      	movs	r2, #0
 8007918:	4629      	mov	r1, r5
 800791a:	f7f8 fe6d 	bl	80005f8 <__aeabi_dmul>
 800791e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007922:	f107 38ff 	add.w	r8, r7, #4294967295
 8007926:	3601      	adds	r6, #1
 8007928:	465c      	mov	r4, fp
 800792a:	4630      	mov	r0, r6
 800792c:	f7f8 fdfa 	bl	8000524 <__aeabi_i2d>
 8007930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007934:	f7f8 fe60 	bl	80005f8 <__aeabi_dmul>
 8007938:	4b65      	ldr	r3, [pc, #404]	@ (8007ad0 <_dtoa_r+0x590>)
 800793a:	2200      	movs	r2, #0
 800793c:	f7f8 fca6 	bl	800028c <__adddf3>
 8007940:	4605      	mov	r5, r0
 8007942:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007946:	2c00      	cmp	r4, #0
 8007948:	d16a      	bne.n	8007a20 <_dtoa_r+0x4e0>
 800794a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800794e:	4b61      	ldr	r3, [pc, #388]	@ (8007ad4 <_dtoa_r+0x594>)
 8007950:	2200      	movs	r2, #0
 8007952:	f7f8 fc99 	bl	8000288 <__aeabi_dsub>
 8007956:	4602      	mov	r2, r0
 8007958:	460b      	mov	r3, r1
 800795a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800795e:	462a      	mov	r2, r5
 8007960:	4633      	mov	r3, r6
 8007962:	f7f9 f8d9 	bl	8000b18 <__aeabi_dcmpgt>
 8007966:	2800      	cmp	r0, #0
 8007968:	f040 8298 	bne.w	8007e9c <_dtoa_r+0x95c>
 800796c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007970:	462a      	mov	r2, r5
 8007972:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007976:	f7f9 f8b1 	bl	8000adc <__aeabi_dcmplt>
 800797a:	bb38      	cbnz	r0, 80079cc <_dtoa_r+0x48c>
 800797c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007980:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007984:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007986:	2b00      	cmp	r3, #0
 8007988:	f2c0 8157 	blt.w	8007c3a <_dtoa_r+0x6fa>
 800798c:	2f0e      	cmp	r7, #14
 800798e:	f300 8154 	bgt.w	8007c3a <_dtoa_r+0x6fa>
 8007992:	4b4b      	ldr	r3, [pc, #300]	@ (8007ac0 <_dtoa_r+0x580>)
 8007994:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007998:	ed93 7b00 	vldr	d7, [r3]
 800799c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800799e:	2b00      	cmp	r3, #0
 80079a0:	ed8d 7b00 	vstr	d7, [sp]
 80079a4:	f280 80e5 	bge.w	8007b72 <_dtoa_r+0x632>
 80079a8:	9b03      	ldr	r3, [sp, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f300 80e1 	bgt.w	8007b72 <_dtoa_r+0x632>
 80079b0:	d10c      	bne.n	80079cc <_dtoa_r+0x48c>
 80079b2:	4b48      	ldr	r3, [pc, #288]	@ (8007ad4 <_dtoa_r+0x594>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	ec51 0b17 	vmov	r0, r1, d7
 80079ba:	f7f8 fe1d 	bl	80005f8 <__aeabi_dmul>
 80079be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079c2:	f7f9 f89f 	bl	8000b04 <__aeabi_dcmpge>
 80079c6:	2800      	cmp	r0, #0
 80079c8:	f000 8266 	beq.w	8007e98 <_dtoa_r+0x958>
 80079cc:	2400      	movs	r4, #0
 80079ce:	4625      	mov	r5, r4
 80079d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079d2:	4656      	mov	r6, sl
 80079d4:	ea6f 0803 	mvn.w	r8, r3
 80079d8:	2700      	movs	r7, #0
 80079da:	4621      	mov	r1, r4
 80079dc:	4648      	mov	r0, r9
 80079de:	f000 fcbf 	bl	8008360 <_Bfree>
 80079e2:	2d00      	cmp	r5, #0
 80079e4:	f000 80bd 	beq.w	8007b62 <_dtoa_r+0x622>
 80079e8:	b12f      	cbz	r7, 80079f6 <_dtoa_r+0x4b6>
 80079ea:	42af      	cmp	r7, r5
 80079ec:	d003      	beq.n	80079f6 <_dtoa_r+0x4b6>
 80079ee:	4639      	mov	r1, r7
 80079f0:	4648      	mov	r0, r9
 80079f2:	f000 fcb5 	bl	8008360 <_Bfree>
 80079f6:	4629      	mov	r1, r5
 80079f8:	4648      	mov	r0, r9
 80079fa:	f000 fcb1 	bl	8008360 <_Bfree>
 80079fe:	e0b0      	b.n	8007b62 <_dtoa_r+0x622>
 8007a00:	07e2      	lsls	r2, r4, #31
 8007a02:	d505      	bpl.n	8007a10 <_dtoa_r+0x4d0>
 8007a04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a08:	f7f8 fdf6 	bl	80005f8 <__aeabi_dmul>
 8007a0c:	3601      	adds	r6, #1
 8007a0e:	2301      	movs	r3, #1
 8007a10:	1064      	asrs	r4, r4, #1
 8007a12:	3508      	adds	r5, #8
 8007a14:	e762      	b.n	80078dc <_dtoa_r+0x39c>
 8007a16:	2602      	movs	r6, #2
 8007a18:	e765      	b.n	80078e6 <_dtoa_r+0x3a6>
 8007a1a:	9c03      	ldr	r4, [sp, #12]
 8007a1c:	46b8      	mov	r8, r7
 8007a1e:	e784      	b.n	800792a <_dtoa_r+0x3ea>
 8007a20:	4b27      	ldr	r3, [pc, #156]	@ (8007ac0 <_dtoa_r+0x580>)
 8007a22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a2c:	4454      	add	r4, sl
 8007a2e:	2900      	cmp	r1, #0
 8007a30:	d054      	beq.n	8007adc <_dtoa_r+0x59c>
 8007a32:	4929      	ldr	r1, [pc, #164]	@ (8007ad8 <_dtoa_r+0x598>)
 8007a34:	2000      	movs	r0, #0
 8007a36:	f7f8 ff09 	bl	800084c <__aeabi_ddiv>
 8007a3a:	4633      	mov	r3, r6
 8007a3c:	462a      	mov	r2, r5
 8007a3e:	f7f8 fc23 	bl	8000288 <__aeabi_dsub>
 8007a42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a46:	4656      	mov	r6, sl
 8007a48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a4c:	f7f9 f884 	bl	8000b58 <__aeabi_d2iz>
 8007a50:	4605      	mov	r5, r0
 8007a52:	f7f8 fd67 	bl	8000524 <__aeabi_i2d>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a5e:	f7f8 fc13 	bl	8000288 <__aeabi_dsub>
 8007a62:	3530      	adds	r5, #48	@ 0x30
 8007a64:	4602      	mov	r2, r0
 8007a66:	460b      	mov	r3, r1
 8007a68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a6c:	f806 5b01 	strb.w	r5, [r6], #1
 8007a70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a74:	f7f9 f832 	bl	8000adc <__aeabi_dcmplt>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d172      	bne.n	8007b62 <_dtoa_r+0x622>
 8007a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a80:	4911      	ldr	r1, [pc, #68]	@ (8007ac8 <_dtoa_r+0x588>)
 8007a82:	2000      	movs	r0, #0
 8007a84:	f7f8 fc00 	bl	8000288 <__aeabi_dsub>
 8007a88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a8c:	f7f9 f826 	bl	8000adc <__aeabi_dcmplt>
 8007a90:	2800      	cmp	r0, #0
 8007a92:	f040 80b4 	bne.w	8007bfe <_dtoa_r+0x6be>
 8007a96:	42a6      	cmp	r6, r4
 8007a98:	f43f af70 	beq.w	800797c <_dtoa_r+0x43c>
 8007a9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8007acc <_dtoa_r+0x58c>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f7f8 fda8 	bl	80005f8 <__aeabi_dmul>
 8007aa8:	4b08      	ldr	r3, [pc, #32]	@ (8007acc <_dtoa_r+0x58c>)
 8007aaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007aae:	2200      	movs	r2, #0
 8007ab0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ab4:	f7f8 fda0 	bl	80005f8 <__aeabi_dmul>
 8007ab8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007abc:	e7c4      	b.n	8007a48 <_dtoa_r+0x508>
 8007abe:	bf00      	nop
 8007ac0:	0800a7c0 	.word	0x0800a7c0
 8007ac4:	0800a798 	.word	0x0800a798
 8007ac8:	3ff00000 	.word	0x3ff00000
 8007acc:	40240000 	.word	0x40240000
 8007ad0:	401c0000 	.word	0x401c0000
 8007ad4:	40140000 	.word	0x40140000
 8007ad8:	3fe00000 	.word	0x3fe00000
 8007adc:	4631      	mov	r1, r6
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f7f8 fd8a 	bl	80005f8 <__aeabi_dmul>
 8007ae4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ae8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007aea:	4656      	mov	r6, sl
 8007aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af0:	f7f9 f832 	bl	8000b58 <__aeabi_d2iz>
 8007af4:	4605      	mov	r5, r0
 8007af6:	f7f8 fd15 	bl	8000524 <__aeabi_i2d>
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b02:	f7f8 fbc1 	bl	8000288 <__aeabi_dsub>
 8007b06:	3530      	adds	r5, #48	@ 0x30
 8007b08:	f806 5b01 	strb.w	r5, [r6], #1
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	42a6      	cmp	r6, r4
 8007b12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b16:	f04f 0200 	mov.w	r2, #0
 8007b1a:	d124      	bne.n	8007b66 <_dtoa_r+0x626>
 8007b1c:	4baf      	ldr	r3, [pc, #700]	@ (8007ddc <_dtoa_r+0x89c>)
 8007b1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007b22:	f7f8 fbb3 	bl	800028c <__adddf3>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b2e:	f7f8 fff3 	bl	8000b18 <__aeabi_dcmpgt>
 8007b32:	2800      	cmp	r0, #0
 8007b34:	d163      	bne.n	8007bfe <_dtoa_r+0x6be>
 8007b36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007b3a:	49a8      	ldr	r1, [pc, #672]	@ (8007ddc <_dtoa_r+0x89c>)
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	f7f8 fba3 	bl	8000288 <__aeabi_dsub>
 8007b42:	4602      	mov	r2, r0
 8007b44:	460b      	mov	r3, r1
 8007b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b4a:	f7f8 ffc7 	bl	8000adc <__aeabi_dcmplt>
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f43f af14 	beq.w	800797c <_dtoa_r+0x43c>
 8007b54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007b56:	1e73      	subs	r3, r6, #1
 8007b58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b5e:	2b30      	cmp	r3, #48	@ 0x30
 8007b60:	d0f8      	beq.n	8007b54 <_dtoa_r+0x614>
 8007b62:	4647      	mov	r7, r8
 8007b64:	e03b      	b.n	8007bde <_dtoa_r+0x69e>
 8007b66:	4b9e      	ldr	r3, [pc, #632]	@ (8007de0 <_dtoa_r+0x8a0>)
 8007b68:	f7f8 fd46 	bl	80005f8 <__aeabi_dmul>
 8007b6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b70:	e7bc      	b.n	8007aec <_dtoa_r+0x5ac>
 8007b72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007b76:	4656      	mov	r6, sl
 8007b78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b7c:	4620      	mov	r0, r4
 8007b7e:	4629      	mov	r1, r5
 8007b80:	f7f8 fe64 	bl	800084c <__aeabi_ddiv>
 8007b84:	f7f8 ffe8 	bl	8000b58 <__aeabi_d2iz>
 8007b88:	4680      	mov	r8, r0
 8007b8a:	f7f8 fccb 	bl	8000524 <__aeabi_i2d>
 8007b8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b92:	f7f8 fd31 	bl	80005f8 <__aeabi_dmul>
 8007b96:	4602      	mov	r2, r0
 8007b98:	460b      	mov	r3, r1
 8007b9a:	4620      	mov	r0, r4
 8007b9c:	4629      	mov	r1, r5
 8007b9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ba2:	f7f8 fb71 	bl	8000288 <__aeabi_dsub>
 8007ba6:	f806 4b01 	strb.w	r4, [r6], #1
 8007baa:	9d03      	ldr	r5, [sp, #12]
 8007bac:	eba6 040a 	sub.w	r4, r6, sl
 8007bb0:	42a5      	cmp	r5, r4
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	d133      	bne.n	8007c20 <_dtoa_r+0x6e0>
 8007bb8:	f7f8 fb68 	bl	800028c <__adddf3>
 8007bbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bc0:	4604      	mov	r4, r0
 8007bc2:	460d      	mov	r5, r1
 8007bc4:	f7f8 ffa8 	bl	8000b18 <__aeabi_dcmpgt>
 8007bc8:	b9c0      	cbnz	r0, 8007bfc <_dtoa_r+0x6bc>
 8007bca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bce:	4620      	mov	r0, r4
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	f7f8 ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bd6:	b110      	cbz	r0, 8007bde <_dtoa_r+0x69e>
 8007bd8:	f018 0f01 	tst.w	r8, #1
 8007bdc:	d10e      	bne.n	8007bfc <_dtoa_r+0x6bc>
 8007bde:	9902      	ldr	r1, [sp, #8]
 8007be0:	4648      	mov	r0, r9
 8007be2:	f000 fbbd 	bl	8008360 <_Bfree>
 8007be6:	2300      	movs	r3, #0
 8007be8:	7033      	strb	r3, [r6, #0]
 8007bea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007bec:	3701      	adds	r7, #1
 8007bee:	601f      	str	r7, [r3, #0]
 8007bf0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 824b 	beq.w	800808e <_dtoa_r+0xb4e>
 8007bf8:	601e      	str	r6, [r3, #0]
 8007bfa:	e248      	b.n	800808e <_dtoa_r+0xb4e>
 8007bfc:	46b8      	mov	r8, r7
 8007bfe:	4633      	mov	r3, r6
 8007c00:	461e      	mov	r6, r3
 8007c02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c06:	2a39      	cmp	r2, #57	@ 0x39
 8007c08:	d106      	bne.n	8007c18 <_dtoa_r+0x6d8>
 8007c0a:	459a      	cmp	sl, r3
 8007c0c:	d1f8      	bne.n	8007c00 <_dtoa_r+0x6c0>
 8007c0e:	2230      	movs	r2, #48	@ 0x30
 8007c10:	f108 0801 	add.w	r8, r8, #1
 8007c14:	f88a 2000 	strb.w	r2, [sl]
 8007c18:	781a      	ldrb	r2, [r3, #0]
 8007c1a:	3201      	adds	r2, #1
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	e7a0      	b.n	8007b62 <_dtoa_r+0x622>
 8007c20:	4b6f      	ldr	r3, [pc, #444]	@ (8007de0 <_dtoa_r+0x8a0>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	f7f8 fce8 	bl	80005f8 <__aeabi_dmul>
 8007c28:	2200      	movs	r2, #0
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	4604      	mov	r4, r0
 8007c2e:	460d      	mov	r5, r1
 8007c30:	f7f8 ff4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d09f      	beq.n	8007b78 <_dtoa_r+0x638>
 8007c38:	e7d1      	b.n	8007bde <_dtoa_r+0x69e>
 8007c3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	f000 80ea 	beq.w	8007e16 <_dtoa_r+0x8d6>
 8007c42:	9a07      	ldr	r2, [sp, #28]
 8007c44:	2a01      	cmp	r2, #1
 8007c46:	f300 80cd 	bgt.w	8007de4 <_dtoa_r+0x8a4>
 8007c4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c4c:	2a00      	cmp	r2, #0
 8007c4e:	f000 80c1 	beq.w	8007dd4 <_dtoa_r+0x894>
 8007c52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c56:	9c08      	ldr	r4, [sp, #32]
 8007c58:	9e00      	ldr	r6, [sp, #0]
 8007c5a:	9a00      	ldr	r2, [sp, #0]
 8007c5c:	441a      	add	r2, r3
 8007c5e:	9200      	str	r2, [sp, #0]
 8007c60:	9a06      	ldr	r2, [sp, #24]
 8007c62:	2101      	movs	r1, #1
 8007c64:	441a      	add	r2, r3
 8007c66:	4648      	mov	r0, r9
 8007c68:	9206      	str	r2, [sp, #24]
 8007c6a:	f000 fc2d 	bl	80084c8 <__i2b>
 8007c6e:	4605      	mov	r5, r0
 8007c70:	b166      	cbz	r6, 8007c8c <_dtoa_r+0x74c>
 8007c72:	9b06      	ldr	r3, [sp, #24]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	dd09      	ble.n	8007c8c <_dtoa_r+0x74c>
 8007c78:	42b3      	cmp	r3, r6
 8007c7a:	9a00      	ldr	r2, [sp, #0]
 8007c7c:	bfa8      	it	ge
 8007c7e:	4633      	movge	r3, r6
 8007c80:	1ad2      	subs	r2, r2, r3
 8007c82:	9200      	str	r2, [sp, #0]
 8007c84:	9a06      	ldr	r2, [sp, #24]
 8007c86:	1af6      	subs	r6, r6, r3
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	9306      	str	r3, [sp, #24]
 8007c8c:	9b08      	ldr	r3, [sp, #32]
 8007c8e:	b30b      	cbz	r3, 8007cd4 <_dtoa_r+0x794>
 8007c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 80c6 	beq.w	8007e24 <_dtoa_r+0x8e4>
 8007c98:	2c00      	cmp	r4, #0
 8007c9a:	f000 80c0 	beq.w	8007e1e <_dtoa_r+0x8de>
 8007c9e:	4629      	mov	r1, r5
 8007ca0:	4622      	mov	r2, r4
 8007ca2:	4648      	mov	r0, r9
 8007ca4:	f000 fcc8 	bl	8008638 <__pow5mult>
 8007ca8:	9a02      	ldr	r2, [sp, #8]
 8007caa:	4601      	mov	r1, r0
 8007cac:	4605      	mov	r5, r0
 8007cae:	4648      	mov	r0, r9
 8007cb0:	f000 fc20 	bl	80084f4 <__multiply>
 8007cb4:	9902      	ldr	r1, [sp, #8]
 8007cb6:	4680      	mov	r8, r0
 8007cb8:	4648      	mov	r0, r9
 8007cba:	f000 fb51 	bl	8008360 <_Bfree>
 8007cbe:	9b08      	ldr	r3, [sp, #32]
 8007cc0:	1b1b      	subs	r3, r3, r4
 8007cc2:	9308      	str	r3, [sp, #32]
 8007cc4:	f000 80b1 	beq.w	8007e2a <_dtoa_r+0x8ea>
 8007cc8:	9a08      	ldr	r2, [sp, #32]
 8007cca:	4641      	mov	r1, r8
 8007ccc:	4648      	mov	r0, r9
 8007cce:	f000 fcb3 	bl	8008638 <__pow5mult>
 8007cd2:	9002      	str	r0, [sp, #8]
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4648      	mov	r0, r9
 8007cd8:	f000 fbf6 	bl	80084c8 <__i2b>
 8007cdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cde:	4604      	mov	r4, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	f000 81d8 	beq.w	8008096 <_dtoa_r+0xb56>
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	4601      	mov	r1, r0
 8007cea:	4648      	mov	r0, r9
 8007cec:	f000 fca4 	bl	8008638 <__pow5mult>
 8007cf0:	9b07      	ldr	r3, [sp, #28]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	f300 809f 	bgt.w	8007e38 <_dtoa_r+0x8f8>
 8007cfa:	9b04      	ldr	r3, [sp, #16]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	f040 8097 	bne.w	8007e30 <_dtoa_r+0x8f0>
 8007d02:	9b05      	ldr	r3, [sp, #20]
 8007d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	f040 8093 	bne.w	8007e34 <_dtoa_r+0x8f4>
 8007d0e:	9b05      	ldr	r3, [sp, #20]
 8007d10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d14:	0d1b      	lsrs	r3, r3, #20
 8007d16:	051b      	lsls	r3, r3, #20
 8007d18:	b133      	cbz	r3, 8007d28 <_dtoa_r+0x7e8>
 8007d1a:	9b00      	ldr	r3, [sp, #0]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	9b06      	ldr	r3, [sp, #24]
 8007d22:	3301      	adds	r3, #1
 8007d24:	9306      	str	r3, [sp, #24]
 8007d26:	2301      	movs	r3, #1
 8007d28:	9308      	str	r3, [sp, #32]
 8007d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f000 81b8 	beq.w	80080a2 <_dtoa_r+0xb62>
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d38:	6918      	ldr	r0, [r3, #16]
 8007d3a:	f000 fb79 	bl	8008430 <__hi0bits>
 8007d3e:	f1c0 0020 	rsb	r0, r0, #32
 8007d42:	9b06      	ldr	r3, [sp, #24]
 8007d44:	4418      	add	r0, r3
 8007d46:	f010 001f 	ands.w	r0, r0, #31
 8007d4a:	f000 8082 	beq.w	8007e52 <_dtoa_r+0x912>
 8007d4e:	f1c0 0320 	rsb	r3, r0, #32
 8007d52:	2b04      	cmp	r3, #4
 8007d54:	dd73      	ble.n	8007e3e <_dtoa_r+0x8fe>
 8007d56:	9b00      	ldr	r3, [sp, #0]
 8007d58:	f1c0 001c 	rsb	r0, r0, #28
 8007d5c:	4403      	add	r3, r0
 8007d5e:	9300      	str	r3, [sp, #0]
 8007d60:	9b06      	ldr	r3, [sp, #24]
 8007d62:	4403      	add	r3, r0
 8007d64:	4406      	add	r6, r0
 8007d66:	9306      	str	r3, [sp, #24]
 8007d68:	9b00      	ldr	r3, [sp, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	dd05      	ble.n	8007d7a <_dtoa_r+0x83a>
 8007d6e:	9902      	ldr	r1, [sp, #8]
 8007d70:	461a      	mov	r2, r3
 8007d72:	4648      	mov	r0, r9
 8007d74:	f000 fcba 	bl	80086ec <__lshift>
 8007d78:	9002      	str	r0, [sp, #8]
 8007d7a:	9b06      	ldr	r3, [sp, #24]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	dd05      	ble.n	8007d8c <_dtoa_r+0x84c>
 8007d80:	4621      	mov	r1, r4
 8007d82:	461a      	mov	r2, r3
 8007d84:	4648      	mov	r0, r9
 8007d86:	f000 fcb1 	bl	80086ec <__lshift>
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d061      	beq.n	8007e56 <_dtoa_r+0x916>
 8007d92:	9802      	ldr	r0, [sp, #8]
 8007d94:	4621      	mov	r1, r4
 8007d96:	f000 fd15 	bl	80087c4 <__mcmp>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	da5b      	bge.n	8007e56 <_dtoa_r+0x916>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	9902      	ldr	r1, [sp, #8]
 8007da2:	220a      	movs	r2, #10
 8007da4:	4648      	mov	r0, r9
 8007da6:	f000 fafd 	bl	80083a4 <__multadd>
 8007daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dac:	9002      	str	r0, [sp, #8]
 8007dae:	f107 38ff 	add.w	r8, r7, #4294967295
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f000 8177 	beq.w	80080a6 <_dtoa_r+0xb66>
 8007db8:	4629      	mov	r1, r5
 8007dba:	2300      	movs	r3, #0
 8007dbc:	220a      	movs	r2, #10
 8007dbe:	4648      	mov	r0, r9
 8007dc0:	f000 faf0 	bl	80083a4 <__multadd>
 8007dc4:	f1bb 0f00 	cmp.w	fp, #0
 8007dc8:	4605      	mov	r5, r0
 8007dca:	dc6f      	bgt.n	8007eac <_dtoa_r+0x96c>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	dc49      	bgt.n	8007e66 <_dtoa_r+0x926>
 8007dd2:	e06b      	b.n	8007eac <_dtoa_r+0x96c>
 8007dd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007dd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007dda:	e73c      	b.n	8007c56 <_dtoa_r+0x716>
 8007ddc:	3fe00000 	.word	0x3fe00000
 8007de0:	40240000 	.word	0x40240000
 8007de4:	9b03      	ldr	r3, [sp, #12]
 8007de6:	1e5c      	subs	r4, r3, #1
 8007de8:	9b08      	ldr	r3, [sp, #32]
 8007dea:	42a3      	cmp	r3, r4
 8007dec:	db09      	blt.n	8007e02 <_dtoa_r+0x8c2>
 8007dee:	1b1c      	subs	r4, r3, r4
 8007df0:	9b03      	ldr	r3, [sp, #12]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f6bf af30 	bge.w	8007c58 <_dtoa_r+0x718>
 8007df8:	9b00      	ldr	r3, [sp, #0]
 8007dfa:	9a03      	ldr	r2, [sp, #12]
 8007dfc:	1a9e      	subs	r6, r3, r2
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e72b      	b.n	8007c5a <_dtoa_r+0x71a>
 8007e02:	9b08      	ldr	r3, [sp, #32]
 8007e04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e06:	9408      	str	r4, [sp, #32]
 8007e08:	1ae3      	subs	r3, r4, r3
 8007e0a:	441a      	add	r2, r3
 8007e0c:	9e00      	ldr	r6, [sp, #0]
 8007e0e:	9b03      	ldr	r3, [sp, #12]
 8007e10:	920d      	str	r2, [sp, #52]	@ 0x34
 8007e12:	2400      	movs	r4, #0
 8007e14:	e721      	b.n	8007c5a <_dtoa_r+0x71a>
 8007e16:	9c08      	ldr	r4, [sp, #32]
 8007e18:	9e00      	ldr	r6, [sp, #0]
 8007e1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007e1c:	e728      	b.n	8007c70 <_dtoa_r+0x730>
 8007e1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007e22:	e751      	b.n	8007cc8 <_dtoa_r+0x788>
 8007e24:	9a08      	ldr	r2, [sp, #32]
 8007e26:	9902      	ldr	r1, [sp, #8]
 8007e28:	e750      	b.n	8007ccc <_dtoa_r+0x78c>
 8007e2a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007e2e:	e751      	b.n	8007cd4 <_dtoa_r+0x794>
 8007e30:	2300      	movs	r3, #0
 8007e32:	e779      	b.n	8007d28 <_dtoa_r+0x7e8>
 8007e34:	9b04      	ldr	r3, [sp, #16]
 8007e36:	e777      	b.n	8007d28 <_dtoa_r+0x7e8>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	9308      	str	r3, [sp, #32]
 8007e3c:	e779      	b.n	8007d32 <_dtoa_r+0x7f2>
 8007e3e:	d093      	beq.n	8007d68 <_dtoa_r+0x828>
 8007e40:	9a00      	ldr	r2, [sp, #0]
 8007e42:	331c      	adds	r3, #28
 8007e44:	441a      	add	r2, r3
 8007e46:	9200      	str	r2, [sp, #0]
 8007e48:	9a06      	ldr	r2, [sp, #24]
 8007e4a:	441a      	add	r2, r3
 8007e4c:	441e      	add	r6, r3
 8007e4e:	9206      	str	r2, [sp, #24]
 8007e50:	e78a      	b.n	8007d68 <_dtoa_r+0x828>
 8007e52:	4603      	mov	r3, r0
 8007e54:	e7f4      	b.n	8007e40 <_dtoa_r+0x900>
 8007e56:	9b03      	ldr	r3, [sp, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	46b8      	mov	r8, r7
 8007e5c:	dc20      	bgt.n	8007ea0 <_dtoa_r+0x960>
 8007e5e:	469b      	mov	fp, r3
 8007e60:	9b07      	ldr	r3, [sp, #28]
 8007e62:	2b02      	cmp	r3, #2
 8007e64:	dd1e      	ble.n	8007ea4 <_dtoa_r+0x964>
 8007e66:	f1bb 0f00 	cmp.w	fp, #0
 8007e6a:	f47f adb1 	bne.w	80079d0 <_dtoa_r+0x490>
 8007e6e:	4621      	mov	r1, r4
 8007e70:	465b      	mov	r3, fp
 8007e72:	2205      	movs	r2, #5
 8007e74:	4648      	mov	r0, r9
 8007e76:	f000 fa95 	bl	80083a4 <__multadd>
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	9802      	ldr	r0, [sp, #8]
 8007e80:	f000 fca0 	bl	80087c4 <__mcmp>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	f77f ada3 	ble.w	80079d0 <_dtoa_r+0x490>
 8007e8a:	4656      	mov	r6, sl
 8007e8c:	2331      	movs	r3, #49	@ 0x31
 8007e8e:	f806 3b01 	strb.w	r3, [r6], #1
 8007e92:	f108 0801 	add.w	r8, r8, #1
 8007e96:	e59f      	b.n	80079d8 <_dtoa_r+0x498>
 8007e98:	9c03      	ldr	r4, [sp, #12]
 8007e9a:	46b8      	mov	r8, r7
 8007e9c:	4625      	mov	r5, r4
 8007e9e:	e7f4      	b.n	8007e8a <_dtoa_r+0x94a>
 8007ea0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f000 8101 	beq.w	80080ae <_dtoa_r+0xb6e>
 8007eac:	2e00      	cmp	r6, #0
 8007eae:	dd05      	ble.n	8007ebc <_dtoa_r+0x97c>
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	4632      	mov	r2, r6
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	f000 fc19 	bl	80086ec <__lshift>
 8007eba:	4605      	mov	r5, r0
 8007ebc:	9b08      	ldr	r3, [sp, #32]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d05c      	beq.n	8007f7c <_dtoa_r+0xa3c>
 8007ec2:	6869      	ldr	r1, [r5, #4]
 8007ec4:	4648      	mov	r0, r9
 8007ec6:	f000 fa0b 	bl	80082e0 <_Balloc>
 8007eca:	4606      	mov	r6, r0
 8007ecc:	b928      	cbnz	r0, 8007eda <_dtoa_r+0x99a>
 8007ece:	4b82      	ldr	r3, [pc, #520]	@ (80080d8 <_dtoa_r+0xb98>)
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ed6:	f7ff bb4a 	b.w	800756e <_dtoa_r+0x2e>
 8007eda:	692a      	ldr	r2, [r5, #16]
 8007edc:	3202      	adds	r2, #2
 8007ede:	0092      	lsls	r2, r2, #2
 8007ee0:	f105 010c 	add.w	r1, r5, #12
 8007ee4:	300c      	adds	r0, #12
 8007ee6:	f7ff fa92 	bl	800740e <memcpy>
 8007eea:	2201      	movs	r2, #1
 8007eec:	4631      	mov	r1, r6
 8007eee:	4648      	mov	r0, r9
 8007ef0:	f000 fbfc 	bl	80086ec <__lshift>
 8007ef4:	f10a 0301 	add.w	r3, sl, #1
 8007ef8:	9300      	str	r3, [sp, #0]
 8007efa:	eb0a 030b 	add.w	r3, sl, fp
 8007efe:	9308      	str	r3, [sp, #32]
 8007f00:	9b04      	ldr	r3, [sp, #16]
 8007f02:	f003 0301 	and.w	r3, r3, #1
 8007f06:	462f      	mov	r7, r5
 8007f08:	9306      	str	r3, [sp, #24]
 8007f0a:	4605      	mov	r5, r0
 8007f0c:	9b00      	ldr	r3, [sp, #0]
 8007f0e:	9802      	ldr	r0, [sp, #8]
 8007f10:	4621      	mov	r1, r4
 8007f12:	f103 3bff 	add.w	fp, r3, #4294967295
 8007f16:	f7ff fa88 	bl	800742a <quorem>
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	3330      	adds	r3, #48	@ 0x30
 8007f1e:	9003      	str	r0, [sp, #12]
 8007f20:	4639      	mov	r1, r7
 8007f22:	9802      	ldr	r0, [sp, #8]
 8007f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f26:	f000 fc4d 	bl	80087c4 <__mcmp>
 8007f2a:	462a      	mov	r2, r5
 8007f2c:	9004      	str	r0, [sp, #16]
 8007f2e:	4621      	mov	r1, r4
 8007f30:	4648      	mov	r0, r9
 8007f32:	f000 fc63 	bl	80087fc <__mdiff>
 8007f36:	68c2      	ldr	r2, [r0, #12]
 8007f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	bb02      	cbnz	r2, 8007f80 <_dtoa_r+0xa40>
 8007f3e:	4601      	mov	r1, r0
 8007f40:	9802      	ldr	r0, [sp, #8]
 8007f42:	f000 fc3f 	bl	80087c4 <__mcmp>
 8007f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f48:	4602      	mov	r2, r0
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4648      	mov	r0, r9
 8007f4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f52:	f000 fa05 	bl	8008360 <_Bfree>
 8007f56:	9b07      	ldr	r3, [sp, #28]
 8007f58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f5a:	9e00      	ldr	r6, [sp, #0]
 8007f5c:	ea42 0103 	orr.w	r1, r2, r3
 8007f60:	9b06      	ldr	r3, [sp, #24]
 8007f62:	4319      	orrs	r1, r3
 8007f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f66:	d10d      	bne.n	8007f84 <_dtoa_r+0xa44>
 8007f68:	2b39      	cmp	r3, #57	@ 0x39
 8007f6a:	d027      	beq.n	8007fbc <_dtoa_r+0xa7c>
 8007f6c:	9a04      	ldr	r2, [sp, #16]
 8007f6e:	2a00      	cmp	r2, #0
 8007f70:	dd01      	ble.n	8007f76 <_dtoa_r+0xa36>
 8007f72:	9b03      	ldr	r3, [sp, #12]
 8007f74:	3331      	adds	r3, #49	@ 0x31
 8007f76:	f88b 3000 	strb.w	r3, [fp]
 8007f7a:	e52e      	b.n	80079da <_dtoa_r+0x49a>
 8007f7c:	4628      	mov	r0, r5
 8007f7e:	e7b9      	b.n	8007ef4 <_dtoa_r+0x9b4>
 8007f80:	2201      	movs	r2, #1
 8007f82:	e7e2      	b.n	8007f4a <_dtoa_r+0xa0a>
 8007f84:	9904      	ldr	r1, [sp, #16]
 8007f86:	2900      	cmp	r1, #0
 8007f88:	db04      	blt.n	8007f94 <_dtoa_r+0xa54>
 8007f8a:	9807      	ldr	r0, [sp, #28]
 8007f8c:	4301      	orrs	r1, r0
 8007f8e:	9806      	ldr	r0, [sp, #24]
 8007f90:	4301      	orrs	r1, r0
 8007f92:	d120      	bne.n	8007fd6 <_dtoa_r+0xa96>
 8007f94:	2a00      	cmp	r2, #0
 8007f96:	ddee      	ble.n	8007f76 <_dtoa_r+0xa36>
 8007f98:	9902      	ldr	r1, [sp, #8]
 8007f9a:	9300      	str	r3, [sp, #0]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	4648      	mov	r0, r9
 8007fa0:	f000 fba4 	bl	80086ec <__lshift>
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	9002      	str	r0, [sp, #8]
 8007fa8:	f000 fc0c 	bl	80087c4 <__mcmp>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	9b00      	ldr	r3, [sp, #0]
 8007fb0:	dc02      	bgt.n	8007fb8 <_dtoa_r+0xa78>
 8007fb2:	d1e0      	bne.n	8007f76 <_dtoa_r+0xa36>
 8007fb4:	07da      	lsls	r2, r3, #31
 8007fb6:	d5de      	bpl.n	8007f76 <_dtoa_r+0xa36>
 8007fb8:	2b39      	cmp	r3, #57	@ 0x39
 8007fba:	d1da      	bne.n	8007f72 <_dtoa_r+0xa32>
 8007fbc:	2339      	movs	r3, #57	@ 0x39
 8007fbe:	f88b 3000 	strb.w	r3, [fp]
 8007fc2:	4633      	mov	r3, r6
 8007fc4:	461e      	mov	r6, r3
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007fcc:	2a39      	cmp	r2, #57	@ 0x39
 8007fce:	d04e      	beq.n	800806e <_dtoa_r+0xb2e>
 8007fd0:	3201      	adds	r2, #1
 8007fd2:	701a      	strb	r2, [r3, #0]
 8007fd4:	e501      	b.n	80079da <_dtoa_r+0x49a>
 8007fd6:	2a00      	cmp	r2, #0
 8007fd8:	dd03      	ble.n	8007fe2 <_dtoa_r+0xaa2>
 8007fda:	2b39      	cmp	r3, #57	@ 0x39
 8007fdc:	d0ee      	beq.n	8007fbc <_dtoa_r+0xa7c>
 8007fde:	3301      	adds	r3, #1
 8007fe0:	e7c9      	b.n	8007f76 <_dtoa_r+0xa36>
 8007fe2:	9a00      	ldr	r2, [sp, #0]
 8007fe4:	9908      	ldr	r1, [sp, #32]
 8007fe6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fea:	428a      	cmp	r2, r1
 8007fec:	d028      	beq.n	8008040 <_dtoa_r+0xb00>
 8007fee:	9902      	ldr	r1, [sp, #8]
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	220a      	movs	r2, #10
 8007ff4:	4648      	mov	r0, r9
 8007ff6:	f000 f9d5 	bl	80083a4 <__multadd>
 8007ffa:	42af      	cmp	r7, r5
 8007ffc:	9002      	str	r0, [sp, #8]
 8007ffe:	f04f 0300 	mov.w	r3, #0
 8008002:	f04f 020a 	mov.w	r2, #10
 8008006:	4639      	mov	r1, r7
 8008008:	4648      	mov	r0, r9
 800800a:	d107      	bne.n	800801c <_dtoa_r+0xadc>
 800800c:	f000 f9ca 	bl	80083a4 <__multadd>
 8008010:	4607      	mov	r7, r0
 8008012:	4605      	mov	r5, r0
 8008014:	9b00      	ldr	r3, [sp, #0]
 8008016:	3301      	adds	r3, #1
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	e777      	b.n	8007f0c <_dtoa_r+0x9cc>
 800801c:	f000 f9c2 	bl	80083a4 <__multadd>
 8008020:	4629      	mov	r1, r5
 8008022:	4607      	mov	r7, r0
 8008024:	2300      	movs	r3, #0
 8008026:	220a      	movs	r2, #10
 8008028:	4648      	mov	r0, r9
 800802a:	f000 f9bb 	bl	80083a4 <__multadd>
 800802e:	4605      	mov	r5, r0
 8008030:	e7f0      	b.n	8008014 <_dtoa_r+0xad4>
 8008032:	f1bb 0f00 	cmp.w	fp, #0
 8008036:	bfcc      	ite	gt
 8008038:	465e      	movgt	r6, fp
 800803a:	2601      	movle	r6, #1
 800803c:	4456      	add	r6, sl
 800803e:	2700      	movs	r7, #0
 8008040:	9902      	ldr	r1, [sp, #8]
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	2201      	movs	r2, #1
 8008046:	4648      	mov	r0, r9
 8008048:	f000 fb50 	bl	80086ec <__lshift>
 800804c:	4621      	mov	r1, r4
 800804e:	9002      	str	r0, [sp, #8]
 8008050:	f000 fbb8 	bl	80087c4 <__mcmp>
 8008054:	2800      	cmp	r0, #0
 8008056:	dcb4      	bgt.n	8007fc2 <_dtoa_r+0xa82>
 8008058:	d102      	bne.n	8008060 <_dtoa_r+0xb20>
 800805a:	9b00      	ldr	r3, [sp, #0]
 800805c:	07db      	lsls	r3, r3, #31
 800805e:	d4b0      	bmi.n	8007fc2 <_dtoa_r+0xa82>
 8008060:	4633      	mov	r3, r6
 8008062:	461e      	mov	r6, r3
 8008064:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008068:	2a30      	cmp	r2, #48	@ 0x30
 800806a:	d0fa      	beq.n	8008062 <_dtoa_r+0xb22>
 800806c:	e4b5      	b.n	80079da <_dtoa_r+0x49a>
 800806e:	459a      	cmp	sl, r3
 8008070:	d1a8      	bne.n	8007fc4 <_dtoa_r+0xa84>
 8008072:	2331      	movs	r3, #49	@ 0x31
 8008074:	f108 0801 	add.w	r8, r8, #1
 8008078:	f88a 3000 	strb.w	r3, [sl]
 800807c:	e4ad      	b.n	80079da <_dtoa_r+0x49a>
 800807e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008080:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80080dc <_dtoa_r+0xb9c>
 8008084:	b11b      	cbz	r3, 800808e <_dtoa_r+0xb4e>
 8008086:	f10a 0308 	add.w	r3, sl, #8
 800808a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800808c:	6013      	str	r3, [r2, #0]
 800808e:	4650      	mov	r0, sl
 8008090:	b017      	add	sp, #92	@ 0x5c
 8008092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008096:	9b07      	ldr	r3, [sp, #28]
 8008098:	2b01      	cmp	r3, #1
 800809a:	f77f ae2e 	ble.w	8007cfa <_dtoa_r+0x7ba>
 800809e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080a0:	9308      	str	r3, [sp, #32]
 80080a2:	2001      	movs	r0, #1
 80080a4:	e64d      	b.n	8007d42 <_dtoa_r+0x802>
 80080a6:	f1bb 0f00 	cmp.w	fp, #0
 80080aa:	f77f aed9 	ble.w	8007e60 <_dtoa_r+0x920>
 80080ae:	4656      	mov	r6, sl
 80080b0:	9802      	ldr	r0, [sp, #8]
 80080b2:	4621      	mov	r1, r4
 80080b4:	f7ff f9b9 	bl	800742a <quorem>
 80080b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80080bc:	f806 3b01 	strb.w	r3, [r6], #1
 80080c0:	eba6 020a 	sub.w	r2, r6, sl
 80080c4:	4593      	cmp	fp, r2
 80080c6:	ddb4      	ble.n	8008032 <_dtoa_r+0xaf2>
 80080c8:	9902      	ldr	r1, [sp, #8]
 80080ca:	2300      	movs	r3, #0
 80080cc:	220a      	movs	r2, #10
 80080ce:	4648      	mov	r0, r9
 80080d0:	f000 f968 	bl	80083a4 <__multadd>
 80080d4:	9002      	str	r0, [sp, #8]
 80080d6:	e7eb      	b.n	80080b0 <_dtoa_r+0xb70>
 80080d8:	0800a6c4 	.word	0x0800a6c4
 80080dc:	0800a648 	.word	0x0800a648

080080e0 <_free_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	4605      	mov	r5, r0
 80080e4:	2900      	cmp	r1, #0
 80080e6:	d041      	beq.n	800816c <_free_r+0x8c>
 80080e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ec:	1f0c      	subs	r4, r1, #4
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	bfb8      	it	lt
 80080f2:	18e4      	addlt	r4, r4, r3
 80080f4:	f000 f8e8 	bl	80082c8 <__malloc_lock>
 80080f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008170 <_free_r+0x90>)
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	b933      	cbnz	r3, 800810c <_free_r+0x2c>
 80080fe:	6063      	str	r3, [r4, #4]
 8008100:	6014      	str	r4, [r2, #0]
 8008102:	4628      	mov	r0, r5
 8008104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008108:	f000 b8e4 	b.w	80082d4 <__malloc_unlock>
 800810c:	42a3      	cmp	r3, r4
 800810e:	d908      	bls.n	8008122 <_free_r+0x42>
 8008110:	6820      	ldr	r0, [r4, #0]
 8008112:	1821      	adds	r1, r4, r0
 8008114:	428b      	cmp	r3, r1
 8008116:	bf01      	itttt	eq
 8008118:	6819      	ldreq	r1, [r3, #0]
 800811a:	685b      	ldreq	r3, [r3, #4]
 800811c:	1809      	addeq	r1, r1, r0
 800811e:	6021      	streq	r1, [r4, #0]
 8008120:	e7ed      	b.n	80080fe <_free_r+0x1e>
 8008122:	461a      	mov	r2, r3
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	b10b      	cbz	r3, 800812c <_free_r+0x4c>
 8008128:	42a3      	cmp	r3, r4
 800812a:	d9fa      	bls.n	8008122 <_free_r+0x42>
 800812c:	6811      	ldr	r1, [r2, #0]
 800812e:	1850      	adds	r0, r2, r1
 8008130:	42a0      	cmp	r0, r4
 8008132:	d10b      	bne.n	800814c <_free_r+0x6c>
 8008134:	6820      	ldr	r0, [r4, #0]
 8008136:	4401      	add	r1, r0
 8008138:	1850      	adds	r0, r2, r1
 800813a:	4283      	cmp	r3, r0
 800813c:	6011      	str	r1, [r2, #0]
 800813e:	d1e0      	bne.n	8008102 <_free_r+0x22>
 8008140:	6818      	ldr	r0, [r3, #0]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	6053      	str	r3, [r2, #4]
 8008146:	4408      	add	r0, r1
 8008148:	6010      	str	r0, [r2, #0]
 800814a:	e7da      	b.n	8008102 <_free_r+0x22>
 800814c:	d902      	bls.n	8008154 <_free_r+0x74>
 800814e:	230c      	movs	r3, #12
 8008150:	602b      	str	r3, [r5, #0]
 8008152:	e7d6      	b.n	8008102 <_free_r+0x22>
 8008154:	6820      	ldr	r0, [r4, #0]
 8008156:	1821      	adds	r1, r4, r0
 8008158:	428b      	cmp	r3, r1
 800815a:	bf04      	itt	eq
 800815c:	6819      	ldreq	r1, [r3, #0]
 800815e:	685b      	ldreq	r3, [r3, #4]
 8008160:	6063      	str	r3, [r4, #4]
 8008162:	bf04      	itt	eq
 8008164:	1809      	addeq	r1, r1, r0
 8008166:	6021      	streq	r1, [r4, #0]
 8008168:	6054      	str	r4, [r2, #4]
 800816a:	e7ca      	b.n	8008102 <_free_r+0x22>
 800816c:	bd38      	pop	{r3, r4, r5, pc}
 800816e:	bf00      	nop
 8008170:	20000958 	.word	0x20000958

08008174 <malloc>:
 8008174:	4b02      	ldr	r3, [pc, #8]	@ (8008180 <malloc+0xc>)
 8008176:	4601      	mov	r1, r0
 8008178:	6818      	ldr	r0, [r3, #0]
 800817a:	f000 b825 	b.w	80081c8 <_malloc_r>
 800817e:	bf00      	nop
 8008180:	20000018 	.word	0x20000018

08008184 <sbrk_aligned>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	4e0f      	ldr	r6, [pc, #60]	@ (80081c4 <sbrk_aligned+0x40>)
 8008188:	460c      	mov	r4, r1
 800818a:	6831      	ldr	r1, [r6, #0]
 800818c:	4605      	mov	r5, r0
 800818e:	b911      	cbnz	r1, 8008196 <sbrk_aligned+0x12>
 8008190:	f001 f804 	bl	800919c <_sbrk_r>
 8008194:	6030      	str	r0, [r6, #0]
 8008196:	4621      	mov	r1, r4
 8008198:	4628      	mov	r0, r5
 800819a:	f000 ffff 	bl	800919c <_sbrk_r>
 800819e:	1c43      	adds	r3, r0, #1
 80081a0:	d103      	bne.n	80081aa <sbrk_aligned+0x26>
 80081a2:	f04f 34ff 	mov.w	r4, #4294967295
 80081a6:	4620      	mov	r0, r4
 80081a8:	bd70      	pop	{r4, r5, r6, pc}
 80081aa:	1cc4      	adds	r4, r0, #3
 80081ac:	f024 0403 	bic.w	r4, r4, #3
 80081b0:	42a0      	cmp	r0, r4
 80081b2:	d0f8      	beq.n	80081a6 <sbrk_aligned+0x22>
 80081b4:	1a21      	subs	r1, r4, r0
 80081b6:	4628      	mov	r0, r5
 80081b8:	f000 fff0 	bl	800919c <_sbrk_r>
 80081bc:	3001      	adds	r0, #1
 80081be:	d1f2      	bne.n	80081a6 <sbrk_aligned+0x22>
 80081c0:	e7ef      	b.n	80081a2 <sbrk_aligned+0x1e>
 80081c2:	bf00      	nop
 80081c4:	20000954 	.word	0x20000954

080081c8 <_malloc_r>:
 80081c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081cc:	1ccd      	adds	r5, r1, #3
 80081ce:	f025 0503 	bic.w	r5, r5, #3
 80081d2:	3508      	adds	r5, #8
 80081d4:	2d0c      	cmp	r5, #12
 80081d6:	bf38      	it	cc
 80081d8:	250c      	movcc	r5, #12
 80081da:	2d00      	cmp	r5, #0
 80081dc:	4606      	mov	r6, r0
 80081de:	db01      	blt.n	80081e4 <_malloc_r+0x1c>
 80081e0:	42a9      	cmp	r1, r5
 80081e2:	d904      	bls.n	80081ee <_malloc_r+0x26>
 80081e4:	230c      	movs	r3, #12
 80081e6:	6033      	str	r3, [r6, #0]
 80081e8:	2000      	movs	r0, #0
 80081ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082c4 <_malloc_r+0xfc>
 80081f2:	f000 f869 	bl	80082c8 <__malloc_lock>
 80081f6:	f8d8 3000 	ldr.w	r3, [r8]
 80081fa:	461c      	mov	r4, r3
 80081fc:	bb44      	cbnz	r4, 8008250 <_malloc_r+0x88>
 80081fe:	4629      	mov	r1, r5
 8008200:	4630      	mov	r0, r6
 8008202:	f7ff ffbf 	bl	8008184 <sbrk_aligned>
 8008206:	1c43      	adds	r3, r0, #1
 8008208:	4604      	mov	r4, r0
 800820a:	d158      	bne.n	80082be <_malloc_r+0xf6>
 800820c:	f8d8 4000 	ldr.w	r4, [r8]
 8008210:	4627      	mov	r7, r4
 8008212:	2f00      	cmp	r7, #0
 8008214:	d143      	bne.n	800829e <_malloc_r+0xd6>
 8008216:	2c00      	cmp	r4, #0
 8008218:	d04b      	beq.n	80082b2 <_malloc_r+0xea>
 800821a:	6823      	ldr	r3, [r4, #0]
 800821c:	4639      	mov	r1, r7
 800821e:	4630      	mov	r0, r6
 8008220:	eb04 0903 	add.w	r9, r4, r3
 8008224:	f000 ffba 	bl	800919c <_sbrk_r>
 8008228:	4581      	cmp	r9, r0
 800822a:	d142      	bne.n	80082b2 <_malloc_r+0xea>
 800822c:	6821      	ldr	r1, [r4, #0]
 800822e:	1a6d      	subs	r5, r5, r1
 8008230:	4629      	mov	r1, r5
 8008232:	4630      	mov	r0, r6
 8008234:	f7ff ffa6 	bl	8008184 <sbrk_aligned>
 8008238:	3001      	adds	r0, #1
 800823a:	d03a      	beq.n	80082b2 <_malloc_r+0xea>
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	442b      	add	r3, r5
 8008240:	6023      	str	r3, [r4, #0]
 8008242:	f8d8 3000 	ldr.w	r3, [r8]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	bb62      	cbnz	r2, 80082a4 <_malloc_r+0xdc>
 800824a:	f8c8 7000 	str.w	r7, [r8]
 800824e:	e00f      	b.n	8008270 <_malloc_r+0xa8>
 8008250:	6822      	ldr	r2, [r4, #0]
 8008252:	1b52      	subs	r2, r2, r5
 8008254:	d420      	bmi.n	8008298 <_malloc_r+0xd0>
 8008256:	2a0b      	cmp	r2, #11
 8008258:	d917      	bls.n	800828a <_malloc_r+0xc2>
 800825a:	1961      	adds	r1, r4, r5
 800825c:	42a3      	cmp	r3, r4
 800825e:	6025      	str	r5, [r4, #0]
 8008260:	bf18      	it	ne
 8008262:	6059      	strne	r1, [r3, #4]
 8008264:	6863      	ldr	r3, [r4, #4]
 8008266:	bf08      	it	eq
 8008268:	f8c8 1000 	streq.w	r1, [r8]
 800826c:	5162      	str	r2, [r4, r5]
 800826e:	604b      	str	r3, [r1, #4]
 8008270:	4630      	mov	r0, r6
 8008272:	f000 f82f 	bl	80082d4 <__malloc_unlock>
 8008276:	f104 000b 	add.w	r0, r4, #11
 800827a:	1d23      	adds	r3, r4, #4
 800827c:	f020 0007 	bic.w	r0, r0, #7
 8008280:	1ac2      	subs	r2, r0, r3
 8008282:	bf1c      	itt	ne
 8008284:	1a1b      	subne	r3, r3, r0
 8008286:	50a3      	strne	r3, [r4, r2]
 8008288:	e7af      	b.n	80081ea <_malloc_r+0x22>
 800828a:	6862      	ldr	r2, [r4, #4]
 800828c:	42a3      	cmp	r3, r4
 800828e:	bf0c      	ite	eq
 8008290:	f8c8 2000 	streq.w	r2, [r8]
 8008294:	605a      	strne	r2, [r3, #4]
 8008296:	e7eb      	b.n	8008270 <_malloc_r+0xa8>
 8008298:	4623      	mov	r3, r4
 800829a:	6864      	ldr	r4, [r4, #4]
 800829c:	e7ae      	b.n	80081fc <_malloc_r+0x34>
 800829e:	463c      	mov	r4, r7
 80082a0:	687f      	ldr	r7, [r7, #4]
 80082a2:	e7b6      	b.n	8008212 <_malloc_r+0x4a>
 80082a4:	461a      	mov	r2, r3
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	42a3      	cmp	r3, r4
 80082aa:	d1fb      	bne.n	80082a4 <_malloc_r+0xdc>
 80082ac:	2300      	movs	r3, #0
 80082ae:	6053      	str	r3, [r2, #4]
 80082b0:	e7de      	b.n	8008270 <_malloc_r+0xa8>
 80082b2:	230c      	movs	r3, #12
 80082b4:	6033      	str	r3, [r6, #0]
 80082b6:	4630      	mov	r0, r6
 80082b8:	f000 f80c 	bl	80082d4 <__malloc_unlock>
 80082bc:	e794      	b.n	80081e8 <_malloc_r+0x20>
 80082be:	6005      	str	r5, [r0, #0]
 80082c0:	e7d6      	b.n	8008270 <_malloc_r+0xa8>
 80082c2:	bf00      	nop
 80082c4:	20000958 	.word	0x20000958

080082c8 <__malloc_lock>:
 80082c8:	4801      	ldr	r0, [pc, #4]	@ (80082d0 <__malloc_lock+0x8>)
 80082ca:	f7ff b89e 	b.w	800740a <__retarget_lock_acquire_recursive>
 80082ce:	bf00      	nop
 80082d0:	20000950 	.word	0x20000950

080082d4 <__malloc_unlock>:
 80082d4:	4801      	ldr	r0, [pc, #4]	@ (80082dc <__malloc_unlock+0x8>)
 80082d6:	f7ff b899 	b.w	800740c <__retarget_lock_release_recursive>
 80082da:	bf00      	nop
 80082dc:	20000950 	.word	0x20000950

080082e0 <_Balloc>:
 80082e0:	b570      	push	{r4, r5, r6, lr}
 80082e2:	69c6      	ldr	r6, [r0, #28]
 80082e4:	4604      	mov	r4, r0
 80082e6:	460d      	mov	r5, r1
 80082e8:	b976      	cbnz	r6, 8008308 <_Balloc+0x28>
 80082ea:	2010      	movs	r0, #16
 80082ec:	f7ff ff42 	bl	8008174 <malloc>
 80082f0:	4602      	mov	r2, r0
 80082f2:	61e0      	str	r0, [r4, #28]
 80082f4:	b920      	cbnz	r0, 8008300 <_Balloc+0x20>
 80082f6:	4b18      	ldr	r3, [pc, #96]	@ (8008358 <_Balloc+0x78>)
 80082f8:	4818      	ldr	r0, [pc, #96]	@ (800835c <_Balloc+0x7c>)
 80082fa:	216b      	movs	r1, #107	@ 0x6b
 80082fc:	f000 ff5e 	bl	80091bc <__assert_func>
 8008300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008304:	6006      	str	r6, [r0, #0]
 8008306:	60c6      	str	r6, [r0, #12]
 8008308:	69e6      	ldr	r6, [r4, #28]
 800830a:	68f3      	ldr	r3, [r6, #12]
 800830c:	b183      	cbz	r3, 8008330 <_Balloc+0x50>
 800830e:	69e3      	ldr	r3, [r4, #28]
 8008310:	68db      	ldr	r3, [r3, #12]
 8008312:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008316:	b9b8      	cbnz	r0, 8008348 <_Balloc+0x68>
 8008318:	2101      	movs	r1, #1
 800831a:	fa01 f605 	lsl.w	r6, r1, r5
 800831e:	1d72      	adds	r2, r6, #5
 8008320:	0092      	lsls	r2, r2, #2
 8008322:	4620      	mov	r0, r4
 8008324:	f000 ff68 	bl	80091f8 <_calloc_r>
 8008328:	b160      	cbz	r0, 8008344 <_Balloc+0x64>
 800832a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800832e:	e00e      	b.n	800834e <_Balloc+0x6e>
 8008330:	2221      	movs	r2, #33	@ 0x21
 8008332:	2104      	movs	r1, #4
 8008334:	4620      	mov	r0, r4
 8008336:	f000 ff5f 	bl	80091f8 <_calloc_r>
 800833a:	69e3      	ldr	r3, [r4, #28]
 800833c:	60f0      	str	r0, [r6, #12]
 800833e:	68db      	ldr	r3, [r3, #12]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e4      	bne.n	800830e <_Balloc+0x2e>
 8008344:	2000      	movs	r0, #0
 8008346:	bd70      	pop	{r4, r5, r6, pc}
 8008348:	6802      	ldr	r2, [r0, #0]
 800834a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800834e:	2300      	movs	r3, #0
 8008350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008354:	e7f7      	b.n	8008346 <_Balloc+0x66>
 8008356:	bf00      	nop
 8008358:	0800a655 	.word	0x0800a655
 800835c:	0800a6d5 	.word	0x0800a6d5

08008360 <_Bfree>:
 8008360:	b570      	push	{r4, r5, r6, lr}
 8008362:	69c6      	ldr	r6, [r0, #28]
 8008364:	4605      	mov	r5, r0
 8008366:	460c      	mov	r4, r1
 8008368:	b976      	cbnz	r6, 8008388 <_Bfree+0x28>
 800836a:	2010      	movs	r0, #16
 800836c:	f7ff ff02 	bl	8008174 <malloc>
 8008370:	4602      	mov	r2, r0
 8008372:	61e8      	str	r0, [r5, #28]
 8008374:	b920      	cbnz	r0, 8008380 <_Bfree+0x20>
 8008376:	4b09      	ldr	r3, [pc, #36]	@ (800839c <_Bfree+0x3c>)
 8008378:	4809      	ldr	r0, [pc, #36]	@ (80083a0 <_Bfree+0x40>)
 800837a:	218f      	movs	r1, #143	@ 0x8f
 800837c:	f000 ff1e 	bl	80091bc <__assert_func>
 8008380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008384:	6006      	str	r6, [r0, #0]
 8008386:	60c6      	str	r6, [r0, #12]
 8008388:	b13c      	cbz	r4, 800839a <_Bfree+0x3a>
 800838a:	69eb      	ldr	r3, [r5, #28]
 800838c:	6862      	ldr	r2, [r4, #4]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008394:	6021      	str	r1, [r4, #0]
 8008396:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800839a:	bd70      	pop	{r4, r5, r6, pc}
 800839c:	0800a655 	.word	0x0800a655
 80083a0:	0800a6d5 	.word	0x0800a6d5

080083a4 <__multadd>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	690d      	ldr	r5, [r1, #16]
 80083aa:	4607      	mov	r7, r0
 80083ac:	460c      	mov	r4, r1
 80083ae:	461e      	mov	r6, r3
 80083b0:	f101 0c14 	add.w	ip, r1, #20
 80083b4:	2000      	movs	r0, #0
 80083b6:	f8dc 3000 	ldr.w	r3, [ip]
 80083ba:	b299      	uxth	r1, r3
 80083bc:	fb02 6101 	mla	r1, r2, r1, r6
 80083c0:	0c1e      	lsrs	r6, r3, #16
 80083c2:	0c0b      	lsrs	r3, r1, #16
 80083c4:	fb02 3306 	mla	r3, r2, r6, r3
 80083c8:	b289      	uxth	r1, r1
 80083ca:	3001      	adds	r0, #1
 80083cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083d0:	4285      	cmp	r5, r0
 80083d2:	f84c 1b04 	str.w	r1, [ip], #4
 80083d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083da:	dcec      	bgt.n	80083b6 <__multadd+0x12>
 80083dc:	b30e      	cbz	r6, 8008422 <__multadd+0x7e>
 80083de:	68a3      	ldr	r3, [r4, #8]
 80083e0:	42ab      	cmp	r3, r5
 80083e2:	dc19      	bgt.n	8008418 <__multadd+0x74>
 80083e4:	6861      	ldr	r1, [r4, #4]
 80083e6:	4638      	mov	r0, r7
 80083e8:	3101      	adds	r1, #1
 80083ea:	f7ff ff79 	bl	80082e0 <_Balloc>
 80083ee:	4680      	mov	r8, r0
 80083f0:	b928      	cbnz	r0, 80083fe <__multadd+0x5a>
 80083f2:	4602      	mov	r2, r0
 80083f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008428 <__multadd+0x84>)
 80083f6:	480d      	ldr	r0, [pc, #52]	@ (800842c <__multadd+0x88>)
 80083f8:	21ba      	movs	r1, #186	@ 0xba
 80083fa:	f000 fedf 	bl	80091bc <__assert_func>
 80083fe:	6922      	ldr	r2, [r4, #16]
 8008400:	3202      	adds	r2, #2
 8008402:	f104 010c 	add.w	r1, r4, #12
 8008406:	0092      	lsls	r2, r2, #2
 8008408:	300c      	adds	r0, #12
 800840a:	f7ff f800 	bl	800740e <memcpy>
 800840e:	4621      	mov	r1, r4
 8008410:	4638      	mov	r0, r7
 8008412:	f7ff ffa5 	bl	8008360 <_Bfree>
 8008416:	4644      	mov	r4, r8
 8008418:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800841c:	3501      	adds	r5, #1
 800841e:	615e      	str	r6, [r3, #20]
 8008420:	6125      	str	r5, [r4, #16]
 8008422:	4620      	mov	r0, r4
 8008424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008428:	0800a6c4 	.word	0x0800a6c4
 800842c:	0800a6d5 	.word	0x0800a6d5

08008430 <__hi0bits>:
 8008430:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008434:	4603      	mov	r3, r0
 8008436:	bf36      	itet	cc
 8008438:	0403      	lslcc	r3, r0, #16
 800843a:	2000      	movcs	r0, #0
 800843c:	2010      	movcc	r0, #16
 800843e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008442:	bf3c      	itt	cc
 8008444:	021b      	lslcc	r3, r3, #8
 8008446:	3008      	addcc	r0, #8
 8008448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800844c:	bf3c      	itt	cc
 800844e:	011b      	lslcc	r3, r3, #4
 8008450:	3004      	addcc	r0, #4
 8008452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008456:	bf3c      	itt	cc
 8008458:	009b      	lslcc	r3, r3, #2
 800845a:	3002      	addcc	r0, #2
 800845c:	2b00      	cmp	r3, #0
 800845e:	db05      	blt.n	800846c <__hi0bits+0x3c>
 8008460:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008464:	f100 0001 	add.w	r0, r0, #1
 8008468:	bf08      	it	eq
 800846a:	2020      	moveq	r0, #32
 800846c:	4770      	bx	lr

0800846e <__lo0bits>:
 800846e:	6803      	ldr	r3, [r0, #0]
 8008470:	4602      	mov	r2, r0
 8008472:	f013 0007 	ands.w	r0, r3, #7
 8008476:	d00b      	beq.n	8008490 <__lo0bits+0x22>
 8008478:	07d9      	lsls	r1, r3, #31
 800847a:	d421      	bmi.n	80084c0 <__lo0bits+0x52>
 800847c:	0798      	lsls	r0, r3, #30
 800847e:	bf49      	itett	mi
 8008480:	085b      	lsrmi	r3, r3, #1
 8008482:	089b      	lsrpl	r3, r3, #2
 8008484:	2001      	movmi	r0, #1
 8008486:	6013      	strmi	r3, [r2, #0]
 8008488:	bf5c      	itt	pl
 800848a:	6013      	strpl	r3, [r2, #0]
 800848c:	2002      	movpl	r0, #2
 800848e:	4770      	bx	lr
 8008490:	b299      	uxth	r1, r3
 8008492:	b909      	cbnz	r1, 8008498 <__lo0bits+0x2a>
 8008494:	0c1b      	lsrs	r3, r3, #16
 8008496:	2010      	movs	r0, #16
 8008498:	b2d9      	uxtb	r1, r3
 800849a:	b909      	cbnz	r1, 80084a0 <__lo0bits+0x32>
 800849c:	3008      	adds	r0, #8
 800849e:	0a1b      	lsrs	r3, r3, #8
 80084a0:	0719      	lsls	r1, r3, #28
 80084a2:	bf04      	itt	eq
 80084a4:	091b      	lsreq	r3, r3, #4
 80084a6:	3004      	addeq	r0, #4
 80084a8:	0799      	lsls	r1, r3, #30
 80084aa:	bf04      	itt	eq
 80084ac:	089b      	lsreq	r3, r3, #2
 80084ae:	3002      	addeq	r0, #2
 80084b0:	07d9      	lsls	r1, r3, #31
 80084b2:	d403      	bmi.n	80084bc <__lo0bits+0x4e>
 80084b4:	085b      	lsrs	r3, r3, #1
 80084b6:	f100 0001 	add.w	r0, r0, #1
 80084ba:	d003      	beq.n	80084c4 <__lo0bits+0x56>
 80084bc:	6013      	str	r3, [r2, #0]
 80084be:	4770      	bx	lr
 80084c0:	2000      	movs	r0, #0
 80084c2:	4770      	bx	lr
 80084c4:	2020      	movs	r0, #32
 80084c6:	4770      	bx	lr

080084c8 <__i2b>:
 80084c8:	b510      	push	{r4, lr}
 80084ca:	460c      	mov	r4, r1
 80084cc:	2101      	movs	r1, #1
 80084ce:	f7ff ff07 	bl	80082e0 <_Balloc>
 80084d2:	4602      	mov	r2, r0
 80084d4:	b928      	cbnz	r0, 80084e2 <__i2b+0x1a>
 80084d6:	4b05      	ldr	r3, [pc, #20]	@ (80084ec <__i2b+0x24>)
 80084d8:	4805      	ldr	r0, [pc, #20]	@ (80084f0 <__i2b+0x28>)
 80084da:	f240 1145 	movw	r1, #325	@ 0x145
 80084de:	f000 fe6d 	bl	80091bc <__assert_func>
 80084e2:	2301      	movs	r3, #1
 80084e4:	6144      	str	r4, [r0, #20]
 80084e6:	6103      	str	r3, [r0, #16]
 80084e8:	bd10      	pop	{r4, pc}
 80084ea:	bf00      	nop
 80084ec:	0800a6c4 	.word	0x0800a6c4
 80084f0:	0800a6d5 	.word	0x0800a6d5

080084f4 <__multiply>:
 80084f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	4617      	mov	r7, r2
 80084fa:	690a      	ldr	r2, [r1, #16]
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	429a      	cmp	r2, r3
 8008500:	bfa8      	it	ge
 8008502:	463b      	movge	r3, r7
 8008504:	4689      	mov	r9, r1
 8008506:	bfa4      	itt	ge
 8008508:	460f      	movge	r7, r1
 800850a:	4699      	movge	r9, r3
 800850c:	693d      	ldr	r5, [r7, #16]
 800850e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	6879      	ldr	r1, [r7, #4]
 8008516:	eb05 060a 	add.w	r6, r5, sl
 800851a:	42b3      	cmp	r3, r6
 800851c:	b085      	sub	sp, #20
 800851e:	bfb8      	it	lt
 8008520:	3101      	addlt	r1, #1
 8008522:	f7ff fedd 	bl	80082e0 <_Balloc>
 8008526:	b930      	cbnz	r0, 8008536 <__multiply+0x42>
 8008528:	4602      	mov	r2, r0
 800852a:	4b41      	ldr	r3, [pc, #260]	@ (8008630 <__multiply+0x13c>)
 800852c:	4841      	ldr	r0, [pc, #260]	@ (8008634 <__multiply+0x140>)
 800852e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008532:	f000 fe43 	bl	80091bc <__assert_func>
 8008536:	f100 0414 	add.w	r4, r0, #20
 800853a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800853e:	4623      	mov	r3, r4
 8008540:	2200      	movs	r2, #0
 8008542:	4573      	cmp	r3, lr
 8008544:	d320      	bcc.n	8008588 <__multiply+0x94>
 8008546:	f107 0814 	add.w	r8, r7, #20
 800854a:	f109 0114 	add.w	r1, r9, #20
 800854e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008552:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008556:	9302      	str	r3, [sp, #8]
 8008558:	1beb      	subs	r3, r5, r7
 800855a:	3b15      	subs	r3, #21
 800855c:	f023 0303 	bic.w	r3, r3, #3
 8008560:	3304      	adds	r3, #4
 8008562:	3715      	adds	r7, #21
 8008564:	42bd      	cmp	r5, r7
 8008566:	bf38      	it	cc
 8008568:	2304      	movcc	r3, #4
 800856a:	9301      	str	r3, [sp, #4]
 800856c:	9b02      	ldr	r3, [sp, #8]
 800856e:	9103      	str	r1, [sp, #12]
 8008570:	428b      	cmp	r3, r1
 8008572:	d80c      	bhi.n	800858e <__multiply+0x9a>
 8008574:	2e00      	cmp	r6, #0
 8008576:	dd03      	ble.n	8008580 <__multiply+0x8c>
 8008578:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800857c:	2b00      	cmp	r3, #0
 800857e:	d055      	beq.n	800862c <__multiply+0x138>
 8008580:	6106      	str	r6, [r0, #16]
 8008582:	b005      	add	sp, #20
 8008584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008588:	f843 2b04 	str.w	r2, [r3], #4
 800858c:	e7d9      	b.n	8008542 <__multiply+0x4e>
 800858e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008592:	f1ba 0f00 	cmp.w	sl, #0
 8008596:	d01f      	beq.n	80085d8 <__multiply+0xe4>
 8008598:	46c4      	mov	ip, r8
 800859a:	46a1      	mov	r9, r4
 800859c:	2700      	movs	r7, #0
 800859e:	f85c 2b04 	ldr.w	r2, [ip], #4
 80085a2:	f8d9 3000 	ldr.w	r3, [r9]
 80085a6:	fa1f fb82 	uxth.w	fp, r2
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80085b0:	443b      	add	r3, r7
 80085b2:	f8d9 7000 	ldr.w	r7, [r9]
 80085b6:	0c12      	lsrs	r2, r2, #16
 80085b8:	0c3f      	lsrs	r7, r7, #16
 80085ba:	fb0a 7202 	mla	r2, sl, r2, r7
 80085be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085c8:	4565      	cmp	r5, ip
 80085ca:	f849 3b04 	str.w	r3, [r9], #4
 80085ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80085d2:	d8e4      	bhi.n	800859e <__multiply+0xaa>
 80085d4:	9b01      	ldr	r3, [sp, #4]
 80085d6:	50e7      	str	r7, [r4, r3]
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085de:	3104      	adds	r1, #4
 80085e0:	f1b9 0f00 	cmp.w	r9, #0
 80085e4:	d020      	beq.n	8008628 <__multiply+0x134>
 80085e6:	6823      	ldr	r3, [r4, #0]
 80085e8:	4647      	mov	r7, r8
 80085ea:	46a4      	mov	ip, r4
 80085ec:	f04f 0a00 	mov.w	sl, #0
 80085f0:	f8b7 b000 	ldrh.w	fp, [r7]
 80085f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80085f8:	fb09 220b 	mla	r2, r9, fp, r2
 80085fc:	4452      	add	r2, sl
 80085fe:	b29b      	uxth	r3, r3
 8008600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008604:	f84c 3b04 	str.w	r3, [ip], #4
 8008608:	f857 3b04 	ldr.w	r3, [r7], #4
 800860c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008610:	f8bc 3000 	ldrh.w	r3, [ip]
 8008614:	fb09 330a 	mla	r3, r9, sl, r3
 8008618:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800861c:	42bd      	cmp	r5, r7
 800861e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008622:	d8e5      	bhi.n	80085f0 <__multiply+0xfc>
 8008624:	9a01      	ldr	r2, [sp, #4]
 8008626:	50a3      	str	r3, [r4, r2]
 8008628:	3404      	adds	r4, #4
 800862a:	e79f      	b.n	800856c <__multiply+0x78>
 800862c:	3e01      	subs	r6, #1
 800862e:	e7a1      	b.n	8008574 <__multiply+0x80>
 8008630:	0800a6c4 	.word	0x0800a6c4
 8008634:	0800a6d5 	.word	0x0800a6d5

08008638 <__pow5mult>:
 8008638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800863c:	4615      	mov	r5, r2
 800863e:	f012 0203 	ands.w	r2, r2, #3
 8008642:	4607      	mov	r7, r0
 8008644:	460e      	mov	r6, r1
 8008646:	d007      	beq.n	8008658 <__pow5mult+0x20>
 8008648:	4c25      	ldr	r4, [pc, #148]	@ (80086e0 <__pow5mult+0xa8>)
 800864a:	3a01      	subs	r2, #1
 800864c:	2300      	movs	r3, #0
 800864e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008652:	f7ff fea7 	bl	80083a4 <__multadd>
 8008656:	4606      	mov	r6, r0
 8008658:	10ad      	asrs	r5, r5, #2
 800865a:	d03d      	beq.n	80086d8 <__pow5mult+0xa0>
 800865c:	69fc      	ldr	r4, [r7, #28]
 800865e:	b97c      	cbnz	r4, 8008680 <__pow5mult+0x48>
 8008660:	2010      	movs	r0, #16
 8008662:	f7ff fd87 	bl	8008174 <malloc>
 8008666:	4602      	mov	r2, r0
 8008668:	61f8      	str	r0, [r7, #28]
 800866a:	b928      	cbnz	r0, 8008678 <__pow5mult+0x40>
 800866c:	4b1d      	ldr	r3, [pc, #116]	@ (80086e4 <__pow5mult+0xac>)
 800866e:	481e      	ldr	r0, [pc, #120]	@ (80086e8 <__pow5mult+0xb0>)
 8008670:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008674:	f000 fda2 	bl	80091bc <__assert_func>
 8008678:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800867c:	6004      	str	r4, [r0, #0]
 800867e:	60c4      	str	r4, [r0, #12]
 8008680:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008684:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008688:	b94c      	cbnz	r4, 800869e <__pow5mult+0x66>
 800868a:	f240 2171 	movw	r1, #625	@ 0x271
 800868e:	4638      	mov	r0, r7
 8008690:	f7ff ff1a 	bl	80084c8 <__i2b>
 8008694:	2300      	movs	r3, #0
 8008696:	f8c8 0008 	str.w	r0, [r8, #8]
 800869a:	4604      	mov	r4, r0
 800869c:	6003      	str	r3, [r0, #0]
 800869e:	f04f 0900 	mov.w	r9, #0
 80086a2:	07eb      	lsls	r3, r5, #31
 80086a4:	d50a      	bpl.n	80086bc <__pow5mult+0x84>
 80086a6:	4631      	mov	r1, r6
 80086a8:	4622      	mov	r2, r4
 80086aa:	4638      	mov	r0, r7
 80086ac:	f7ff ff22 	bl	80084f4 <__multiply>
 80086b0:	4631      	mov	r1, r6
 80086b2:	4680      	mov	r8, r0
 80086b4:	4638      	mov	r0, r7
 80086b6:	f7ff fe53 	bl	8008360 <_Bfree>
 80086ba:	4646      	mov	r6, r8
 80086bc:	106d      	asrs	r5, r5, #1
 80086be:	d00b      	beq.n	80086d8 <__pow5mult+0xa0>
 80086c0:	6820      	ldr	r0, [r4, #0]
 80086c2:	b938      	cbnz	r0, 80086d4 <__pow5mult+0x9c>
 80086c4:	4622      	mov	r2, r4
 80086c6:	4621      	mov	r1, r4
 80086c8:	4638      	mov	r0, r7
 80086ca:	f7ff ff13 	bl	80084f4 <__multiply>
 80086ce:	6020      	str	r0, [r4, #0]
 80086d0:	f8c0 9000 	str.w	r9, [r0]
 80086d4:	4604      	mov	r4, r0
 80086d6:	e7e4      	b.n	80086a2 <__pow5mult+0x6a>
 80086d8:	4630      	mov	r0, r6
 80086da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086de:	bf00      	nop
 80086e0:	0800a788 	.word	0x0800a788
 80086e4:	0800a655 	.word	0x0800a655
 80086e8:	0800a6d5 	.word	0x0800a6d5

080086ec <__lshift>:
 80086ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f0:	460c      	mov	r4, r1
 80086f2:	6849      	ldr	r1, [r1, #4]
 80086f4:	6923      	ldr	r3, [r4, #16]
 80086f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086fa:	68a3      	ldr	r3, [r4, #8]
 80086fc:	4607      	mov	r7, r0
 80086fe:	4691      	mov	r9, r2
 8008700:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008704:	f108 0601 	add.w	r6, r8, #1
 8008708:	42b3      	cmp	r3, r6
 800870a:	db0b      	blt.n	8008724 <__lshift+0x38>
 800870c:	4638      	mov	r0, r7
 800870e:	f7ff fde7 	bl	80082e0 <_Balloc>
 8008712:	4605      	mov	r5, r0
 8008714:	b948      	cbnz	r0, 800872a <__lshift+0x3e>
 8008716:	4602      	mov	r2, r0
 8008718:	4b28      	ldr	r3, [pc, #160]	@ (80087bc <__lshift+0xd0>)
 800871a:	4829      	ldr	r0, [pc, #164]	@ (80087c0 <__lshift+0xd4>)
 800871c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008720:	f000 fd4c 	bl	80091bc <__assert_func>
 8008724:	3101      	adds	r1, #1
 8008726:	005b      	lsls	r3, r3, #1
 8008728:	e7ee      	b.n	8008708 <__lshift+0x1c>
 800872a:	2300      	movs	r3, #0
 800872c:	f100 0114 	add.w	r1, r0, #20
 8008730:	f100 0210 	add.w	r2, r0, #16
 8008734:	4618      	mov	r0, r3
 8008736:	4553      	cmp	r3, sl
 8008738:	db33      	blt.n	80087a2 <__lshift+0xb6>
 800873a:	6920      	ldr	r0, [r4, #16]
 800873c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008740:	f104 0314 	add.w	r3, r4, #20
 8008744:	f019 091f 	ands.w	r9, r9, #31
 8008748:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800874c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008750:	d02b      	beq.n	80087aa <__lshift+0xbe>
 8008752:	f1c9 0e20 	rsb	lr, r9, #32
 8008756:	468a      	mov	sl, r1
 8008758:	2200      	movs	r2, #0
 800875a:	6818      	ldr	r0, [r3, #0]
 800875c:	fa00 f009 	lsl.w	r0, r0, r9
 8008760:	4310      	orrs	r0, r2
 8008762:	f84a 0b04 	str.w	r0, [sl], #4
 8008766:	f853 2b04 	ldr.w	r2, [r3], #4
 800876a:	459c      	cmp	ip, r3
 800876c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008770:	d8f3      	bhi.n	800875a <__lshift+0x6e>
 8008772:	ebac 0304 	sub.w	r3, ip, r4
 8008776:	3b15      	subs	r3, #21
 8008778:	f023 0303 	bic.w	r3, r3, #3
 800877c:	3304      	adds	r3, #4
 800877e:	f104 0015 	add.w	r0, r4, #21
 8008782:	4560      	cmp	r0, ip
 8008784:	bf88      	it	hi
 8008786:	2304      	movhi	r3, #4
 8008788:	50ca      	str	r2, [r1, r3]
 800878a:	b10a      	cbz	r2, 8008790 <__lshift+0xa4>
 800878c:	f108 0602 	add.w	r6, r8, #2
 8008790:	3e01      	subs	r6, #1
 8008792:	4638      	mov	r0, r7
 8008794:	612e      	str	r6, [r5, #16]
 8008796:	4621      	mov	r1, r4
 8008798:	f7ff fde2 	bl	8008360 <_Bfree>
 800879c:	4628      	mov	r0, r5
 800879e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80087a6:	3301      	adds	r3, #1
 80087a8:	e7c5      	b.n	8008736 <__lshift+0x4a>
 80087aa:	3904      	subs	r1, #4
 80087ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80087b4:	459c      	cmp	ip, r3
 80087b6:	d8f9      	bhi.n	80087ac <__lshift+0xc0>
 80087b8:	e7ea      	b.n	8008790 <__lshift+0xa4>
 80087ba:	bf00      	nop
 80087bc:	0800a6c4 	.word	0x0800a6c4
 80087c0:	0800a6d5 	.word	0x0800a6d5

080087c4 <__mcmp>:
 80087c4:	690a      	ldr	r2, [r1, #16]
 80087c6:	4603      	mov	r3, r0
 80087c8:	6900      	ldr	r0, [r0, #16]
 80087ca:	1a80      	subs	r0, r0, r2
 80087cc:	b530      	push	{r4, r5, lr}
 80087ce:	d10e      	bne.n	80087ee <__mcmp+0x2a>
 80087d0:	3314      	adds	r3, #20
 80087d2:	3114      	adds	r1, #20
 80087d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087e4:	4295      	cmp	r5, r2
 80087e6:	d003      	beq.n	80087f0 <__mcmp+0x2c>
 80087e8:	d205      	bcs.n	80087f6 <__mcmp+0x32>
 80087ea:	f04f 30ff 	mov.w	r0, #4294967295
 80087ee:	bd30      	pop	{r4, r5, pc}
 80087f0:	42a3      	cmp	r3, r4
 80087f2:	d3f3      	bcc.n	80087dc <__mcmp+0x18>
 80087f4:	e7fb      	b.n	80087ee <__mcmp+0x2a>
 80087f6:	2001      	movs	r0, #1
 80087f8:	e7f9      	b.n	80087ee <__mcmp+0x2a>
	...

080087fc <__mdiff>:
 80087fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008800:	4689      	mov	r9, r1
 8008802:	4606      	mov	r6, r0
 8008804:	4611      	mov	r1, r2
 8008806:	4648      	mov	r0, r9
 8008808:	4614      	mov	r4, r2
 800880a:	f7ff ffdb 	bl	80087c4 <__mcmp>
 800880e:	1e05      	subs	r5, r0, #0
 8008810:	d112      	bne.n	8008838 <__mdiff+0x3c>
 8008812:	4629      	mov	r1, r5
 8008814:	4630      	mov	r0, r6
 8008816:	f7ff fd63 	bl	80082e0 <_Balloc>
 800881a:	4602      	mov	r2, r0
 800881c:	b928      	cbnz	r0, 800882a <__mdiff+0x2e>
 800881e:	4b3f      	ldr	r3, [pc, #252]	@ (800891c <__mdiff+0x120>)
 8008820:	f240 2137 	movw	r1, #567	@ 0x237
 8008824:	483e      	ldr	r0, [pc, #248]	@ (8008920 <__mdiff+0x124>)
 8008826:	f000 fcc9 	bl	80091bc <__assert_func>
 800882a:	2301      	movs	r3, #1
 800882c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008830:	4610      	mov	r0, r2
 8008832:	b003      	add	sp, #12
 8008834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008838:	bfbc      	itt	lt
 800883a:	464b      	movlt	r3, r9
 800883c:	46a1      	movlt	r9, r4
 800883e:	4630      	mov	r0, r6
 8008840:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008844:	bfba      	itte	lt
 8008846:	461c      	movlt	r4, r3
 8008848:	2501      	movlt	r5, #1
 800884a:	2500      	movge	r5, #0
 800884c:	f7ff fd48 	bl	80082e0 <_Balloc>
 8008850:	4602      	mov	r2, r0
 8008852:	b918      	cbnz	r0, 800885c <__mdiff+0x60>
 8008854:	4b31      	ldr	r3, [pc, #196]	@ (800891c <__mdiff+0x120>)
 8008856:	f240 2145 	movw	r1, #581	@ 0x245
 800885a:	e7e3      	b.n	8008824 <__mdiff+0x28>
 800885c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008860:	6926      	ldr	r6, [r4, #16]
 8008862:	60c5      	str	r5, [r0, #12]
 8008864:	f109 0310 	add.w	r3, r9, #16
 8008868:	f109 0514 	add.w	r5, r9, #20
 800886c:	f104 0e14 	add.w	lr, r4, #20
 8008870:	f100 0b14 	add.w	fp, r0, #20
 8008874:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008878:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800887c:	9301      	str	r3, [sp, #4]
 800887e:	46d9      	mov	r9, fp
 8008880:	f04f 0c00 	mov.w	ip, #0
 8008884:	9b01      	ldr	r3, [sp, #4]
 8008886:	f85e 0b04 	ldr.w	r0, [lr], #4
 800888a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800888e:	9301      	str	r3, [sp, #4]
 8008890:	fa1f f38a 	uxth.w	r3, sl
 8008894:	4619      	mov	r1, r3
 8008896:	b283      	uxth	r3, r0
 8008898:	1acb      	subs	r3, r1, r3
 800889a:	0c00      	lsrs	r0, r0, #16
 800889c:	4463      	add	r3, ip
 800889e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80088a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80088ac:	4576      	cmp	r6, lr
 80088ae:	f849 3b04 	str.w	r3, [r9], #4
 80088b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088b6:	d8e5      	bhi.n	8008884 <__mdiff+0x88>
 80088b8:	1b33      	subs	r3, r6, r4
 80088ba:	3b15      	subs	r3, #21
 80088bc:	f023 0303 	bic.w	r3, r3, #3
 80088c0:	3415      	adds	r4, #21
 80088c2:	3304      	adds	r3, #4
 80088c4:	42a6      	cmp	r6, r4
 80088c6:	bf38      	it	cc
 80088c8:	2304      	movcc	r3, #4
 80088ca:	441d      	add	r5, r3
 80088cc:	445b      	add	r3, fp
 80088ce:	461e      	mov	r6, r3
 80088d0:	462c      	mov	r4, r5
 80088d2:	4544      	cmp	r4, r8
 80088d4:	d30e      	bcc.n	80088f4 <__mdiff+0xf8>
 80088d6:	f108 0103 	add.w	r1, r8, #3
 80088da:	1b49      	subs	r1, r1, r5
 80088dc:	f021 0103 	bic.w	r1, r1, #3
 80088e0:	3d03      	subs	r5, #3
 80088e2:	45a8      	cmp	r8, r5
 80088e4:	bf38      	it	cc
 80088e6:	2100      	movcc	r1, #0
 80088e8:	440b      	add	r3, r1
 80088ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088ee:	b191      	cbz	r1, 8008916 <__mdiff+0x11a>
 80088f0:	6117      	str	r7, [r2, #16]
 80088f2:	e79d      	b.n	8008830 <__mdiff+0x34>
 80088f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80088f8:	46e6      	mov	lr, ip
 80088fa:	0c08      	lsrs	r0, r1, #16
 80088fc:	fa1c fc81 	uxtah	ip, ip, r1
 8008900:	4471      	add	r1, lr
 8008902:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008906:	b289      	uxth	r1, r1
 8008908:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800890c:	f846 1b04 	str.w	r1, [r6], #4
 8008910:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008914:	e7dd      	b.n	80088d2 <__mdiff+0xd6>
 8008916:	3f01      	subs	r7, #1
 8008918:	e7e7      	b.n	80088ea <__mdiff+0xee>
 800891a:	bf00      	nop
 800891c:	0800a6c4 	.word	0x0800a6c4
 8008920:	0800a6d5 	.word	0x0800a6d5

08008924 <__d2b>:
 8008924:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008928:	460f      	mov	r7, r1
 800892a:	2101      	movs	r1, #1
 800892c:	ec59 8b10 	vmov	r8, r9, d0
 8008930:	4616      	mov	r6, r2
 8008932:	f7ff fcd5 	bl	80082e0 <_Balloc>
 8008936:	4604      	mov	r4, r0
 8008938:	b930      	cbnz	r0, 8008948 <__d2b+0x24>
 800893a:	4602      	mov	r2, r0
 800893c:	4b23      	ldr	r3, [pc, #140]	@ (80089cc <__d2b+0xa8>)
 800893e:	4824      	ldr	r0, [pc, #144]	@ (80089d0 <__d2b+0xac>)
 8008940:	f240 310f 	movw	r1, #783	@ 0x30f
 8008944:	f000 fc3a 	bl	80091bc <__assert_func>
 8008948:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800894c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008950:	b10d      	cbz	r5, 8008956 <__d2b+0x32>
 8008952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008956:	9301      	str	r3, [sp, #4]
 8008958:	f1b8 0300 	subs.w	r3, r8, #0
 800895c:	d023      	beq.n	80089a6 <__d2b+0x82>
 800895e:	4668      	mov	r0, sp
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	f7ff fd84 	bl	800846e <__lo0bits>
 8008966:	e9dd 1200 	ldrd	r1, r2, [sp]
 800896a:	b1d0      	cbz	r0, 80089a2 <__d2b+0x7e>
 800896c:	f1c0 0320 	rsb	r3, r0, #32
 8008970:	fa02 f303 	lsl.w	r3, r2, r3
 8008974:	430b      	orrs	r3, r1
 8008976:	40c2      	lsrs	r2, r0
 8008978:	6163      	str	r3, [r4, #20]
 800897a:	9201      	str	r2, [sp, #4]
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	61a3      	str	r3, [r4, #24]
 8008980:	2b00      	cmp	r3, #0
 8008982:	bf0c      	ite	eq
 8008984:	2201      	moveq	r2, #1
 8008986:	2202      	movne	r2, #2
 8008988:	6122      	str	r2, [r4, #16]
 800898a:	b1a5      	cbz	r5, 80089b6 <__d2b+0x92>
 800898c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008990:	4405      	add	r5, r0
 8008992:	603d      	str	r5, [r7, #0]
 8008994:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008998:	6030      	str	r0, [r6, #0]
 800899a:	4620      	mov	r0, r4
 800899c:	b003      	add	sp, #12
 800899e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089a2:	6161      	str	r1, [r4, #20]
 80089a4:	e7ea      	b.n	800897c <__d2b+0x58>
 80089a6:	a801      	add	r0, sp, #4
 80089a8:	f7ff fd61 	bl	800846e <__lo0bits>
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	6163      	str	r3, [r4, #20]
 80089b0:	3020      	adds	r0, #32
 80089b2:	2201      	movs	r2, #1
 80089b4:	e7e8      	b.n	8008988 <__d2b+0x64>
 80089b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80089be:	6038      	str	r0, [r7, #0]
 80089c0:	6918      	ldr	r0, [r3, #16]
 80089c2:	f7ff fd35 	bl	8008430 <__hi0bits>
 80089c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089ca:	e7e5      	b.n	8008998 <__d2b+0x74>
 80089cc:	0800a6c4 	.word	0x0800a6c4
 80089d0:	0800a6d5 	.word	0x0800a6d5

080089d4 <__ssputs_r>:
 80089d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089d8:	688e      	ldr	r6, [r1, #8]
 80089da:	461f      	mov	r7, r3
 80089dc:	42be      	cmp	r6, r7
 80089de:	680b      	ldr	r3, [r1, #0]
 80089e0:	4682      	mov	sl, r0
 80089e2:	460c      	mov	r4, r1
 80089e4:	4690      	mov	r8, r2
 80089e6:	d82d      	bhi.n	8008a44 <__ssputs_r+0x70>
 80089e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80089f0:	d026      	beq.n	8008a40 <__ssputs_r+0x6c>
 80089f2:	6965      	ldr	r5, [r4, #20]
 80089f4:	6909      	ldr	r1, [r1, #16]
 80089f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089fa:	eba3 0901 	sub.w	r9, r3, r1
 80089fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a02:	1c7b      	adds	r3, r7, #1
 8008a04:	444b      	add	r3, r9
 8008a06:	106d      	asrs	r5, r5, #1
 8008a08:	429d      	cmp	r5, r3
 8008a0a:	bf38      	it	cc
 8008a0c:	461d      	movcc	r5, r3
 8008a0e:	0553      	lsls	r3, r2, #21
 8008a10:	d527      	bpl.n	8008a62 <__ssputs_r+0x8e>
 8008a12:	4629      	mov	r1, r5
 8008a14:	f7ff fbd8 	bl	80081c8 <_malloc_r>
 8008a18:	4606      	mov	r6, r0
 8008a1a:	b360      	cbz	r0, 8008a76 <__ssputs_r+0xa2>
 8008a1c:	6921      	ldr	r1, [r4, #16]
 8008a1e:	464a      	mov	r2, r9
 8008a20:	f7fe fcf5 	bl	800740e <memcpy>
 8008a24:	89a3      	ldrh	r3, [r4, #12]
 8008a26:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008a2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a2e:	81a3      	strh	r3, [r4, #12]
 8008a30:	6126      	str	r6, [r4, #16]
 8008a32:	6165      	str	r5, [r4, #20]
 8008a34:	444e      	add	r6, r9
 8008a36:	eba5 0509 	sub.w	r5, r5, r9
 8008a3a:	6026      	str	r6, [r4, #0]
 8008a3c:	60a5      	str	r5, [r4, #8]
 8008a3e:	463e      	mov	r6, r7
 8008a40:	42be      	cmp	r6, r7
 8008a42:	d900      	bls.n	8008a46 <__ssputs_r+0x72>
 8008a44:	463e      	mov	r6, r7
 8008a46:	6820      	ldr	r0, [r4, #0]
 8008a48:	4632      	mov	r2, r6
 8008a4a:	4641      	mov	r1, r8
 8008a4c:	f000 fb6a 	bl	8009124 <memmove>
 8008a50:	68a3      	ldr	r3, [r4, #8]
 8008a52:	1b9b      	subs	r3, r3, r6
 8008a54:	60a3      	str	r3, [r4, #8]
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	4433      	add	r3, r6
 8008a5a:	6023      	str	r3, [r4, #0]
 8008a5c:	2000      	movs	r0, #0
 8008a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a62:	462a      	mov	r2, r5
 8008a64:	f000 fbee 	bl	8009244 <_realloc_r>
 8008a68:	4606      	mov	r6, r0
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	d1e0      	bne.n	8008a30 <__ssputs_r+0x5c>
 8008a6e:	6921      	ldr	r1, [r4, #16]
 8008a70:	4650      	mov	r0, sl
 8008a72:	f7ff fb35 	bl	80080e0 <_free_r>
 8008a76:	230c      	movs	r3, #12
 8008a78:	f8ca 3000 	str.w	r3, [sl]
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a82:	81a3      	strh	r3, [r4, #12]
 8008a84:	f04f 30ff 	mov.w	r0, #4294967295
 8008a88:	e7e9      	b.n	8008a5e <__ssputs_r+0x8a>
	...

08008a8c <_svfiprintf_r>:
 8008a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a90:	4698      	mov	r8, r3
 8008a92:	898b      	ldrh	r3, [r1, #12]
 8008a94:	061b      	lsls	r3, r3, #24
 8008a96:	b09d      	sub	sp, #116	@ 0x74
 8008a98:	4607      	mov	r7, r0
 8008a9a:	460d      	mov	r5, r1
 8008a9c:	4614      	mov	r4, r2
 8008a9e:	d510      	bpl.n	8008ac2 <_svfiprintf_r+0x36>
 8008aa0:	690b      	ldr	r3, [r1, #16]
 8008aa2:	b973      	cbnz	r3, 8008ac2 <_svfiprintf_r+0x36>
 8008aa4:	2140      	movs	r1, #64	@ 0x40
 8008aa6:	f7ff fb8f 	bl	80081c8 <_malloc_r>
 8008aaa:	6028      	str	r0, [r5, #0]
 8008aac:	6128      	str	r0, [r5, #16]
 8008aae:	b930      	cbnz	r0, 8008abe <_svfiprintf_r+0x32>
 8008ab0:	230c      	movs	r3, #12
 8008ab2:	603b      	str	r3, [r7, #0]
 8008ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab8:	b01d      	add	sp, #116	@ 0x74
 8008aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008abe:	2340      	movs	r3, #64	@ 0x40
 8008ac0:	616b      	str	r3, [r5, #20]
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ac6:	2320      	movs	r3, #32
 8008ac8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ad0:	2330      	movs	r3, #48	@ 0x30
 8008ad2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008c70 <_svfiprintf_r+0x1e4>
 8008ad6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ada:	f04f 0901 	mov.w	r9, #1
 8008ade:	4623      	mov	r3, r4
 8008ae0:	469a      	mov	sl, r3
 8008ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ae6:	b10a      	cbz	r2, 8008aec <_svfiprintf_r+0x60>
 8008ae8:	2a25      	cmp	r2, #37	@ 0x25
 8008aea:	d1f9      	bne.n	8008ae0 <_svfiprintf_r+0x54>
 8008aec:	ebba 0b04 	subs.w	fp, sl, r4
 8008af0:	d00b      	beq.n	8008b0a <_svfiprintf_r+0x7e>
 8008af2:	465b      	mov	r3, fp
 8008af4:	4622      	mov	r2, r4
 8008af6:	4629      	mov	r1, r5
 8008af8:	4638      	mov	r0, r7
 8008afa:	f7ff ff6b 	bl	80089d4 <__ssputs_r>
 8008afe:	3001      	adds	r0, #1
 8008b00:	f000 80a7 	beq.w	8008c52 <_svfiprintf_r+0x1c6>
 8008b04:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b06:	445a      	add	r2, fp
 8008b08:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 809f 	beq.w	8008c52 <_svfiprintf_r+0x1c6>
 8008b14:	2300      	movs	r3, #0
 8008b16:	f04f 32ff 	mov.w	r2, #4294967295
 8008b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b1e:	f10a 0a01 	add.w	sl, sl, #1
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	9307      	str	r3, [sp, #28]
 8008b26:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b2a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b2c:	4654      	mov	r4, sl
 8008b2e:	2205      	movs	r2, #5
 8008b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b34:	484e      	ldr	r0, [pc, #312]	@ (8008c70 <_svfiprintf_r+0x1e4>)
 8008b36:	f7f7 fb4b 	bl	80001d0 <memchr>
 8008b3a:	9a04      	ldr	r2, [sp, #16]
 8008b3c:	b9d8      	cbnz	r0, 8008b76 <_svfiprintf_r+0xea>
 8008b3e:	06d0      	lsls	r0, r2, #27
 8008b40:	bf44      	itt	mi
 8008b42:	2320      	movmi	r3, #32
 8008b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b48:	0711      	lsls	r1, r2, #28
 8008b4a:	bf44      	itt	mi
 8008b4c:	232b      	movmi	r3, #43	@ 0x2b
 8008b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b52:	f89a 3000 	ldrb.w	r3, [sl]
 8008b56:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b58:	d015      	beq.n	8008b86 <_svfiprintf_r+0xfa>
 8008b5a:	9a07      	ldr	r2, [sp, #28]
 8008b5c:	4654      	mov	r4, sl
 8008b5e:	2000      	movs	r0, #0
 8008b60:	f04f 0c0a 	mov.w	ip, #10
 8008b64:	4621      	mov	r1, r4
 8008b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b6a:	3b30      	subs	r3, #48	@ 0x30
 8008b6c:	2b09      	cmp	r3, #9
 8008b6e:	d94b      	bls.n	8008c08 <_svfiprintf_r+0x17c>
 8008b70:	b1b0      	cbz	r0, 8008ba0 <_svfiprintf_r+0x114>
 8008b72:	9207      	str	r2, [sp, #28]
 8008b74:	e014      	b.n	8008ba0 <_svfiprintf_r+0x114>
 8008b76:	eba0 0308 	sub.w	r3, r0, r8
 8008b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	9304      	str	r3, [sp, #16]
 8008b82:	46a2      	mov	sl, r4
 8008b84:	e7d2      	b.n	8008b2c <_svfiprintf_r+0xa0>
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	1d19      	adds	r1, r3, #4
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	9103      	str	r1, [sp, #12]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	bfbb      	ittet	lt
 8008b92:	425b      	neglt	r3, r3
 8008b94:	f042 0202 	orrlt.w	r2, r2, #2
 8008b98:	9307      	strge	r3, [sp, #28]
 8008b9a:	9307      	strlt	r3, [sp, #28]
 8008b9c:	bfb8      	it	lt
 8008b9e:	9204      	strlt	r2, [sp, #16]
 8008ba0:	7823      	ldrb	r3, [r4, #0]
 8008ba2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ba4:	d10a      	bne.n	8008bbc <_svfiprintf_r+0x130>
 8008ba6:	7863      	ldrb	r3, [r4, #1]
 8008ba8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008baa:	d132      	bne.n	8008c12 <_svfiprintf_r+0x186>
 8008bac:	9b03      	ldr	r3, [sp, #12]
 8008bae:	1d1a      	adds	r2, r3, #4
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	9203      	str	r2, [sp, #12]
 8008bb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008bb8:	3402      	adds	r4, #2
 8008bba:	9305      	str	r3, [sp, #20]
 8008bbc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c80 <_svfiprintf_r+0x1f4>
 8008bc0:	7821      	ldrb	r1, [r4, #0]
 8008bc2:	2203      	movs	r2, #3
 8008bc4:	4650      	mov	r0, sl
 8008bc6:	f7f7 fb03 	bl	80001d0 <memchr>
 8008bca:	b138      	cbz	r0, 8008bdc <_svfiprintf_r+0x150>
 8008bcc:	9b04      	ldr	r3, [sp, #16]
 8008bce:	eba0 000a 	sub.w	r0, r0, sl
 8008bd2:	2240      	movs	r2, #64	@ 0x40
 8008bd4:	4082      	lsls	r2, r0
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	3401      	adds	r4, #1
 8008bda:	9304      	str	r3, [sp, #16]
 8008bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008be0:	4824      	ldr	r0, [pc, #144]	@ (8008c74 <_svfiprintf_r+0x1e8>)
 8008be2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008be6:	2206      	movs	r2, #6
 8008be8:	f7f7 faf2 	bl	80001d0 <memchr>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d036      	beq.n	8008c5e <_svfiprintf_r+0x1d2>
 8008bf0:	4b21      	ldr	r3, [pc, #132]	@ (8008c78 <_svfiprintf_r+0x1ec>)
 8008bf2:	bb1b      	cbnz	r3, 8008c3c <_svfiprintf_r+0x1b0>
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	3307      	adds	r3, #7
 8008bf8:	f023 0307 	bic.w	r3, r3, #7
 8008bfc:	3308      	adds	r3, #8
 8008bfe:	9303      	str	r3, [sp, #12]
 8008c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c02:	4433      	add	r3, r6
 8008c04:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c06:	e76a      	b.n	8008ade <_svfiprintf_r+0x52>
 8008c08:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c0c:	460c      	mov	r4, r1
 8008c0e:	2001      	movs	r0, #1
 8008c10:	e7a8      	b.n	8008b64 <_svfiprintf_r+0xd8>
 8008c12:	2300      	movs	r3, #0
 8008c14:	3401      	adds	r4, #1
 8008c16:	9305      	str	r3, [sp, #20]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	f04f 0c0a 	mov.w	ip, #10
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c24:	3a30      	subs	r2, #48	@ 0x30
 8008c26:	2a09      	cmp	r2, #9
 8008c28:	d903      	bls.n	8008c32 <_svfiprintf_r+0x1a6>
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d0c6      	beq.n	8008bbc <_svfiprintf_r+0x130>
 8008c2e:	9105      	str	r1, [sp, #20]
 8008c30:	e7c4      	b.n	8008bbc <_svfiprintf_r+0x130>
 8008c32:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c36:	4604      	mov	r4, r0
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e7f0      	b.n	8008c1e <_svfiprintf_r+0x192>
 8008c3c:	ab03      	add	r3, sp, #12
 8008c3e:	9300      	str	r3, [sp, #0]
 8008c40:	462a      	mov	r2, r5
 8008c42:	4b0e      	ldr	r3, [pc, #56]	@ (8008c7c <_svfiprintf_r+0x1f0>)
 8008c44:	a904      	add	r1, sp, #16
 8008c46:	4638      	mov	r0, r7
 8008c48:	f7fd fdf0 	bl	800682c <_printf_float>
 8008c4c:	1c42      	adds	r2, r0, #1
 8008c4e:	4606      	mov	r6, r0
 8008c50:	d1d6      	bne.n	8008c00 <_svfiprintf_r+0x174>
 8008c52:	89ab      	ldrh	r3, [r5, #12]
 8008c54:	065b      	lsls	r3, r3, #25
 8008c56:	f53f af2d 	bmi.w	8008ab4 <_svfiprintf_r+0x28>
 8008c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c5c:	e72c      	b.n	8008ab8 <_svfiprintf_r+0x2c>
 8008c5e:	ab03      	add	r3, sp, #12
 8008c60:	9300      	str	r3, [sp, #0]
 8008c62:	462a      	mov	r2, r5
 8008c64:	4b05      	ldr	r3, [pc, #20]	@ (8008c7c <_svfiprintf_r+0x1f0>)
 8008c66:	a904      	add	r1, sp, #16
 8008c68:	4638      	mov	r0, r7
 8008c6a:	f7fe f877 	bl	8006d5c <_printf_i>
 8008c6e:	e7ed      	b.n	8008c4c <_svfiprintf_r+0x1c0>
 8008c70:	0800a72e 	.word	0x0800a72e
 8008c74:	0800a738 	.word	0x0800a738
 8008c78:	0800682d 	.word	0x0800682d
 8008c7c:	080089d5 	.word	0x080089d5
 8008c80:	0800a734 	.word	0x0800a734

08008c84 <__sfputc_r>:
 8008c84:	6893      	ldr	r3, [r2, #8]
 8008c86:	3b01      	subs	r3, #1
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	b410      	push	{r4}
 8008c8c:	6093      	str	r3, [r2, #8]
 8008c8e:	da08      	bge.n	8008ca2 <__sfputc_r+0x1e>
 8008c90:	6994      	ldr	r4, [r2, #24]
 8008c92:	42a3      	cmp	r3, r4
 8008c94:	db01      	blt.n	8008c9a <__sfputc_r+0x16>
 8008c96:	290a      	cmp	r1, #10
 8008c98:	d103      	bne.n	8008ca2 <__sfputc_r+0x1e>
 8008c9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c9e:	f7fe baa2 	b.w	80071e6 <__swbuf_r>
 8008ca2:	6813      	ldr	r3, [r2, #0]
 8008ca4:	1c58      	adds	r0, r3, #1
 8008ca6:	6010      	str	r0, [r2, #0]
 8008ca8:	7019      	strb	r1, [r3, #0]
 8008caa:	4608      	mov	r0, r1
 8008cac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cb0:	4770      	bx	lr

08008cb2 <__sfputs_r>:
 8008cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb4:	4606      	mov	r6, r0
 8008cb6:	460f      	mov	r7, r1
 8008cb8:	4614      	mov	r4, r2
 8008cba:	18d5      	adds	r5, r2, r3
 8008cbc:	42ac      	cmp	r4, r5
 8008cbe:	d101      	bne.n	8008cc4 <__sfputs_r+0x12>
 8008cc0:	2000      	movs	r0, #0
 8008cc2:	e007      	b.n	8008cd4 <__sfputs_r+0x22>
 8008cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc8:	463a      	mov	r2, r7
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7ff ffda 	bl	8008c84 <__sfputc_r>
 8008cd0:	1c43      	adds	r3, r0, #1
 8008cd2:	d1f3      	bne.n	8008cbc <__sfputs_r+0xa>
 8008cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008cd8 <_vfiprintf_r>:
 8008cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	460d      	mov	r5, r1
 8008cde:	b09d      	sub	sp, #116	@ 0x74
 8008ce0:	4614      	mov	r4, r2
 8008ce2:	4698      	mov	r8, r3
 8008ce4:	4606      	mov	r6, r0
 8008ce6:	b118      	cbz	r0, 8008cf0 <_vfiprintf_r+0x18>
 8008ce8:	6a03      	ldr	r3, [r0, #32]
 8008cea:	b90b      	cbnz	r3, 8008cf0 <_vfiprintf_r+0x18>
 8008cec:	f7fe f9e0 	bl	80070b0 <__sinit>
 8008cf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cf2:	07d9      	lsls	r1, r3, #31
 8008cf4:	d405      	bmi.n	8008d02 <_vfiprintf_r+0x2a>
 8008cf6:	89ab      	ldrh	r3, [r5, #12]
 8008cf8:	059a      	lsls	r2, r3, #22
 8008cfa:	d402      	bmi.n	8008d02 <_vfiprintf_r+0x2a>
 8008cfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cfe:	f7fe fb84 	bl	800740a <__retarget_lock_acquire_recursive>
 8008d02:	89ab      	ldrh	r3, [r5, #12]
 8008d04:	071b      	lsls	r3, r3, #28
 8008d06:	d501      	bpl.n	8008d0c <_vfiprintf_r+0x34>
 8008d08:	692b      	ldr	r3, [r5, #16]
 8008d0a:	b99b      	cbnz	r3, 8008d34 <_vfiprintf_r+0x5c>
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f7fe faa8 	bl	8007264 <__swsetup_r>
 8008d14:	b170      	cbz	r0, 8008d34 <_vfiprintf_r+0x5c>
 8008d16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d18:	07dc      	lsls	r4, r3, #31
 8008d1a:	d504      	bpl.n	8008d26 <_vfiprintf_r+0x4e>
 8008d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d20:	b01d      	add	sp, #116	@ 0x74
 8008d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d26:	89ab      	ldrh	r3, [r5, #12]
 8008d28:	0598      	lsls	r0, r3, #22
 8008d2a:	d4f7      	bmi.n	8008d1c <_vfiprintf_r+0x44>
 8008d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d2e:	f7fe fb6d 	bl	800740c <__retarget_lock_release_recursive>
 8008d32:	e7f3      	b.n	8008d1c <_vfiprintf_r+0x44>
 8008d34:	2300      	movs	r3, #0
 8008d36:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d38:	2320      	movs	r3, #32
 8008d3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d42:	2330      	movs	r3, #48	@ 0x30
 8008d44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ef4 <_vfiprintf_r+0x21c>
 8008d48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d4c:	f04f 0901 	mov.w	r9, #1
 8008d50:	4623      	mov	r3, r4
 8008d52:	469a      	mov	sl, r3
 8008d54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d58:	b10a      	cbz	r2, 8008d5e <_vfiprintf_r+0x86>
 8008d5a:	2a25      	cmp	r2, #37	@ 0x25
 8008d5c:	d1f9      	bne.n	8008d52 <_vfiprintf_r+0x7a>
 8008d5e:	ebba 0b04 	subs.w	fp, sl, r4
 8008d62:	d00b      	beq.n	8008d7c <_vfiprintf_r+0xa4>
 8008d64:	465b      	mov	r3, fp
 8008d66:	4622      	mov	r2, r4
 8008d68:	4629      	mov	r1, r5
 8008d6a:	4630      	mov	r0, r6
 8008d6c:	f7ff ffa1 	bl	8008cb2 <__sfputs_r>
 8008d70:	3001      	adds	r0, #1
 8008d72:	f000 80a7 	beq.w	8008ec4 <_vfiprintf_r+0x1ec>
 8008d76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d78:	445a      	add	r2, fp
 8008d7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d7c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	f000 809f 	beq.w	8008ec4 <_vfiprintf_r+0x1ec>
 8008d86:	2300      	movs	r3, #0
 8008d88:	f04f 32ff 	mov.w	r2, #4294967295
 8008d8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d90:	f10a 0a01 	add.w	sl, sl, #1
 8008d94:	9304      	str	r3, [sp, #16]
 8008d96:	9307      	str	r3, [sp, #28]
 8008d98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d9e:	4654      	mov	r4, sl
 8008da0:	2205      	movs	r2, #5
 8008da2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008da6:	4853      	ldr	r0, [pc, #332]	@ (8008ef4 <_vfiprintf_r+0x21c>)
 8008da8:	f7f7 fa12 	bl	80001d0 <memchr>
 8008dac:	9a04      	ldr	r2, [sp, #16]
 8008dae:	b9d8      	cbnz	r0, 8008de8 <_vfiprintf_r+0x110>
 8008db0:	06d1      	lsls	r1, r2, #27
 8008db2:	bf44      	itt	mi
 8008db4:	2320      	movmi	r3, #32
 8008db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dba:	0713      	lsls	r3, r2, #28
 8008dbc:	bf44      	itt	mi
 8008dbe:	232b      	movmi	r3, #43	@ 0x2b
 8008dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8008dc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dca:	d015      	beq.n	8008df8 <_vfiprintf_r+0x120>
 8008dcc:	9a07      	ldr	r2, [sp, #28]
 8008dce:	4654      	mov	r4, sl
 8008dd0:	2000      	movs	r0, #0
 8008dd2:	f04f 0c0a 	mov.w	ip, #10
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ddc:	3b30      	subs	r3, #48	@ 0x30
 8008dde:	2b09      	cmp	r3, #9
 8008de0:	d94b      	bls.n	8008e7a <_vfiprintf_r+0x1a2>
 8008de2:	b1b0      	cbz	r0, 8008e12 <_vfiprintf_r+0x13a>
 8008de4:	9207      	str	r2, [sp, #28]
 8008de6:	e014      	b.n	8008e12 <_vfiprintf_r+0x13a>
 8008de8:	eba0 0308 	sub.w	r3, r0, r8
 8008dec:	fa09 f303 	lsl.w	r3, r9, r3
 8008df0:	4313      	orrs	r3, r2
 8008df2:	9304      	str	r3, [sp, #16]
 8008df4:	46a2      	mov	sl, r4
 8008df6:	e7d2      	b.n	8008d9e <_vfiprintf_r+0xc6>
 8008df8:	9b03      	ldr	r3, [sp, #12]
 8008dfa:	1d19      	adds	r1, r3, #4
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	9103      	str	r1, [sp, #12]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	bfbb      	ittet	lt
 8008e04:	425b      	neglt	r3, r3
 8008e06:	f042 0202 	orrlt.w	r2, r2, #2
 8008e0a:	9307      	strge	r3, [sp, #28]
 8008e0c:	9307      	strlt	r3, [sp, #28]
 8008e0e:	bfb8      	it	lt
 8008e10:	9204      	strlt	r2, [sp, #16]
 8008e12:	7823      	ldrb	r3, [r4, #0]
 8008e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e16:	d10a      	bne.n	8008e2e <_vfiprintf_r+0x156>
 8008e18:	7863      	ldrb	r3, [r4, #1]
 8008e1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e1c:	d132      	bne.n	8008e84 <_vfiprintf_r+0x1ac>
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	1d1a      	adds	r2, r3, #4
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	9203      	str	r2, [sp, #12]
 8008e26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e2a:	3402      	adds	r4, #2
 8008e2c:	9305      	str	r3, [sp, #20]
 8008e2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008f04 <_vfiprintf_r+0x22c>
 8008e32:	7821      	ldrb	r1, [r4, #0]
 8008e34:	2203      	movs	r2, #3
 8008e36:	4650      	mov	r0, sl
 8008e38:	f7f7 f9ca 	bl	80001d0 <memchr>
 8008e3c:	b138      	cbz	r0, 8008e4e <_vfiprintf_r+0x176>
 8008e3e:	9b04      	ldr	r3, [sp, #16]
 8008e40:	eba0 000a 	sub.w	r0, r0, sl
 8008e44:	2240      	movs	r2, #64	@ 0x40
 8008e46:	4082      	lsls	r2, r0
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	3401      	adds	r4, #1
 8008e4c:	9304      	str	r3, [sp, #16]
 8008e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e52:	4829      	ldr	r0, [pc, #164]	@ (8008ef8 <_vfiprintf_r+0x220>)
 8008e54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e58:	2206      	movs	r2, #6
 8008e5a:	f7f7 f9b9 	bl	80001d0 <memchr>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	d03f      	beq.n	8008ee2 <_vfiprintf_r+0x20a>
 8008e62:	4b26      	ldr	r3, [pc, #152]	@ (8008efc <_vfiprintf_r+0x224>)
 8008e64:	bb1b      	cbnz	r3, 8008eae <_vfiprintf_r+0x1d6>
 8008e66:	9b03      	ldr	r3, [sp, #12]
 8008e68:	3307      	adds	r3, #7
 8008e6a:	f023 0307 	bic.w	r3, r3, #7
 8008e6e:	3308      	adds	r3, #8
 8008e70:	9303      	str	r3, [sp, #12]
 8008e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e74:	443b      	add	r3, r7
 8008e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e78:	e76a      	b.n	8008d50 <_vfiprintf_r+0x78>
 8008e7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e7e:	460c      	mov	r4, r1
 8008e80:	2001      	movs	r0, #1
 8008e82:	e7a8      	b.n	8008dd6 <_vfiprintf_r+0xfe>
 8008e84:	2300      	movs	r3, #0
 8008e86:	3401      	adds	r4, #1
 8008e88:	9305      	str	r3, [sp, #20]
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	f04f 0c0a 	mov.w	ip, #10
 8008e90:	4620      	mov	r0, r4
 8008e92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e96:	3a30      	subs	r2, #48	@ 0x30
 8008e98:	2a09      	cmp	r2, #9
 8008e9a:	d903      	bls.n	8008ea4 <_vfiprintf_r+0x1cc>
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d0c6      	beq.n	8008e2e <_vfiprintf_r+0x156>
 8008ea0:	9105      	str	r1, [sp, #20]
 8008ea2:	e7c4      	b.n	8008e2e <_vfiprintf_r+0x156>
 8008ea4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ea8:	4604      	mov	r4, r0
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e7f0      	b.n	8008e90 <_vfiprintf_r+0x1b8>
 8008eae:	ab03      	add	r3, sp, #12
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	462a      	mov	r2, r5
 8008eb4:	4b12      	ldr	r3, [pc, #72]	@ (8008f00 <_vfiprintf_r+0x228>)
 8008eb6:	a904      	add	r1, sp, #16
 8008eb8:	4630      	mov	r0, r6
 8008eba:	f7fd fcb7 	bl	800682c <_printf_float>
 8008ebe:	4607      	mov	r7, r0
 8008ec0:	1c78      	adds	r0, r7, #1
 8008ec2:	d1d6      	bne.n	8008e72 <_vfiprintf_r+0x19a>
 8008ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ec6:	07d9      	lsls	r1, r3, #31
 8008ec8:	d405      	bmi.n	8008ed6 <_vfiprintf_r+0x1fe>
 8008eca:	89ab      	ldrh	r3, [r5, #12]
 8008ecc:	059a      	lsls	r2, r3, #22
 8008ece:	d402      	bmi.n	8008ed6 <_vfiprintf_r+0x1fe>
 8008ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ed2:	f7fe fa9b 	bl	800740c <__retarget_lock_release_recursive>
 8008ed6:	89ab      	ldrh	r3, [r5, #12]
 8008ed8:	065b      	lsls	r3, r3, #25
 8008eda:	f53f af1f 	bmi.w	8008d1c <_vfiprintf_r+0x44>
 8008ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ee0:	e71e      	b.n	8008d20 <_vfiprintf_r+0x48>
 8008ee2:	ab03      	add	r3, sp, #12
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	462a      	mov	r2, r5
 8008ee8:	4b05      	ldr	r3, [pc, #20]	@ (8008f00 <_vfiprintf_r+0x228>)
 8008eea:	a904      	add	r1, sp, #16
 8008eec:	4630      	mov	r0, r6
 8008eee:	f7fd ff35 	bl	8006d5c <_printf_i>
 8008ef2:	e7e4      	b.n	8008ebe <_vfiprintf_r+0x1e6>
 8008ef4:	0800a72e 	.word	0x0800a72e
 8008ef8:	0800a738 	.word	0x0800a738
 8008efc:	0800682d 	.word	0x0800682d
 8008f00:	08008cb3 	.word	0x08008cb3
 8008f04:	0800a734 	.word	0x0800a734

08008f08 <__sflush_r>:
 8008f08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f10:	0716      	lsls	r6, r2, #28
 8008f12:	4605      	mov	r5, r0
 8008f14:	460c      	mov	r4, r1
 8008f16:	d454      	bmi.n	8008fc2 <__sflush_r+0xba>
 8008f18:	684b      	ldr	r3, [r1, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	dc02      	bgt.n	8008f24 <__sflush_r+0x1c>
 8008f1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	dd48      	ble.n	8008fb6 <__sflush_r+0xae>
 8008f24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f26:	2e00      	cmp	r6, #0
 8008f28:	d045      	beq.n	8008fb6 <__sflush_r+0xae>
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008f30:	682f      	ldr	r7, [r5, #0]
 8008f32:	6a21      	ldr	r1, [r4, #32]
 8008f34:	602b      	str	r3, [r5, #0]
 8008f36:	d030      	beq.n	8008f9a <__sflush_r+0x92>
 8008f38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008f3a:	89a3      	ldrh	r3, [r4, #12]
 8008f3c:	0759      	lsls	r1, r3, #29
 8008f3e:	d505      	bpl.n	8008f4c <__sflush_r+0x44>
 8008f40:	6863      	ldr	r3, [r4, #4]
 8008f42:	1ad2      	subs	r2, r2, r3
 8008f44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008f46:	b10b      	cbz	r3, 8008f4c <__sflush_r+0x44>
 8008f48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008f4a:	1ad2      	subs	r2, r2, r3
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f50:	6a21      	ldr	r1, [r4, #32]
 8008f52:	4628      	mov	r0, r5
 8008f54:	47b0      	blx	r6
 8008f56:	1c43      	adds	r3, r0, #1
 8008f58:	89a3      	ldrh	r3, [r4, #12]
 8008f5a:	d106      	bne.n	8008f6a <__sflush_r+0x62>
 8008f5c:	6829      	ldr	r1, [r5, #0]
 8008f5e:	291d      	cmp	r1, #29
 8008f60:	d82b      	bhi.n	8008fba <__sflush_r+0xb2>
 8008f62:	4a2a      	ldr	r2, [pc, #168]	@ (800900c <__sflush_r+0x104>)
 8008f64:	40ca      	lsrs	r2, r1
 8008f66:	07d6      	lsls	r6, r2, #31
 8008f68:	d527      	bpl.n	8008fba <__sflush_r+0xb2>
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	6062      	str	r2, [r4, #4]
 8008f6e:	04d9      	lsls	r1, r3, #19
 8008f70:	6922      	ldr	r2, [r4, #16]
 8008f72:	6022      	str	r2, [r4, #0]
 8008f74:	d504      	bpl.n	8008f80 <__sflush_r+0x78>
 8008f76:	1c42      	adds	r2, r0, #1
 8008f78:	d101      	bne.n	8008f7e <__sflush_r+0x76>
 8008f7a:	682b      	ldr	r3, [r5, #0]
 8008f7c:	b903      	cbnz	r3, 8008f80 <__sflush_r+0x78>
 8008f7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f82:	602f      	str	r7, [r5, #0]
 8008f84:	b1b9      	cbz	r1, 8008fb6 <__sflush_r+0xae>
 8008f86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f8a:	4299      	cmp	r1, r3
 8008f8c:	d002      	beq.n	8008f94 <__sflush_r+0x8c>
 8008f8e:	4628      	mov	r0, r5
 8008f90:	f7ff f8a6 	bl	80080e0 <_free_r>
 8008f94:	2300      	movs	r3, #0
 8008f96:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f98:	e00d      	b.n	8008fb6 <__sflush_r+0xae>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	47b0      	blx	r6
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	1c50      	adds	r0, r2, #1
 8008fa4:	d1c9      	bne.n	8008f3a <__sflush_r+0x32>
 8008fa6:	682b      	ldr	r3, [r5, #0]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d0c6      	beq.n	8008f3a <__sflush_r+0x32>
 8008fac:	2b1d      	cmp	r3, #29
 8008fae:	d001      	beq.n	8008fb4 <__sflush_r+0xac>
 8008fb0:	2b16      	cmp	r3, #22
 8008fb2:	d11e      	bne.n	8008ff2 <__sflush_r+0xea>
 8008fb4:	602f      	str	r7, [r5, #0]
 8008fb6:	2000      	movs	r0, #0
 8008fb8:	e022      	b.n	8009000 <__sflush_r+0xf8>
 8008fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fbe:	b21b      	sxth	r3, r3
 8008fc0:	e01b      	b.n	8008ffa <__sflush_r+0xf2>
 8008fc2:	690f      	ldr	r7, [r1, #16]
 8008fc4:	2f00      	cmp	r7, #0
 8008fc6:	d0f6      	beq.n	8008fb6 <__sflush_r+0xae>
 8008fc8:	0793      	lsls	r3, r2, #30
 8008fca:	680e      	ldr	r6, [r1, #0]
 8008fcc:	bf08      	it	eq
 8008fce:	694b      	ldreq	r3, [r1, #20]
 8008fd0:	600f      	str	r7, [r1, #0]
 8008fd2:	bf18      	it	ne
 8008fd4:	2300      	movne	r3, #0
 8008fd6:	eba6 0807 	sub.w	r8, r6, r7
 8008fda:	608b      	str	r3, [r1, #8]
 8008fdc:	f1b8 0f00 	cmp.w	r8, #0
 8008fe0:	dde9      	ble.n	8008fb6 <__sflush_r+0xae>
 8008fe2:	6a21      	ldr	r1, [r4, #32]
 8008fe4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008fe6:	4643      	mov	r3, r8
 8008fe8:	463a      	mov	r2, r7
 8008fea:	4628      	mov	r0, r5
 8008fec:	47b0      	blx	r6
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	dc08      	bgt.n	8009004 <__sflush_r+0xfc>
 8008ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ffa:	81a3      	strh	r3, [r4, #12]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009004:	4407      	add	r7, r0
 8009006:	eba8 0800 	sub.w	r8, r8, r0
 800900a:	e7e7      	b.n	8008fdc <__sflush_r+0xd4>
 800900c:	20400001 	.word	0x20400001

08009010 <_fflush_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	690b      	ldr	r3, [r1, #16]
 8009014:	4605      	mov	r5, r0
 8009016:	460c      	mov	r4, r1
 8009018:	b913      	cbnz	r3, 8009020 <_fflush_r+0x10>
 800901a:	2500      	movs	r5, #0
 800901c:	4628      	mov	r0, r5
 800901e:	bd38      	pop	{r3, r4, r5, pc}
 8009020:	b118      	cbz	r0, 800902a <_fflush_r+0x1a>
 8009022:	6a03      	ldr	r3, [r0, #32]
 8009024:	b90b      	cbnz	r3, 800902a <_fflush_r+0x1a>
 8009026:	f7fe f843 	bl	80070b0 <__sinit>
 800902a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d0f3      	beq.n	800901a <_fflush_r+0xa>
 8009032:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009034:	07d0      	lsls	r0, r2, #31
 8009036:	d404      	bmi.n	8009042 <_fflush_r+0x32>
 8009038:	0599      	lsls	r1, r3, #22
 800903a:	d402      	bmi.n	8009042 <_fflush_r+0x32>
 800903c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800903e:	f7fe f9e4 	bl	800740a <__retarget_lock_acquire_recursive>
 8009042:	4628      	mov	r0, r5
 8009044:	4621      	mov	r1, r4
 8009046:	f7ff ff5f 	bl	8008f08 <__sflush_r>
 800904a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800904c:	07da      	lsls	r2, r3, #31
 800904e:	4605      	mov	r5, r0
 8009050:	d4e4      	bmi.n	800901c <_fflush_r+0xc>
 8009052:	89a3      	ldrh	r3, [r4, #12]
 8009054:	059b      	lsls	r3, r3, #22
 8009056:	d4e1      	bmi.n	800901c <_fflush_r+0xc>
 8009058:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800905a:	f7fe f9d7 	bl	800740c <__retarget_lock_release_recursive>
 800905e:	e7dd      	b.n	800901c <_fflush_r+0xc>

08009060 <__swhatbuf_r>:
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	460c      	mov	r4, r1
 8009064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009068:	2900      	cmp	r1, #0
 800906a:	b096      	sub	sp, #88	@ 0x58
 800906c:	4615      	mov	r5, r2
 800906e:	461e      	mov	r6, r3
 8009070:	da0d      	bge.n	800908e <__swhatbuf_r+0x2e>
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009078:	f04f 0100 	mov.w	r1, #0
 800907c:	bf14      	ite	ne
 800907e:	2340      	movne	r3, #64	@ 0x40
 8009080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009084:	2000      	movs	r0, #0
 8009086:	6031      	str	r1, [r6, #0]
 8009088:	602b      	str	r3, [r5, #0]
 800908a:	b016      	add	sp, #88	@ 0x58
 800908c:	bd70      	pop	{r4, r5, r6, pc}
 800908e:	466a      	mov	r2, sp
 8009090:	f000 f862 	bl	8009158 <_fstat_r>
 8009094:	2800      	cmp	r0, #0
 8009096:	dbec      	blt.n	8009072 <__swhatbuf_r+0x12>
 8009098:	9901      	ldr	r1, [sp, #4]
 800909a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800909e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80090a2:	4259      	negs	r1, r3
 80090a4:	4159      	adcs	r1, r3
 80090a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80090aa:	e7eb      	b.n	8009084 <__swhatbuf_r+0x24>

080090ac <__smakebuf_r>:
 80090ac:	898b      	ldrh	r3, [r1, #12]
 80090ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090b0:	079d      	lsls	r5, r3, #30
 80090b2:	4606      	mov	r6, r0
 80090b4:	460c      	mov	r4, r1
 80090b6:	d507      	bpl.n	80090c8 <__smakebuf_r+0x1c>
 80090b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	6123      	str	r3, [r4, #16]
 80090c0:	2301      	movs	r3, #1
 80090c2:	6163      	str	r3, [r4, #20]
 80090c4:	b003      	add	sp, #12
 80090c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090c8:	ab01      	add	r3, sp, #4
 80090ca:	466a      	mov	r2, sp
 80090cc:	f7ff ffc8 	bl	8009060 <__swhatbuf_r>
 80090d0:	9f00      	ldr	r7, [sp, #0]
 80090d2:	4605      	mov	r5, r0
 80090d4:	4639      	mov	r1, r7
 80090d6:	4630      	mov	r0, r6
 80090d8:	f7ff f876 	bl	80081c8 <_malloc_r>
 80090dc:	b948      	cbnz	r0, 80090f2 <__smakebuf_r+0x46>
 80090de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090e2:	059a      	lsls	r2, r3, #22
 80090e4:	d4ee      	bmi.n	80090c4 <__smakebuf_r+0x18>
 80090e6:	f023 0303 	bic.w	r3, r3, #3
 80090ea:	f043 0302 	orr.w	r3, r3, #2
 80090ee:	81a3      	strh	r3, [r4, #12]
 80090f0:	e7e2      	b.n	80090b8 <__smakebuf_r+0xc>
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	6020      	str	r0, [r4, #0]
 80090f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090fa:	81a3      	strh	r3, [r4, #12]
 80090fc:	9b01      	ldr	r3, [sp, #4]
 80090fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009102:	b15b      	cbz	r3, 800911c <__smakebuf_r+0x70>
 8009104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009108:	4630      	mov	r0, r6
 800910a:	f000 f837 	bl	800917c <_isatty_r>
 800910e:	b128      	cbz	r0, 800911c <__smakebuf_r+0x70>
 8009110:	89a3      	ldrh	r3, [r4, #12]
 8009112:	f023 0303 	bic.w	r3, r3, #3
 8009116:	f043 0301 	orr.w	r3, r3, #1
 800911a:	81a3      	strh	r3, [r4, #12]
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	431d      	orrs	r5, r3
 8009120:	81a5      	strh	r5, [r4, #12]
 8009122:	e7cf      	b.n	80090c4 <__smakebuf_r+0x18>

08009124 <memmove>:
 8009124:	4288      	cmp	r0, r1
 8009126:	b510      	push	{r4, lr}
 8009128:	eb01 0402 	add.w	r4, r1, r2
 800912c:	d902      	bls.n	8009134 <memmove+0x10>
 800912e:	4284      	cmp	r4, r0
 8009130:	4623      	mov	r3, r4
 8009132:	d807      	bhi.n	8009144 <memmove+0x20>
 8009134:	1e43      	subs	r3, r0, #1
 8009136:	42a1      	cmp	r1, r4
 8009138:	d008      	beq.n	800914c <memmove+0x28>
 800913a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800913e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009142:	e7f8      	b.n	8009136 <memmove+0x12>
 8009144:	4402      	add	r2, r0
 8009146:	4601      	mov	r1, r0
 8009148:	428a      	cmp	r2, r1
 800914a:	d100      	bne.n	800914e <memmove+0x2a>
 800914c:	bd10      	pop	{r4, pc}
 800914e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009152:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009156:	e7f7      	b.n	8009148 <memmove+0x24>

08009158 <_fstat_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4d07      	ldr	r5, [pc, #28]	@ (8009178 <_fstat_r+0x20>)
 800915c:	2300      	movs	r3, #0
 800915e:	4604      	mov	r4, r0
 8009160:	4608      	mov	r0, r1
 8009162:	4611      	mov	r1, r2
 8009164:	602b      	str	r3, [r5, #0]
 8009166:	f7f8 fdd4 	bl	8001d12 <_fstat>
 800916a:	1c43      	adds	r3, r0, #1
 800916c:	d102      	bne.n	8009174 <_fstat_r+0x1c>
 800916e:	682b      	ldr	r3, [r5, #0]
 8009170:	b103      	cbz	r3, 8009174 <_fstat_r+0x1c>
 8009172:	6023      	str	r3, [r4, #0]
 8009174:	bd38      	pop	{r3, r4, r5, pc}
 8009176:	bf00      	nop
 8009178:	2000094c 	.word	0x2000094c

0800917c <_isatty_r>:
 800917c:	b538      	push	{r3, r4, r5, lr}
 800917e:	4d06      	ldr	r5, [pc, #24]	@ (8009198 <_isatty_r+0x1c>)
 8009180:	2300      	movs	r3, #0
 8009182:	4604      	mov	r4, r0
 8009184:	4608      	mov	r0, r1
 8009186:	602b      	str	r3, [r5, #0]
 8009188:	f7f8 fdd3 	bl	8001d32 <_isatty>
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	d102      	bne.n	8009196 <_isatty_r+0x1a>
 8009190:	682b      	ldr	r3, [r5, #0]
 8009192:	b103      	cbz	r3, 8009196 <_isatty_r+0x1a>
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	2000094c 	.word	0x2000094c

0800919c <_sbrk_r>:
 800919c:	b538      	push	{r3, r4, r5, lr}
 800919e:	4d06      	ldr	r5, [pc, #24]	@ (80091b8 <_sbrk_r+0x1c>)
 80091a0:	2300      	movs	r3, #0
 80091a2:	4604      	mov	r4, r0
 80091a4:	4608      	mov	r0, r1
 80091a6:	602b      	str	r3, [r5, #0]
 80091a8:	f7f8 fddc 	bl	8001d64 <_sbrk>
 80091ac:	1c43      	adds	r3, r0, #1
 80091ae:	d102      	bne.n	80091b6 <_sbrk_r+0x1a>
 80091b0:	682b      	ldr	r3, [r5, #0]
 80091b2:	b103      	cbz	r3, 80091b6 <_sbrk_r+0x1a>
 80091b4:	6023      	str	r3, [r4, #0]
 80091b6:	bd38      	pop	{r3, r4, r5, pc}
 80091b8:	2000094c 	.word	0x2000094c

080091bc <__assert_func>:
 80091bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091be:	4614      	mov	r4, r2
 80091c0:	461a      	mov	r2, r3
 80091c2:	4b09      	ldr	r3, [pc, #36]	@ (80091e8 <__assert_func+0x2c>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4605      	mov	r5, r0
 80091c8:	68d8      	ldr	r0, [r3, #12]
 80091ca:	b14c      	cbz	r4, 80091e0 <__assert_func+0x24>
 80091cc:	4b07      	ldr	r3, [pc, #28]	@ (80091ec <__assert_func+0x30>)
 80091ce:	9100      	str	r1, [sp, #0]
 80091d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091d4:	4906      	ldr	r1, [pc, #24]	@ (80091f0 <__assert_func+0x34>)
 80091d6:	462b      	mov	r3, r5
 80091d8:	f000 f870 	bl	80092bc <fiprintf>
 80091dc:	f000 f880 	bl	80092e0 <abort>
 80091e0:	4b04      	ldr	r3, [pc, #16]	@ (80091f4 <__assert_func+0x38>)
 80091e2:	461c      	mov	r4, r3
 80091e4:	e7f3      	b.n	80091ce <__assert_func+0x12>
 80091e6:	bf00      	nop
 80091e8:	20000018 	.word	0x20000018
 80091ec:	0800a749 	.word	0x0800a749
 80091f0:	0800a756 	.word	0x0800a756
 80091f4:	0800a784 	.word	0x0800a784

080091f8 <_calloc_r>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	fba1 5402 	umull	r5, r4, r1, r2
 80091fe:	b934      	cbnz	r4, 800920e <_calloc_r+0x16>
 8009200:	4629      	mov	r1, r5
 8009202:	f7fe ffe1 	bl	80081c8 <_malloc_r>
 8009206:	4606      	mov	r6, r0
 8009208:	b928      	cbnz	r0, 8009216 <_calloc_r+0x1e>
 800920a:	4630      	mov	r0, r6
 800920c:	bd70      	pop	{r4, r5, r6, pc}
 800920e:	220c      	movs	r2, #12
 8009210:	6002      	str	r2, [r0, #0]
 8009212:	2600      	movs	r6, #0
 8009214:	e7f9      	b.n	800920a <_calloc_r+0x12>
 8009216:	462a      	mov	r2, r5
 8009218:	4621      	mov	r1, r4
 800921a:	f7fe f879 	bl	8007310 <memset>
 800921e:	e7f4      	b.n	800920a <_calloc_r+0x12>

08009220 <__ascii_mbtowc>:
 8009220:	b082      	sub	sp, #8
 8009222:	b901      	cbnz	r1, 8009226 <__ascii_mbtowc+0x6>
 8009224:	a901      	add	r1, sp, #4
 8009226:	b142      	cbz	r2, 800923a <__ascii_mbtowc+0x1a>
 8009228:	b14b      	cbz	r3, 800923e <__ascii_mbtowc+0x1e>
 800922a:	7813      	ldrb	r3, [r2, #0]
 800922c:	600b      	str	r3, [r1, #0]
 800922e:	7812      	ldrb	r2, [r2, #0]
 8009230:	1e10      	subs	r0, r2, #0
 8009232:	bf18      	it	ne
 8009234:	2001      	movne	r0, #1
 8009236:	b002      	add	sp, #8
 8009238:	4770      	bx	lr
 800923a:	4610      	mov	r0, r2
 800923c:	e7fb      	b.n	8009236 <__ascii_mbtowc+0x16>
 800923e:	f06f 0001 	mvn.w	r0, #1
 8009242:	e7f8      	b.n	8009236 <__ascii_mbtowc+0x16>

08009244 <_realloc_r>:
 8009244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009248:	4607      	mov	r7, r0
 800924a:	4614      	mov	r4, r2
 800924c:	460d      	mov	r5, r1
 800924e:	b921      	cbnz	r1, 800925a <_realloc_r+0x16>
 8009250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009254:	4611      	mov	r1, r2
 8009256:	f7fe bfb7 	b.w	80081c8 <_malloc_r>
 800925a:	b92a      	cbnz	r2, 8009268 <_realloc_r+0x24>
 800925c:	f7fe ff40 	bl	80080e0 <_free_r>
 8009260:	4625      	mov	r5, r4
 8009262:	4628      	mov	r0, r5
 8009264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009268:	f000 f841 	bl	80092ee <_malloc_usable_size_r>
 800926c:	4284      	cmp	r4, r0
 800926e:	4606      	mov	r6, r0
 8009270:	d802      	bhi.n	8009278 <_realloc_r+0x34>
 8009272:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009276:	d8f4      	bhi.n	8009262 <_realloc_r+0x1e>
 8009278:	4621      	mov	r1, r4
 800927a:	4638      	mov	r0, r7
 800927c:	f7fe ffa4 	bl	80081c8 <_malloc_r>
 8009280:	4680      	mov	r8, r0
 8009282:	b908      	cbnz	r0, 8009288 <_realloc_r+0x44>
 8009284:	4645      	mov	r5, r8
 8009286:	e7ec      	b.n	8009262 <_realloc_r+0x1e>
 8009288:	42b4      	cmp	r4, r6
 800928a:	4622      	mov	r2, r4
 800928c:	4629      	mov	r1, r5
 800928e:	bf28      	it	cs
 8009290:	4632      	movcs	r2, r6
 8009292:	f7fe f8bc 	bl	800740e <memcpy>
 8009296:	4629      	mov	r1, r5
 8009298:	4638      	mov	r0, r7
 800929a:	f7fe ff21 	bl	80080e0 <_free_r>
 800929e:	e7f1      	b.n	8009284 <_realloc_r+0x40>

080092a0 <__ascii_wctomb>:
 80092a0:	4603      	mov	r3, r0
 80092a2:	4608      	mov	r0, r1
 80092a4:	b141      	cbz	r1, 80092b8 <__ascii_wctomb+0x18>
 80092a6:	2aff      	cmp	r2, #255	@ 0xff
 80092a8:	d904      	bls.n	80092b4 <__ascii_wctomb+0x14>
 80092aa:	228a      	movs	r2, #138	@ 0x8a
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295
 80092b2:	4770      	bx	lr
 80092b4:	700a      	strb	r2, [r1, #0]
 80092b6:	2001      	movs	r0, #1
 80092b8:	4770      	bx	lr
	...

080092bc <fiprintf>:
 80092bc:	b40e      	push	{r1, r2, r3}
 80092be:	b503      	push	{r0, r1, lr}
 80092c0:	4601      	mov	r1, r0
 80092c2:	ab03      	add	r3, sp, #12
 80092c4:	4805      	ldr	r0, [pc, #20]	@ (80092dc <fiprintf+0x20>)
 80092c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ca:	6800      	ldr	r0, [r0, #0]
 80092cc:	9301      	str	r3, [sp, #4]
 80092ce:	f7ff fd03 	bl	8008cd8 <_vfiprintf_r>
 80092d2:	b002      	add	sp, #8
 80092d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092d8:	b003      	add	sp, #12
 80092da:	4770      	bx	lr
 80092dc:	20000018 	.word	0x20000018

080092e0 <abort>:
 80092e0:	b508      	push	{r3, lr}
 80092e2:	2006      	movs	r0, #6
 80092e4:	f000 f834 	bl	8009350 <raise>
 80092e8:	2001      	movs	r0, #1
 80092ea:	f7f8 fcc2 	bl	8001c72 <_exit>

080092ee <_malloc_usable_size_r>:
 80092ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092f2:	1f18      	subs	r0, r3, #4
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	bfbc      	itt	lt
 80092f8:	580b      	ldrlt	r3, [r1, r0]
 80092fa:	18c0      	addlt	r0, r0, r3
 80092fc:	4770      	bx	lr

080092fe <_raise_r>:
 80092fe:	291f      	cmp	r1, #31
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4605      	mov	r5, r0
 8009304:	460c      	mov	r4, r1
 8009306:	d904      	bls.n	8009312 <_raise_r+0x14>
 8009308:	2316      	movs	r3, #22
 800930a:	6003      	str	r3, [r0, #0]
 800930c:	f04f 30ff 	mov.w	r0, #4294967295
 8009310:	bd38      	pop	{r3, r4, r5, pc}
 8009312:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009314:	b112      	cbz	r2, 800931c <_raise_r+0x1e>
 8009316:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800931a:	b94b      	cbnz	r3, 8009330 <_raise_r+0x32>
 800931c:	4628      	mov	r0, r5
 800931e:	f000 f831 	bl	8009384 <_getpid_r>
 8009322:	4622      	mov	r2, r4
 8009324:	4601      	mov	r1, r0
 8009326:	4628      	mov	r0, r5
 8009328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800932c:	f000 b818 	b.w	8009360 <_kill_r>
 8009330:	2b01      	cmp	r3, #1
 8009332:	d00a      	beq.n	800934a <_raise_r+0x4c>
 8009334:	1c59      	adds	r1, r3, #1
 8009336:	d103      	bne.n	8009340 <_raise_r+0x42>
 8009338:	2316      	movs	r3, #22
 800933a:	6003      	str	r3, [r0, #0]
 800933c:	2001      	movs	r0, #1
 800933e:	e7e7      	b.n	8009310 <_raise_r+0x12>
 8009340:	2100      	movs	r1, #0
 8009342:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009346:	4620      	mov	r0, r4
 8009348:	4798      	blx	r3
 800934a:	2000      	movs	r0, #0
 800934c:	e7e0      	b.n	8009310 <_raise_r+0x12>
	...

08009350 <raise>:
 8009350:	4b02      	ldr	r3, [pc, #8]	@ (800935c <raise+0xc>)
 8009352:	4601      	mov	r1, r0
 8009354:	6818      	ldr	r0, [r3, #0]
 8009356:	f7ff bfd2 	b.w	80092fe <_raise_r>
 800935a:	bf00      	nop
 800935c:	20000018 	.word	0x20000018

08009360 <_kill_r>:
 8009360:	b538      	push	{r3, r4, r5, lr}
 8009362:	4d07      	ldr	r5, [pc, #28]	@ (8009380 <_kill_r+0x20>)
 8009364:	2300      	movs	r3, #0
 8009366:	4604      	mov	r4, r0
 8009368:	4608      	mov	r0, r1
 800936a:	4611      	mov	r1, r2
 800936c:	602b      	str	r3, [r5, #0]
 800936e:	f7f8 fc70 	bl	8001c52 <_kill>
 8009372:	1c43      	adds	r3, r0, #1
 8009374:	d102      	bne.n	800937c <_kill_r+0x1c>
 8009376:	682b      	ldr	r3, [r5, #0]
 8009378:	b103      	cbz	r3, 800937c <_kill_r+0x1c>
 800937a:	6023      	str	r3, [r4, #0]
 800937c:	bd38      	pop	{r3, r4, r5, pc}
 800937e:	bf00      	nop
 8009380:	2000094c 	.word	0x2000094c

08009384 <_getpid_r>:
 8009384:	f7f8 bc5d 	b.w	8001c42 <_getpid>

08009388 <pow>:
 8009388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800938a:	ed2d 8b02 	vpush	{d8}
 800938e:	eeb0 8a40 	vmov.f32	s16, s0
 8009392:	eef0 8a60 	vmov.f32	s17, s1
 8009396:	ec55 4b11 	vmov	r4, r5, d1
 800939a:	f000 fb15 	bl	80099c8 <__ieee754_pow>
 800939e:	4622      	mov	r2, r4
 80093a0:	462b      	mov	r3, r5
 80093a2:	4620      	mov	r0, r4
 80093a4:	4629      	mov	r1, r5
 80093a6:	ec57 6b10 	vmov	r6, r7, d0
 80093aa:	f7f7 fbbf 	bl	8000b2c <__aeabi_dcmpun>
 80093ae:	2800      	cmp	r0, #0
 80093b0:	d13b      	bne.n	800942a <pow+0xa2>
 80093b2:	ec51 0b18 	vmov	r0, r1, d8
 80093b6:	2200      	movs	r2, #0
 80093b8:	2300      	movs	r3, #0
 80093ba:	f7f7 fb85 	bl	8000ac8 <__aeabi_dcmpeq>
 80093be:	b1b8      	cbz	r0, 80093f0 <pow+0x68>
 80093c0:	2200      	movs	r2, #0
 80093c2:	2300      	movs	r3, #0
 80093c4:	4620      	mov	r0, r4
 80093c6:	4629      	mov	r1, r5
 80093c8:	f7f7 fb7e 	bl	8000ac8 <__aeabi_dcmpeq>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	d146      	bne.n	800945e <pow+0xd6>
 80093d0:	ec45 4b10 	vmov	d0, r4, r5
 80093d4:	f000 fa14 	bl	8009800 <finite>
 80093d8:	b338      	cbz	r0, 800942a <pow+0xa2>
 80093da:	2200      	movs	r2, #0
 80093dc:	2300      	movs	r3, #0
 80093de:	4620      	mov	r0, r4
 80093e0:	4629      	mov	r1, r5
 80093e2:	f7f7 fb7b 	bl	8000adc <__aeabi_dcmplt>
 80093e6:	b300      	cbz	r0, 800942a <pow+0xa2>
 80093e8:	f7fd ffe4 	bl	80073b4 <__errno>
 80093ec:	2322      	movs	r3, #34	@ 0x22
 80093ee:	e01b      	b.n	8009428 <pow+0xa0>
 80093f0:	ec47 6b10 	vmov	d0, r6, r7
 80093f4:	f000 fa04 	bl	8009800 <finite>
 80093f8:	b9e0      	cbnz	r0, 8009434 <pow+0xac>
 80093fa:	eeb0 0a48 	vmov.f32	s0, s16
 80093fe:	eef0 0a68 	vmov.f32	s1, s17
 8009402:	f000 f9fd 	bl	8009800 <finite>
 8009406:	b1a8      	cbz	r0, 8009434 <pow+0xac>
 8009408:	ec45 4b10 	vmov	d0, r4, r5
 800940c:	f000 f9f8 	bl	8009800 <finite>
 8009410:	b180      	cbz	r0, 8009434 <pow+0xac>
 8009412:	4632      	mov	r2, r6
 8009414:	463b      	mov	r3, r7
 8009416:	4630      	mov	r0, r6
 8009418:	4639      	mov	r1, r7
 800941a:	f7f7 fb87 	bl	8000b2c <__aeabi_dcmpun>
 800941e:	2800      	cmp	r0, #0
 8009420:	d0e2      	beq.n	80093e8 <pow+0x60>
 8009422:	f7fd ffc7 	bl	80073b4 <__errno>
 8009426:	2321      	movs	r3, #33	@ 0x21
 8009428:	6003      	str	r3, [r0, #0]
 800942a:	ecbd 8b02 	vpop	{d8}
 800942e:	ec47 6b10 	vmov	d0, r6, r7
 8009432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009434:	2200      	movs	r2, #0
 8009436:	2300      	movs	r3, #0
 8009438:	4630      	mov	r0, r6
 800943a:	4639      	mov	r1, r7
 800943c:	f7f7 fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 8009440:	2800      	cmp	r0, #0
 8009442:	d0f2      	beq.n	800942a <pow+0xa2>
 8009444:	eeb0 0a48 	vmov.f32	s0, s16
 8009448:	eef0 0a68 	vmov.f32	s1, s17
 800944c:	f000 f9d8 	bl	8009800 <finite>
 8009450:	2800      	cmp	r0, #0
 8009452:	d0ea      	beq.n	800942a <pow+0xa2>
 8009454:	ec45 4b10 	vmov	d0, r4, r5
 8009458:	f000 f9d2 	bl	8009800 <finite>
 800945c:	e7c3      	b.n	80093e6 <pow+0x5e>
 800945e:	4f01      	ldr	r7, [pc, #4]	@ (8009464 <pow+0xdc>)
 8009460:	2600      	movs	r6, #0
 8009462:	e7e2      	b.n	800942a <pow+0xa2>
 8009464:	3ff00000 	.word	0x3ff00000

08009468 <sqrt>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	ed2d 8b02 	vpush	{d8}
 800946e:	ec55 4b10 	vmov	r4, r5, d0
 8009472:	f000 f9d1 	bl	8009818 <__ieee754_sqrt>
 8009476:	4622      	mov	r2, r4
 8009478:	462b      	mov	r3, r5
 800947a:	4620      	mov	r0, r4
 800947c:	4629      	mov	r1, r5
 800947e:	eeb0 8a40 	vmov.f32	s16, s0
 8009482:	eef0 8a60 	vmov.f32	s17, s1
 8009486:	f7f7 fb51 	bl	8000b2c <__aeabi_dcmpun>
 800948a:	b990      	cbnz	r0, 80094b2 <sqrt+0x4a>
 800948c:	2200      	movs	r2, #0
 800948e:	2300      	movs	r3, #0
 8009490:	4620      	mov	r0, r4
 8009492:	4629      	mov	r1, r5
 8009494:	f7f7 fb22 	bl	8000adc <__aeabi_dcmplt>
 8009498:	b158      	cbz	r0, 80094b2 <sqrt+0x4a>
 800949a:	f7fd ff8b 	bl	80073b4 <__errno>
 800949e:	2321      	movs	r3, #33	@ 0x21
 80094a0:	6003      	str	r3, [r0, #0]
 80094a2:	2200      	movs	r2, #0
 80094a4:	2300      	movs	r3, #0
 80094a6:	4610      	mov	r0, r2
 80094a8:	4619      	mov	r1, r3
 80094aa:	f7f7 f9cf 	bl	800084c <__aeabi_ddiv>
 80094ae:	ec41 0b18 	vmov	d8, r0, r1
 80094b2:	eeb0 0a48 	vmov.f32	s0, s16
 80094b6:	eef0 0a68 	vmov.f32	s1, s17
 80094ba:	ecbd 8b02 	vpop	{d8}
 80094be:	bd38      	pop	{r3, r4, r5, pc}

080094c0 <atan>:
 80094c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c4:	ec55 4b10 	vmov	r4, r5, d0
 80094c8:	4bbf      	ldr	r3, [pc, #764]	@ (80097c8 <atan+0x308>)
 80094ca:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80094ce:	429e      	cmp	r6, r3
 80094d0:	46ab      	mov	fp, r5
 80094d2:	d918      	bls.n	8009506 <atan+0x46>
 80094d4:	4bbd      	ldr	r3, [pc, #756]	@ (80097cc <atan+0x30c>)
 80094d6:	429e      	cmp	r6, r3
 80094d8:	d801      	bhi.n	80094de <atan+0x1e>
 80094da:	d109      	bne.n	80094f0 <atan+0x30>
 80094dc:	b144      	cbz	r4, 80094f0 <atan+0x30>
 80094de:	4622      	mov	r2, r4
 80094e0:	462b      	mov	r3, r5
 80094e2:	4620      	mov	r0, r4
 80094e4:	4629      	mov	r1, r5
 80094e6:	f7f6 fed1 	bl	800028c <__adddf3>
 80094ea:	4604      	mov	r4, r0
 80094ec:	460d      	mov	r5, r1
 80094ee:	e006      	b.n	80094fe <atan+0x3e>
 80094f0:	f1bb 0f00 	cmp.w	fp, #0
 80094f4:	f340 812b 	ble.w	800974e <atan+0x28e>
 80094f8:	a597      	add	r5, pc, #604	@ (adr r5, 8009758 <atan+0x298>)
 80094fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80094fe:	ec45 4b10 	vmov	d0, r4, r5
 8009502:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009506:	4bb2      	ldr	r3, [pc, #712]	@ (80097d0 <atan+0x310>)
 8009508:	429e      	cmp	r6, r3
 800950a:	d813      	bhi.n	8009534 <atan+0x74>
 800950c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009510:	429e      	cmp	r6, r3
 8009512:	d80c      	bhi.n	800952e <atan+0x6e>
 8009514:	a392      	add	r3, pc, #584	@ (adr r3, 8009760 <atan+0x2a0>)
 8009516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800951a:	4620      	mov	r0, r4
 800951c:	4629      	mov	r1, r5
 800951e:	f7f6 feb5 	bl	800028c <__adddf3>
 8009522:	4bac      	ldr	r3, [pc, #688]	@ (80097d4 <atan+0x314>)
 8009524:	2200      	movs	r2, #0
 8009526:	f7f7 faf7 	bl	8000b18 <__aeabi_dcmpgt>
 800952a:	2800      	cmp	r0, #0
 800952c:	d1e7      	bne.n	80094fe <atan+0x3e>
 800952e:	f04f 3aff 	mov.w	sl, #4294967295
 8009532:	e029      	b.n	8009588 <atan+0xc8>
 8009534:	f000 f95c 	bl	80097f0 <fabs>
 8009538:	4ba7      	ldr	r3, [pc, #668]	@ (80097d8 <atan+0x318>)
 800953a:	429e      	cmp	r6, r3
 800953c:	ec55 4b10 	vmov	r4, r5, d0
 8009540:	f200 80bc 	bhi.w	80096bc <atan+0x1fc>
 8009544:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009548:	429e      	cmp	r6, r3
 800954a:	f200 809e 	bhi.w	800968a <atan+0x1ca>
 800954e:	4622      	mov	r2, r4
 8009550:	462b      	mov	r3, r5
 8009552:	4620      	mov	r0, r4
 8009554:	4629      	mov	r1, r5
 8009556:	f7f6 fe99 	bl	800028c <__adddf3>
 800955a:	4b9e      	ldr	r3, [pc, #632]	@ (80097d4 <atan+0x314>)
 800955c:	2200      	movs	r2, #0
 800955e:	f7f6 fe93 	bl	8000288 <__aeabi_dsub>
 8009562:	2200      	movs	r2, #0
 8009564:	4606      	mov	r6, r0
 8009566:	460f      	mov	r7, r1
 8009568:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800956c:	4620      	mov	r0, r4
 800956e:	4629      	mov	r1, r5
 8009570:	f7f6 fe8c 	bl	800028c <__adddf3>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4630      	mov	r0, r6
 800957a:	4639      	mov	r1, r7
 800957c:	f7f7 f966 	bl	800084c <__aeabi_ddiv>
 8009580:	f04f 0a00 	mov.w	sl, #0
 8009584:	4604      	mov	r4, r0
 8009586:	460d      	mov	r5, r1
 8009588:	4622      	mov	r2, r4
 800958a:	462b      	mov	r3, r5
 800958c:	4620      	mov	r0, r4
 800958e:	4629      	mov	r1, r5
 8009590:	f7f7 f832 	bl	80005f8 <__aeabi_dmul>
 8009594:	4602      	mov	r2, r0
 8009596:	460b      	mov	r3, r1
 8009598:	4680      	mov	r8, r0
 800959a:	4689      	mov	r9, r1
 800959c:	f7f7 f82c 	bl	80005f8 <__aeabi_dmul>
 80095a0:	a371      	add	r3, pc, #452	@ (adr r3, 8009768 <atan+0x2a8>)
 80095a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a6:	4606      	mov	r6, r0
 80095a8:	460f      	mov	r7, r1
 80095aa:	f7f7 f825 	bl	80005f8 <__aeabi_dmul>
 80095ae:	a370      	add	r3, pc, #448	@ (adr r3, 8009770 <atan+0x2b0>)
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	f7f6 fe6a 	bl	800028c <__adddf3>
 80095b8:	4632      	mov	r2, r6
 80095ba:	463b      	mov	r3, r7
 80095bc:	f7f7 f81c 	bl	80005f8 <__aeabi_dmul>
 80095c0:	a36d      	add	r3, pc, #436	@ (adr r3, 8009778 <atan+0x2b8>)
 80095c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c6:	f7f6 fe61 	bl	800028c <__adddf3>
 80095ca:	4632      	mov	r2, r6
 80095cc:	463b      	mov	r3, r7
 80095ce:	f7f7 f813 	bl	80005f8 <__aeabi_dmul>
 80095d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009780 <atan+0x2c0>)
 80095d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d8:	f7f6 fe58 	bl	800028c <__adddf3>
 80095dc:	4632      	mov	r2, r6
 80095de:	463b      	mov	r3, r7
 80095e0:	f7f7 f80a 	bl	80005f8 <__aeabi_dmul>
 80095e4:	a368      	add	r3, pc, #416	@ (adr r3, 8009788 <atan+0x2c8>)
 80095e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ea:	f7f6 fe4f 	bl	800028c <__adddf3>
 80095ee:	4632      	mov	r2, r6
 80095f0:	463b      	mov	r3, r7
 80095f2:	f7f7 f801 	bl	80005f8 <__aeabi_dmul>
 80095f6:	a366      	add	r3, pc, #408	@ (adr r3, 8009790 <atan+0x2d0>)
 80095f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095fc:	f7f6 fe46 	bl	800028c <__adddf3>
 8009600:	4642      	mov	r2, r8
 8009602:	464b      	mov	r3, r9
 8009604:	f7f6 fff8 	bl	80005f8 <__aeabi_dmul>
 8009608:	a363      	add	r3, pc, #396	@ (adr r3, 8009798 <atan+0x2d8>)
 800960a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800960e:	4680      	mov	r8, r0
 8009610:	4689      	mov	r9, r1
 8009612:	4630      	mov	r0, r6
 8009614:	4639      	mov	r1, r7
 8009616:	f7f6 ffef 	bl	80005f8 <__aeabi_dmul>
 800961a:	a361      	add	r3, pc, #388	@ (adr r3, 80097a0 <atan+0x2e0>)
 800961c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009620:	f7f6 fe32 	bl	8000288 <__aeabi_dsub>
 8009624:	4632      	mov	r2, r6
 8009626:	463b      	mov	r3, r7
 8009628:	f7f6 ffe6 	bl	80005f8 <__aeabi_dmul>
 800962c:	a35e      	add	r3, pc, #376	@ (adr r3, 80097a8 <atan+0x2e8>)
 800962e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009632:	f7f6 fe29 	bl	8000288 <__aeabi_dsub>
 8009636:	4632      	mov	r2, r6
 8009638:	463b      	mov	r3, r7
 800963a:	f7f6 ffdd 	bl	80005f8 <__aeabi_dmul>
 800963e:	a35c      	add	r3, pc, #368	@ (adr r3, 80097b0 <atan+0x2f0>)
 8009640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009644:	f7f6 fe20 	bl	8000288 <__aeabi_dsub>
 8009648:	4632      	mov	r2, r6
 800964a:	463b      	mov	r3, r7
 800964c:	f7f6 ffd4 	bl	80005f8 <__aeabi_dmul>
 8009650:	a359      	add	r3, pc, #356	@ (adr r3, 80097b8 <atan+0x2f8>)
 8009652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009656:	f7f6 fe17 	bl	8000288 <__aeabi_dsub>
 800965a:	4632      	mov	r2, r6
 800965c:	463b      	mov	r3, r7
 800965e:	f7f6 ffcb 	bl	80005f8 <__aeabi_dmul>
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	4640      	mov	r0, r8
 8009668:	4649      	mov	r1, r9
 800966a:	f7f6 fe0f 	bl	800028c <__adddf3>
 800966e:	4622      	mov	r2, r4
 8009670:	462b      	mov	r3, r5
 8009672:	f7f6 ffc1 	bl	80005f8 <__aeabi_dmul>
 8009676:	f1ba 3fff 	cmp.w	sl, #4294967295
 800967a:	4602      	mov	r2, r0
 800967c:	460b      	mov	r3, r1
 800967e:	d148      	bne.n	8009712 <atan+0x252>
 8009680:	4620      	mov	r0, r4
 8009682:	4629      	mov	r1, r5
 8009684:	f7f6 fe00 	bl	8000288 <__aeabi_dsub>
 8009688:	e72f      	b.n	80094ea <atan+0x2a>
 800968a:	4b52      	ldr	r3, [pc, #328]	@ (80097d4 <atan+0x314>)
 800968c:	2200      	movs	r2, #0
 800968e:	4620      	mov	r0, r4
 8009690:	4629      	mov	r1, r5
 8009692:	f7f6 fdf9 	bl	8000288 <__aeabi_dsub>
 8009696:	4b4f      	ldr	r3, [pc, #316]	@ (80097d4 <atan+0x314>)
 8009698:	4606      	mov	r6, r0
 800969a:	460f      	mov	r7, r1
 800969c:	2200      	movs	r2, #0
 800969e:	4620      	mov	r0, r4
 80096a0:	4629      	mov	r1, r5
 80096a2:	f7f6 fdf3 	bl	800028c <__adddf3>
 80096a6:	4602      	mov	r2, r0
 80096a8:	460b      	mov	r3, r1
 80096aa:	4630      	mov	r0, r6
 80096ac:	4639      	mov	r1, r7
 80096ae:	f7f7 f8cd 	bl	800084c <__aeabi_ddiv>
 80096b2:	f04f 0a01 	mov.w	sl, #1
 80096b6:	4604      	mov	r4, r0
 80096b8:	460d      	mov	r5, r1
 80096ba:	e765      	b.n	8009588 <atan+0xc8>
 80096bc:	4b47      	ldr	r3, [pc, #284]	@ (80097dc <atan+0x31c>)
 80096be:	429e      	cmp	r6, r3
 80096c0:	d21c      	bcs.n	80096fc <atan+0x23c>
 80096c2:	4b47      	ldr	r3, [pc, #284]	@ (80097e0 <atan+0x320>)
 80096c4:	2200      	movs	r2, #0
 80096c6:	4620      	mov	r0, r4
 80096c8:	4629      	mov	r1, r5
 80096ca:	f7f6 fddd 	bl	8000288 <__aeabi_dsub>
 80096ce:	4b44      	ldr	r3, [pc, #272]	@ (80097e0 <atan+0x320>)
 80096d0:	4606      	mov	r6, r0
 80096d2:	460f      	mov	r7, r1
 80096d4:	2200      	movs	r2, #0
 80096d6:	4620      	mov	r0, r4
 80096d8:	4629      	mov	r1, r5
 80096da:	f7f6 ff8d 	bl	80005f8 <__aeabi_dmul>
 80096de:	4b3d      	ldr	r3, [pc, #244]	@ (80097d4 <atan+0x314>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	f7f6 fdd3 	bl	800028c <__adddf3>
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	4630      	mov	r0, r6
 80096ec:	4639      	mov	r1, r7
 80096ee:	f7f7 f8ad 	bl	800084c <__aeabi_ddiv>
 80096f2:	f04f 0a02 	mov.w	sl, #2
 80096f6:	4604      	mov	r4, r0
 80096f8:	460d      	mov	r5, r1
 80096fa:	e745      	b.n	8009588 <atan+0xc8>
 80096fc:	4622      	mov	r2, r4
 80096fe:	462b      	mov	r3, r5
 8009700:	4938      	ldr	r1, [pc, #224]	@ (80097e4 <atan+0x324>)
 8009702:	2000      	movs	r0, #0
 8009704:	f7f7 f8a2 	bl	800084c <__aeabi_ddiv>
 8009708:	f04f 0a03 	mov.w	sl, #3
 800970c:	4604      	mov	r4, r0
 800970e:	460d      	mov	r5, r1
 8009710:	e73a      	b.n	8009588 <atan+0xc8>
 8009712:	4b35      	ldr	r3, [pc, #212]	@ (80097e8 <atan+0x328>)
 8009714:	4e35      	ldr	r6, [pc, #212]	@ (80097ec <atan+0x32c>)
 8009716:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800971a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971e:	f7f6 fdb3 	bl	8000288 <__aeabi_dsub>
 8009722:	4622      	mov	r2, r4
 8009724:	462b      	mov	r3, r5
 8009726:	f7f6 fdaf 	bl	8000288 <__aeabi_dsub>
 800972a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800972e:	4602      	mov	r2, r0
 8009730:	460b      	mov	r3, r1
 8009732:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009736:	f7f6 fda7 	bl	8000288 <__aeabi_dsub>
 800973a:	f1bb 0f00 	cmp.w	fp, #0
 800973e:	4604      	mov	r4, r0
 8009740:	460d      	mov	r5, r1
 8009742:	f6bf aedc 	bge.w	80094fe <atan+0x3e>
 8009746:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800974a:	461d      	mov	r5, r3
 800974c:	e6d7      	b.n	80094fe <atan+0x3e>
 800974e:	a51c      	add	r5, pc, #112	@ (adr r5, 80097c0 <atan+0x300>)
 8009750:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009754:	e6d3      	b.n	80094fe <atan+0x3e>
 8009756:	bf00      	nop
 8009758:	54442d18 	.word	0x54442d18
 800975c:	3ff921fb 	.word	0x3ff921fb
 8009760:	8800759c 	.word	0x8800759c
 8009764:	7e37e43c 	.word	0x7e37e43c
 8009768:	e322da11 	.word	0xe322da11
 800976c:	3f90ad3a 	.word	0x3f90ad3a
 8009770:	24760deb 	.word	0x24760deb
 8009774:	3fa97b4b 	.word	0x3fa97b4b
 8009778:	a0d03d51 	.word	0xa0d03d51
 800977c:	3fb10d66 	.word	0x3fb10d66
 8009780:	c54c206e 	.word	0xc54c206e
 8009784:	3fb745cd 	.word	0x3fb745cd
 8009788:	920083ff 	.word	0x920083ff
 800978c:	3fc24924 	.word	0x3fc24924
 8009790:	5555550d 	.word	0x5555550d
 8009794:	3fd55555 	.word	0x3fd55555
 8009798:	2c6a6c2f 	.word	0x2c6a6c2f
 800979c:	bfa2b444 	.word	0xbfa2b444
 80097a0:	52defd9a 	.word	0x52defd9a
 80097a4:	3fadde2d 	.word	0x3fadde2d
 80097a8:	af749a6d 	.word	0xaf749a6d
 80097ac:	3fb3b0f2 	.word	0x3fb3b0f2
 80097b0:	fe231671 	.word	0xfe231671
 80097b4:	3fbc71c6 	.word	0x3fbc71c6
 80097b8:	9998ebc4 	.word	0x9998ebc4
 80097bc:	3fc99999 	.word	0x3fc99999
 80097c0:	54442d18 	.word	0x54442d18
 80097c4:	bff921fb 	.word	0xbff921fb
 80097c8:	440fffff 	.word	0x440fffff
 80097cc:	7ff00000 	.word	0x7ff00000
 80097d0:	3fdbffff 	.word	0x3fdbffff
 80097d4:	3ff00000 	.word	0x3ff00000
 80097d8:	3ff2ffff 	.word	0x3ff2ffff
 80097dc:	40038000 	.word	0x40038000
 80097e0:	3ff80000 	.word	0x3ff80000
 80097e4:	bff00000 	.word	0xbff00000
 80097e8:	0800a990 	.word	0x0800a990
 80097ec:	0800a9b0 	.word	0x0800a9b0

080097f0 <fabs>:
 80097f0:	ec51 0b10 	vmov	r0, r1, d0
 80097f4:	4602      	mov	r2, r0
 80097f6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80097fa:	ec43 2b10 	vmov	d0, r2, r3
 80097fe:	4770      	bx	lr

08009800 <finite>:
 8009800:	b082      	sub	sp, #8
 8009802:	ed8d 0b00 	vstr	d0, [sp]
 8009806:	9801      	ldr	r0, [sp, #4]
 8009808:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800980c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009810:	0fc0      	lsrs	r0, r0, #31
 8009812:	b002      	add	sp, #8
 8009814:	4770      	bx	lr
	...

08009818 <__ieee754_sqrt>:
 8009818:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981c:	4a66      	ldr	r2, [pc, #408]	@ (80099b8 <__ieee754_sqrt+0x1a0>)
 800981e:	ec55 4b10 	vmov	r4, r5, d0
 8009822:	43aa      	bics	r2, r5
 8009824:	462b      	mov	r3, r5
 8009826:	4621      	mov	r1, r4
 8009828:	d110      	bne.n	800984c <__ieee754_sqrt+0x34>
 800982a:	4622      	mov	r2, r4
 800982c:	4620      	mov	r0, r4
 800982e:	4629      	mov	r1, r5
 8009830:	f7f6 fee2 	bl	80005f8 <__aeabi_dmul>
 8009834:	4602      	mov	r2, r0
 8009836:	460b      	mov	r3, r1
 8009838:	4620      	mov	r0, r4
 800983a:	4629      	mov	r1, r5
 800983c:	f7f6 fd26 	bl	800028c <__adddf3>
 8009840:	4604      	mov	r4, r0
 8009842:	460d      	mov	r5, r1
 8009844:	ec45 4b10 	vmov	d0, r4, r5
 8009848:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984c:	2d00      	cmp	r5, #0
 800984e:	dc0e      	bgt.n	800986e <__ieee754_sqrt+0x56>
 8009850:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009854:	4322      	orrs	r2, r4
 8009856:	d0f5      	beq.n	8009844 <__ieee754_sqrt+0x2c>
 8009858:	b19d      	cbz	r5, 8009882 <__ieee754_sqrt+0x6a>
 800985a:	4622      	mov	r2, r4
 800985c:	4620      	mov	r0, r4
 800985e:	4629      	mov	r1, r5
 8009860:	f7f6 fd12 	bl	8000288 <__aeabi_dsub>
 8009864:	4602      	mov	r2, r0
 8009866:	460b      	mov	r3, r1
 8009868:	f7f6 fff0 	bl	800084c <__aeabi_ddiv>
 800986c:	e7e8      	b.n	8009840 <__ieee754_sqrt+0x28>
 800986e:	152a      	asrs	r2, r5, #20
 8009870:	d115      	bne.n	800989e <__ieee754_sqrt+0x86>
 8009872:	2000      	movs	r0, #0
 8009874:	e009      	b.n	800988a <__ieee754_sqrt+0x72>
 8009876:	0acb      	lsrs	r3, r1, #11
 8009878:	3a15      	subs	r2, #21
 800987a:	0549      	lsls	r1, r1, #21
 800987c:	2b00      	cmp	r3, #0
 800987e:	d0fa      	beq.n	8009876 <__ieee754_sqrt+0x5e>
 8009880:	e7f7      	b.n	8009872 <__ieee754_sqrt+0x5a>
 8009882:	462a      	mov	r2, r5
 8009884:	e7fa      	b.n	800987c <__ieee754_sqrt+0x64>
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	3001      	adds	r0, #1
 800988a:	02dc      	lsls	r4, r3, #11
 800988c:	d5fb      	bpl.n	8009886 <__ieee754_sqrt+0x6e>
 800988e:	1e44      	subs	r4, r0, #1
 8009890:	1b12      	subs	r2, r2, r4
 8009892:	f1c0 0420 	rsb	r4, r0, #32
 8009896:	fa21 f404 	lsr.w	r4, r1, r4
 800989a:	4323      	orrs	r3, r4
 800989c:	4081      	lsls	r1, r0
 800989e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098a2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 80098a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80098aa:	07d2      	lsls	r2, r2, #31
 80098ac:	bf5c      	itt	pl
 80098ae:	005b      	lslpl	r3, r3, #1
 80098b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80098b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80098b8:	bf58      	it	pl
 80098ba:	0049      	lslpl	r1, r1, #1
 80098bc:	2600      	movs	r6, #0
 80098be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80098c2:	107f      	asrs	r7, r7, #1
 80098c4:	0049      	lsls	r1, r1, #1
 80098c6:	2016      	movs	r0, #22
 80098c8:	4632      	mov	r2, r6
 80098ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 80098ce:	1915      	adds	r5, r2, r4
 80098d0:	429d      	cmp	r5, r3
 80098d2:	bfde      	ittt	le
 80098d4:	192a      	addle	r2, r5, r4
 80098d6:	1b5b      	suble	r3, r3, r5
 80098d8:	1936      	addle	r6, r6, r4
 80098da:	0fcd      	lsrs	r5, r1, #31
 80098dc:	3801      	subs	r0, #1
 80098de:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80098e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80098e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80098ea:	d1f0      	bne.n	80098ce <__ieee754_sqrt+0xb6>
 80098ec:	4605      	mov	r5, r0
 80098ee:	2420      	movs	r4, #32
 80098f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80098f4:	4293      	cmp	r3, r2
 80098f6:	eb0c 0e00 	add.w	lr, ip, r0
 80098fa:	dc02      	bgt.n	8009902 <__ieee754_sqrt+0xea>
 80098fc:	d113      	bne.n	8009926 <__ieee754_sqrt+0x10e>
 80098fe:	458e      	cmp	lr, r1
 8009900:	d811      	bhi.n	8009926 <__ieee754_sqrt+0x10e>
 8009902:	f1be 0f00 	cmp.w	lr, #0
 8009906:	eb0e 000c 	add.w	r0, lr, ip
 800990a:	da3f      	bge.n	800998c <__ieee754_sqrt+0x174>
 800990c:	2800      	cmp	r0, #0
 800990e:	db3d      	blt.n	800998c <__ieee754_sqrt+0x174>
 8009910:	f102 0801 	add.w	r8, r2, #1
 8009914:	1a9b      	subs	r3, r3, r2
 8009916:	458e      	cmp	lr, r1
 8009918:	bf88      	it	hi
 800991a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800991e:	eba1 010e 	sub.w	r1, r1, lr
 8009922:	4465      	add	r5, ip
 8009924:	4642      	mov	r2, r8
 8009926:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800992a:	3c01      	subs	r4, #1
 800992c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009930:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009934:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009938:	d1dc      	bne.n	80098f4 <__ieee754_sqrt+0xdc>
 800993a:	4319      	orrs	r1, r3
 800993c:	d01b      	beq.n	8009976 <__ieee754_sqrt+0x15e>
 800993e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 80099bc <__ieee754_sqrt+0x1a4>
 8009942:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 80099c0 <__ieee754_sqrt+0x1a8>
 8009946:	e9da 0100 	ldrd	r0, r1, [sl]
 800994a:	e9db 2300 	ldrd	r2, r3, [fp]
 800994e:	f7f6 fc9b 	bl	8000288 <__aeabi_dsub>
 8009952:	e9da 8900 	ldrd	r8, r9, [sl]
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	4640      	mov	r0, r8
 800995c:	4649      	mov	r1, r9
 800995e:	f7f7 f8c7 	bl	8000af0 <__aeabi_dcmple>
 8009962:	b140      	cbz	r0, 8009976 <__ieee754_sqrt+0x15e>
 8009964:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009968:	e9da 0100 	ldrd	r0, r1, [sl]
 800996c:	e9db 2300 	ldrd	r2, r3, [fp]
 8009970:	d10e      	bne.n	8009990 <__ieee754_sqrt+0x178>
 8009972:	3601      	adds	r6, #1
 8009974:	4625      	mov	r5, r4
 8009976:	1073      	asrs	r3, r6, #1
 8009978:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800997c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009980:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009984:	086b      	lsrs	r3, r5, #1
 8009986:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800998a:	e759      	b.n	8009840 <__ieee754_sqrt+0x28>
 800998c:	4690      	mov	r8, r2
 800998e:	e7c1      	b.n	8009914 <__ieee754_sqrt+0xfc>
 8009990:	f7f6 fc7c 	bl	800028c <__adddf3>
 8009994:	e9da 8900 	ldrd	r8, r9, [sl]
 8009998:	4602      	mov	r2, r0
 800999a:	460b      	mov	r3, r1
 800999c:	4640      	mov	r0, r8
 800999e:	4649      	mov	r1, r9
 80099a0:	f7f7 f89c 	bl	8000adc <__aeabi_dcmplt>
 80099a4:	b120      	cbz	r0, 80099b0 <__ieee754_sqrt+0x198>
 80099a6:	1cab      	adds	r3, r5, #2
 80099a8:	bf08      	it	eq
 80099aa:	3601      	addeq	r6, #1
 80099ac:	3502      	adds	r5, #2
 80099ae:	e7e2      	b.n	8009976 <__ieee754_sqrt+0x15e>
 80099b0:	1c6b      	adds	r3, r5, #1
 80099b2:	f023 0501 	bic.w	r5, r3, #1
 80099b6:	e7de      	b.n	8009976 <__ieee754_sqrt+0x15e>
 80099b8:	7ff00000 	.word	0x7ff00000
 80099bc:	0800a9d8 	.word	0x0800a9d8
 80099c0:	0800a9d0 	.word	0x0800a9d0
 80099c4:	00000000 	.word	0x00000000

080099c8 <__ieee754_pow>:
 80099c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099cc:	b091      	sub	sp, #68	@ 0x44
 80099ce:	ed8d 1b00 	vstr	d1, [sp]
 80099d2:	e9dd 1900 	ldrd	r1, r9, [sp]
 80099d6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80099da:	ea5a 0001 	orrs.w	r0, sl, r1
 80099de:	ec57 6b10 	vmov	r6, r7, d0
 80099e2:	d113      	bne.n	8009a0c <__ieee754_pow+0x44>
 80099e4:	19b3      	adds	r3, r6, r6
 80099e6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80099ea:	4152      	adcs	r2, r2
 80099ec:	4298      	cmp	r0, r3
 80099ee:	4b9a      	ldr	r3, [pc, #616]	@ (8009c58 <__ieee754_pow+0x290>)
 80099f0:	4193      	sbcs	r3, r2
 80099f2:	f080 84ee 	bcs.w	800a3d2 <__ieee754_pow+0xa0a>
 80099f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099fa:	4630      	mov	r0, r6
 80099fc:	4639      	mov	r1, r7
 80099fe:	f7f6 fc45 	bl	800028c <__adddf3>
 8009a02:	ec41 0b10 	vmov	d0, r0, r1
 8009a06:	b011      	add	sp, #68	@ 0x44
 8009a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a0c:	4a93      	ldr	r2, [pc, #588]	@ (8009c5c <__ieee754_pow+0x294>)
 8009a0e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8009a12:	4295      	cmp	r5, r2
 8009a14:	46b8      	mov	r8, r7
 8009a16:	4633      	mov	r3, r6
 8009a18:	d80a      	bhi.n	8009a30 <__ieee754_pow+0x68>
 8009a1a:	d104      	bne.n	8009a26 <__ieee754_pow+0x5e>
 8009a1c:	2e00      	cmp	r6, #0
 8009a1e:	d1ea      	bne.n	80099f6 <__ieee754_pow+0x2e>
 8009a20:	45aa      	cmp	sl, r5
 8009a22:	d8e8      	bhi.n	80099f6 <__ieee754_pow+0x2e>
 8009a24:	e001      	b.n	8009a2a <__ieee754_pow+0x62>
 8009a26:	4592      	cmp	sl, r2
 8009a28:	d802      	bhi.n	8009a30 <__ieee754_pow+0x68>
 8009a2a:	4592      	cmp	sl, r2
 8009a2c:	d10f      	bne.n	8009a4e <__ieee754_pow+0x86>
 8009a2e:	b171      	cbz	r1, 8009a4e <__ieee754_pow+0x86>
 8009a30:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8009a34:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009a38:	ea58 0803 	orrs.w	r8, r8, r3
 8009a3c:	d1db      	bne.n	80099f6 <__ieee754_pow+0x2e>
 8009a3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009a42:	18db      	adds	r3, r3, r3
 8009a44:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009a48:	4152      	adcs	r2, r2
 8009a4a:	4598      	cmp	r8, r3
 8009a4c:	e7cf      	b.n	80099ee <__ieee754_pow+0x26>
 8009a4e:	f1b8 0f00 	cmp.w	r8, #0
 8009a52:	46ab      	mov	fp, r5
 8009a54:	da43      	bge.n	8009ade <__ieee754_pow+0x116>
 8009a56:	4a82      	ldr	r2, [pc, #520]	@ (8009c60 <__ieee754_pow+0x298>)
 8009a58:	4592      	cmp	sl, r2
 8009a5a:	d856      	bhi.n	8009b0a <__ieee754_pow+0x142>
 8009a5c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009a60:	4592      	cmp	sl, r2
 8009a62:	f240 84c5 	bls.w	800a3f0 <__ieee754_pow+0xa28>
 8009a66:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009a6a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8009a6e:	2a14      	cmp	r2, #20
 8009a70:	dd18      	ble.n	8009aa4 <__ieee754_pow+0xdc>
 8009a72:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009a76:	fa21 f402 	lsr.w	r4, r1, r2
 8009a7a:	fa04 f202 	lsl.w	r2, r4, r2
 8009a7e:	428a      	cmp	r2, r1
 8009a80:	f040 84b6 	bne.w	800a3f0 <__ieee754_pow+0xa28>
 8009a84:	f004 0401 	and.w	r4, r4, #1
 8009a88:	f1c4 0402 	rsb	r4, r4, #2
 8009a8c:	2900      	cmp	r1, #0
 8009a8e:	d159      	bne.n	8009b44 <__ieee754_pow+0x17c>
 8009a90:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009a94:	d148      	bne.n	8009b28 <__ieee754_pow+0x160>
 8009a96:	4632      	mov	r2, r6
 8009a98:	463b      	mov	r3, r7
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	4639      	mov	r1, r7
 8009a9e:	f7f6 fdab 	bl	80005f8 <__aeabi_dmul>
 8009aa2:	e7ae      	b.n	8009a02 <__ieee754_pow+0x3a>
 8009aa4:	2900      	cmp	r1, #0
 8009aa6:	d14c      	bne.n	8009b42 <__ieee754_pow+0x17a>
 8009aa8:	f1c2 0214 	rsb	r2, r2, #20
 8009aac:	fa4a f402 	asr.w	r4, sl, r2
 8009ab0:	fa04 f202 	lsl.w	r2, r4, r2
 8009ab4:	4552      	cmp	r2, sl
 8009ab6:	f040 8498 	bne.w	800a3ea <__ieee754_pow+0xa22>
 8009aba:	f004 0401 	and.w	r4, r4, #1
 8009abe:	f1c4 0402 	rsb	r4, r4, #2
 8009ac2:	4a68      	ldr	r2, [pc, #416]	@ (8009c64 <__ieee754_pow+0x29c>)
 8009ac4:	4592      	cmp	sl, r2
 8009ac6:	d1e3      	bne.n	8009a90 <__ieee754_pow+0xc8>
 8009ac8:	f1b9 0f00 	cmp.w	r9, #0
 8009acc:	f280 8489 	bge.w	800a3e2 <__ieee754_pow+0xa1a>
 8009ad0:	4964      	ldr	r1, [pc, #400]	@ (8009c64 <__ieee754_pow+0x29c>)
 8009ad2:	4632      	mov	r2, r6
 8009ad4:	463b      	mov	r3, r7
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	f7f6 feb8 	bl	800084c <__aeabi_ddiv>
 8009adc:	e791      	b.n	8009a02 <__ieee754_pow+0x3a>
 8009ade:	2400      	movs	r4, #0
 8009ae0:	bb81      	cbnz	r1, 8009b44 <__ieee754_pow+0x17c>
 8009ae2:	4a5e      	ldr	r2, [pc, #376]	@ (8009c5c <__ieee754_pow+0x294>)
 8009ae4:	4592      	cmp	sl, r2
 8009ae6:	d1ec      	bne.n	8009ac2 <__ieee754_pow+0xfa>
 8009ae8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8009aec:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009af0:	431a      	orrs	r2, r3
 8009af2:	f000 846e 	beq.w	800a3d2 <__ieee754_pow+0xa0a>
 8009af6:	4b5c      	ldr	r3, [pc, #368]	@ (8009c68 <__ieee754_pow+0x2a0>)
 8009af8:	429d      	cmp	r5, r3
 8009afa:	d908      	bls.n	8009b0e <__ieee754_pow+0x146>
 8009afc:	f1b9 0f00 	cmp.w	r9, #0
 8009b00:	f280 846b 	bge.w	800a3da <__ieee754_pow+0xa12>
 8009b04:	2000      	movs	r0, #0
 8009b06:	2100      	movs	r1, #0
 8009b08:	e77b      	b.n	8009a02 <__ieee754_pow+0x3a>
 8009b0a:	2402      	movs	r4, #2
 8009b0c:	e7e8      	b.n	8009ae0 <__ieee754_pow+0x118>
 8009b0e:	f1b9 0f00 	cmp.w	r9, #0
 8009b12:	f04f 0000 	mov.w	r0, #0
 8009b16:	f04f 0100 	mov.w	r1, #0
 8009b1a:	f6bf af72 	bge.w	8009a02 <__ieee754_pow+0x3a>
 8009b1e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009b22:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009b26:	e76c      	b.n	8009a02 <__ieee754_pow+0x3a>
 8009b28:	4a50      	ldr	r2, [pc, #320]	@ (8009c6c <__ieee754_pow+0x2a4>)
 8009b2a:	4591      	cmp	r9, r2
 8009b2c:	d10a      	bne.n	8009b44 <__ieee754_pow+0x17c>
 8009b2e:	f1b8 0f00 	cmp.w	r8, #0
 8009b32:	db07      	blt.n	8009b44 <__ieee754_pow+0x17c>
 8009b34:	ec47 6b10 	vmov	d0, r6, r7
 8009b38:	b011      	add	sp, #68	@ 0x44
 8009b3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b3e:	f7ff be6b 	b.w	8009818 <__ieee754_sqrt>
 8009b42:	2400      	movs	r4, #0
 8009b44:	ec47 6b10 	vmov	d0, r6, r7
 8009b48:	9302      	str	r3, [sp, #8]
 8009b4a:	f7ff fe51 	bl	80097f0 <fabs>
 8009b4e:	9b02      	ldr	r3, [sp, #8]
 8009b50:	ec51 0b10 	vmov	r0, r1, d0
 8009b54:	bb43      	cbnz	r3, 8009ba8 <__ieee754_pow+0x1e0>
 8009b56:	4b43      	ldr	r3, [pc, #268]	@ (8009c64 <__ieee754_pow+0x29c>)
 8009b58:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d000      	beq.n	8009b62 <__ieee754_pow+0x19a>
 8009b60:	bb15      	cbnz	r5, 8009ba8 <__ieee754_pow+0x1e0>
 8009b62:	f1b9 0f00 	cmp.w	r9, #0
 8009b66:	da05      	bge.n	8009b74 <__ieee754_pow+0x1ac>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	493d      	ldr	r1, [pc, #244]	@ (8009c64 <__ieee754_pow+0x29c>)
 8009b70:	f7f6 fe6c 	bl	800084c <__aeabi_ddiv>
 8009b74:	f1b8 0f00 	cmp.w	r8, #0
 8009b78:	f6bf af43 	bge.w	8009a02 <__ieee754_pow+0x3a>
 8009b7c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009b80:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009b84:	4325      	orrs	r5, r4
 8009b86:	d108      	bne.n	8009b9a <__ieee754_pow+0x1d2>
 8009b88:	4602      	mov	r2, r0
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	4610      	mov	r0, r2
 8009b8e:	4619      	mov	r1, r3
 8009b90:	f7f6 fb7a 	bl	8000288 <__aeabi_dsub>
 8009b94:	4602      	mov	r2, r0
 8009b96:	460b      	mov	r3, r1
 8009b98:	e79e      	b.n	8009ad8 <__ieee754_pow+0x110>
 8009b9a:	2c01      	cmp	r4, #1
 8009b9c:	f47f af31 	bne.w	8009a02 <__ieee754_pow+0x3a>
 8009ba0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	e72c      	b.n	8009a02 <__ieee754_pow+0x3a>
 8009ba8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009bac:	3b01      	subs	r3, #1
 8009bae:	ea53 0204 	orrs.w	r2, r3, r4
 8009bb2:	d102      	bne.n	8009bba <__ieee754_pow+0x1f2>
 8009bb4:	4632      	mov	r2, r6
 8009bb6:	463b      	mov	r3, r7
 8009bb8:	e7e8      	b.n	8009b8c <__ieee754_pow+0x1c4>
 8009bba:	3c01      	subs	r4, #1
 8009bbc:	431c      	orrs	r4, r3
 8009bbe:	d016      	beq.n	8009bee <__ieee754_pow+0x226>
 8009bc0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009c48 <__ieee754_pow+0x280>
 8009bc4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009bc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009bcc:	f240 8110 	bls.w	8009df0 <__ieee754_pow+0x428>
 8009bd0:	4b27      	ldr	r3, [pc, #156]	@ (8009c70 <__ieee754_pow+0x2a8>)
 8009bd2:	459a      	cmp	sl, r3
 8009bd4:	4b24      	ldr	r3, [pc, #144]	@ (8009c68 <__ieee754_pow+0x2a0>)
 8009bd6:	d916      	bls.n	8009c06 <__ieee754_pow+0x23e>
 8009bd8:	429d      	cmp	r5, r3
 8009bda:	d80b      	bhi.n	8009bf4 <__ieee754_pow+0x22c>
 8009bdc:	f1b9 0f00 	cmp.w	r9, #0
 8009be0:	da0b      	bge.n	8009bfa <__ieee754_pow+0x232>
 8009be2:	2000      	movs	r0, #0
 8009be4:	b011      	add	sp, #68	@ 0x44
 8009be6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bea:	f000 bce9 	b.w	800a5c0 <__math_oflow>
 8009bee:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8009c50 <__ieee754_pow+0x288>
 8009bf2:	e7e7      	b.n	8009bc4 <__ieee754_pow+0x1fc>
 8009bf4:	f1b9 0f00 	cmp.w	r9, #0
 8009bf8:	dcf3      	bgt.n	8009be2 <__ieee754_pow+0x21a>
 8009bfa:	2000      	movs	r0, #0
 8009bfc:	b011      	add	sp, #68	@ 0x44
 8009bfe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c02:	f000 bcd5 	b.w	800a5b0 <__math_uflow>
 8009c06:	429d      	cmp	r5, r3
 8009c08:	d20c      	bcs.n	8009c24 <__ieee754_pow+0x25c>
 8009c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	2300      	movs	r3, #0
 8009c12:	f7f6 ff63 	bl	8000adc <__aeabi_dcmplt>
 8009c16:	3800      	subs	r0, #0
 8009c18:	bf18      	it	ne
 8009c1a:	2001      	movne	r0, #1
 8009c1c:	f1b9 0f00 	cmp.w	r9, #0
 8009c20:	daec      	bge.n	8009bfc <__ieee754_pow+0x234>
 8009c22:	e7df      	b.n	8009be4 <__ieee754_pow+0x21c>
 8009c24:	4b0f      	ldr	r3, [pc, #60]	@ (8009c64 <__ieee754_pow+0x29c>)
 8009c26:	429d      	cmp	r5, r3
 8009c28:	f04f 0200 	mov.w	r2, #0
 8009c2c:	d922      	bls.n	8009c74 <__ieee754_pow+0x2ac>
 8009c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c32:	2300      	movs	r3, #0
 8009c34:	f7f6 ff52 	bl	8000adc <__aeabi_dcmplt>
 8009c38:	3800      	subs	r0, #0
 8009c3a:	bf18      	it	ne
 8009c3c:	2001      	movne	r0, #1
 8009c3e:	f1b9 0f00 	cmp.w	r9, #0
 8009c42:	dccf      	bgt.n	8009be4 <__ieee754_pow+0x21c>
 8009c44:	e7da      	b.n	8009bfc <__ieee754_pow+0x234>
 8009c46:	bf00      	nop
 8009c48:	00000000 	.word	0x00000000
 8009c4c:	3ff00000 	.word	0x3ff00000
 8009c50:	00000000 	.word	0x00000000
 8009c54:	bff00000 	.word	0xbff00000
 8009c58:	fff00000 	.word	0xfff00000
 8009c5c:	7ff00000 	.word	0x7ff00000
 8009c60:	433fffff 	.word	0x433fffff
 8009c64:	3ff00000 	.word	0x3ff00000
 8009c68:	3fefffff 	.word	0x3fefffff
 8009c6c:	3fe00000 	.word	0x3fe00000
 8009c70:	43f00000 	.word	0x43f00000
 8009c74:	4b5a      	ldr	r3, [pc, #360]	@ (8009de0 <__ieee754_pow+0x418>)
 8009c76:	f7f6 fb07 	bl	8000288 <__aeabi_dsub>
 8009c7a:	a351      	add	r3, pc, #324	@ (adr r3, 8009dc0 <__ieee754_pow+0x3f8>)
 8009c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c80:	4604      	mov	r4, r0
 8009c82:	460d      	mov	r5, r1
 8009c84:	f7f6 fcb8 	bl	80005f8 <__aeabi_dmul>
 8009c88:	a34f      	add	r3, pc, #316	@ (adr r3, 8009dc8 <__ieee754_pow+0x400>)
 8009c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8e:	4606      	mov	r6, r0
 8009c90:	460f      	mov	r7, r1
 8009c92:	4620      	mov	r0, r4
 8009c94:	4629      	mov	r1, r5
 8009c96:	f7f6 fcaf 	bl	80005f8 <__aeabi_dmul>
 8009c9a:	4b52      	ldr	r3, [pc, #328]	@ (8009de4 <__ieee754_pow+0x41c>)
 8009c9c:	4682      	mov	sl, r0
 8009c9e:	468b      	mov	fp, r1
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	4629      	mov	r1, r5
 8009ca6:	f7f6 fca7 	bl	80005f8 <__aeabi_dmul>
 8009caa:	4602      	mov	r2, r0
 8009cac:	460b      	mov	r3, r1
 8009cae:	a148      	add	r1, pc, #288	@ (adr r1, 8009dd0 <__ieee754_pow+0x408>)
 8009cb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb4:	f7f6 fae8 	bl	8000288 <__aeabi_dsub>
 8009cb8:	4622      	mov	r2, r4
 8009cba:	462b      	mov	r3, r5
 8009cbc:	f7f6 fc9c 	bl	80005f8 <__aeabi_dmul>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	460b      	mov	r3, r1
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	4948      	ldr	r1, [pc, #288]	@ (8009de8 <__ieee754_pow+0x420>)
 8009cc8:	f7f6 fade 	bl	8000288 <__aeabi_dsub>
 8009ccc:	4622      	mov	r2, r4
 8009cce:	4680      	mov	r8, r0
 8009cd0:	4689      	mov	r9, r1
 8009cd2:	462b      	mov	r3, r5
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	f7f6 fc8e 	bl	80005f8 <__aeabi_dmul>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	460b      	mov	r3, r1
 8009ce0:	4640      	mov	r0, r8
 8009ce2:	4649      	mov	r1, r9
 8009ce4:	f7f6 fc88 	bl	80005f8 <__aeabi_dmul>
 8009ce8:	a33b      	add	r3, pc, #236	@ (adr r3, 8009dd8 <__ieee754_pow+0x410>)
 8009cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cee:	f7f6 fc83 	bl	80005f8 <__aeabi_dmul>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	460b      	mov	r3, r1
 8009cf6:	4650      	mov	r0, sl
 8009cf8:	4659      	mov	r1, fp
 8009cfa:	f7f6 fac5 	bl	8000288 <__aeabi_dsub>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	4680      	mov	r8, r0
 8009d04:	4689      	mov	r9, r1
 8009d06:	4630      	mov	r0, r6
 8009d08:	4639      	mov	r1, r7
 8009d0a:	f7f6 fabf 	bl	800028c <__adddf3>
 8009d0e:	2400      	movs	r4, #0
 8009d10:	4632      	mov	r2, r6
 8009d12:	463b      	mov	r3, r7
 8009d14:	4620      	mov	r0, r4
 8009d16:	460d      	mov	r5, r1
 8009d18:	f7f6 fab6 	bl	8000288 <__aeabi_dsub>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	460b      	mov	r3, r1
 8009d20:	4640      	mov	r0, r8
 8009d22:	4649      	mov	r1, r9
 8009d24:	f7f6 fab0 	bl	8000288 <__aeabi_dsub>
 8009d28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d30:	2300      	movs	r3, #0
 8009d32:	9304      	str	r3, [sp, #16]
 8009d34:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009d38:	4606      	mov	r6, r0
 8009d3a:	460f      	mov	r7, r1
 8009d3c:	465b      	mov	r3, fp
 8009d3e:	4652      	mov	r2, sl
 8009d40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d44:	f7f6 faa0 	bl	8000288 <__aeabi_dsub>
 8009d48:	4622      	mov	r2, r4
 8009d4a:	462b      	mov	r3, r5
 8009d4c:	f7f6 fc54 	bl	80005f8 <__aeabi_dmul>
 8009d50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d54:	4680      	mov	r8, r0
 8009d56:	4689      	mov	r9, r1
 8009d58:	4630      	mov	r0, r6
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	f7f6 fc4c 	bl	80005f8 <__aeabi_dmul>
 8009d60:	4602      	mov	r2, r0
 8009d62:	460b      	mov	r3, r1
 8009d64:	4640      	mov	r0, r8
 8009d66:	4649      	mov	r1, r9
 8009d68:	f7f6 fa90 	bl	800028c <__adddf3>
 8009d6c:	465b      	mov	r3, fp
 8009d6e:	4606      	mov	r6, r0
 8009d70:	460f      	mov	r7, r1
 8009d72:	4652      	mov	r2, sl
 8009d74:	4620      	mov	r0, r4
 8009d76:	4629      	mov	r1, r5
 8009d78:	f7f6 fc3e 	bl	80005f8 <__aeabi_dmul>
 8009d7c:	460b      	mov	r3, r1
 8009d7e:	4602      	mov	r2, r0
 8009d80:	4680      	mov	r8, r0
 8009d82:	4689      	mov	r9, r1
 8009d84:	4630      	mov	r0, r6
 8009d86:	4639      	mov	r1, r7
 8009d88:	f7f6 fa80 	bl	800028c <__adddf3>
 8009d8c:	4b17      	ldr	r3, [pc, #92]	@ (8009dec <__ieee754_pow+0x424>)
 8009d8e:	4299      	cmp	r1, r3
 8009d90:	4604      	mov	r4, r0
 8009d92:	460d      	mov	r5, r1
 8009d94:	468b      	mov	fp, r1
 8009d96:	f340 820b 	ble.w	800a1b0 <__ieee754_pow+0x7e8>
 8009d9a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009d9e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009da2:	4303      	orrs	r3, r0
 8009da4:	f000 81ea 	beq.w	800a17c <__ieee754_pow+0x7b4>
 8009da8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dac:	2200      	movs	r2, #0
 8009dae:	2300      	movs	r3, #0
 8009db0:	f7f6 fe94 	bl	8000adc <__aeabi_dcmplt>
 8009db4:	3800      	subs	r0, #0
 8009db6:	bf18      	it	ne
 8009db8:	2001      	movne	r0, #1
 8009dba:	e713      	b.n	8009be4 <__ieee754_pow+0x21c>
 8009dbc:	f3af 8000 	nop.w
 8009dc0:	60000000 	.word	0x60000000
 8009dc4:	3ff71547 	.word	0x3ff71547
 8009dc8:	f85ddf44 	.word	0xf85ddf44
 8009dcc:	3e54ae0b 	.word	0x3e54ae0b
 8009dd0:	55555555 	.word	0x55555555
 8009dd4:	3fd55555 	.word	0x3fd55555
 8009dd8:	652b82fe 	.word	0x652b82fe
 8009ddc:	3ff71547 	.word	0x3ff71547
 8009de0:	3ff00000 	.word	0x3ff00000
 8009de4:	3fd00000 	.word	0x3fd00000
 8009de8:	3fe00000 	.word	0x3fe00000
 8009dec:	408fffff 	.word	0x408fffff
 8009df0:	4bd5      	ldr	r3, [pc, #852]	@ (800a148 <__ieee754_pow+0x780>)
 8009df2:	ea08 0303 	and.w	r3, r8, r3
 8009df6:	2200      	movs	r2, #0
 8009df8:	b92b      	cbnz	r3, 8009e06 <__ieee754_pow+0x43e>
 8009dfa:	4bd4      	ldr	r3, [pc, #848]	@ (800a14c <__ieee754_pow+0x784>)
 8009dfc:	f7f6 fbfc 	bl	80005f8 <__aeabi_dmul>
 8009e00:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009e04:	468b      	mov	fp, r1
 8009e06:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009e0a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009e0e:	4413      	add	r3, r2
 8009e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e12:	4bcf      	ldr	r3, [pc, #828]	@ (800a150 <__ieee754_pow+0x788>)
 8009e14:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009e18:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009e1c:	459b      	cmp	fp, r3
 8009e1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009e22:	dd08      	ble.n	8009e36 <__ieee754_pow+0x46e>
 8009e24:	4bcb      	ldr	r3, [pc, #812]	@ (800a154 <__ieee754_pow+0x78c>)
 8009e26:	459b      	cmp	fp, r3
 8009e28:	f340 81a5 	ble.w	800a176 <__ieee754_pow+0x7ae>
 8009e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e2e:	3301      	adds	r3, #1
 8009e30:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e32:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009e36:	f04f 0a00 	mov.w	sl, #0
 8009e3a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009e3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e40:	4bc5      	ldr	r3, [pc, #788]	@ (800a158 <__ieee754_pow+0x790>)
 8009e42:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009e46:	ed93 7b00 	vldr	d7, [r3]
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	ec53 2b17 	vmov	r2, r3, d7
 8009e50:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e54:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e58:	f7f6 fa16 	bl	8000288 <__aeabi_dsub>
 8009e5c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009e60:	4606      	mov	r6, r0
 8009e62:	460f      	mov	r7, r1
 8009e64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e68:	f7f6 fa10 	bl	800028c <__adddf3>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	2000      	movs	r0, #0
 8009e72:	49ba      	ldr	r1, [pc, #744]	@ (800a15c <__ieee754_pow+0x794>)
 8009e74:	f7f6 fcea 	bl	800084c <__aeabi_ddiv>
 8009e78:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	460b      	mov	r3, r1
 8009e80:	4630      	mov	r0, r6
 8009e82:	4639      	mov	r1, r7
 8009e84:	f7f6 fbb8 	bl	80005f8 <__aeabi_dmul>
 8009e88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e8c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009e90:	106d      	asrs	r5, r5, #1
 8009e92:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009e96:	f04f 0b00 	mov.w	fp, #0
 8009e9a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009e9e:	4661      	mov	r1, ip
 8009ea0:	2200      	movs	r2, #0
 8009ea2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009ea6:	4658      	mov	r0, fp
 8009ea8:	46e1      	mov	r9, ip
 8009eaa:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009eae:	4614      	mov	r4, r2
 8009eb0:	461d      	mov	r5, r3
 8009eb2:	f7f6 fba1 	bl	80005f8 <__aeabi_dmul>
 8009eb6:	4602      	mov	r2, r0
 8009eb8:	460b      	mov	r3, r1
 8009eba:	4630      	mov	r0, r6
 8009ebc:	4639      	mov	r1, r7
 8009ebe:	f7f6 f9e3 	bl	8000288 <__aeabi_dsub>
 8009ec2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ec6:	4606      	mov	r6, r0
 8009ec8:	460f      	mov	r7, r1
 8009eca:	4620      	mov	r0, r4
 8009ecc:	4629      	mov	r1, r5
 8009ece:	f7f6 f9db 	bl	8000288 <__aeabi_dsub>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009eda:	f7f6 f9d5 	bl	8000288 <__aeabi_dsub>
 8009ede:	465a      	mov	r2, fp
 8009ee0:	464b      	mov	r3, r9
 8009ee2:	f7f6 fb89 	bl	80005f8 <__aeabi_dmul>
 8009ee6:	4602      	mov	r2, r0
 8009ee8:	460b      	mov	r3, r1
 8009eea:	4630      	mov	r0, r6
 8009eec:	4639      	mov	r1, r7
 8009eee:	f7f6 f9cb 	bl	8000288 <__aeabi_dsub>
 8009ef2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ef6:	f7f6 fb7f 	bl	80005f8 <__aeabi_dmul>
 8009efa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009efe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f02:	4610      	mov	r0, r2
 8009f04:	4619      	mov	r1, r3
 8009f06:	f7f6 fb77 	bl	80005f8 <__aeabi_dmul>
 8009f0a:	a37d      	add	r3, pc, #500	@ (adr r3, 800a100 <__ieee754_pow+0x738>)
 8009f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	f7f6 fb70 	bl	80005f8 <__aeabi_dmul>
 8009f18:	a37b      	add	r3, pc, #492	@ (adr r3, 800a108 <__ieee754_pow+0x740>)
 8009f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1e:	f7f6 f9b5 	bl	800028c <__adddf3>
 8009f22:	4622      	mov	r2, r4
 8009f24:	462b      	mov	r3, r5
 8009f26:	f7f6 fb67 	bl	80005f8 <__aeabi_dmul>
 8009f2a:	a379      	add	r3, pc, #484	@ (adr r3, 800a110 <__ieee754_pow+0x748>)
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f7f6 f9ac 	bl	800028c <__adddf3>
 8009f34:	4622      	mov	r2, r4
 8009f36:	462b      	mov	r3, r5
 8009f38:	f7f6 fb5e 	bl	80005f8 <__aeabi_dmul>
 8009f3c:	a376      	add	r3, pc, #472	@ (adr r3, 800a118 <__ieee754_pow+0x750>)
 8009f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f42:	f7f6 f9a3 	bl	800028c <__adddf3>
 8009f46:	4622      	mov	r2, r4
 8009f48:	462b      	mov	r3, r5
 8009f4a:	f7f6 fb55 	bl	80005f8 <__aeabi_dmul>
 8009f4e:	a374      	add	r3, pc, #464	@ (adr r3, 800a120 <__ieee754_pow+0x758>)
 8009f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f54:	f7f6 f99a 	bl	800028c <__adddf3>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	462b      	mov	r3, r5
 8009f5c:	f7f6 fb4c 	bl	80005f8 <__aeabi_dmul>
 8009f60:	a371      	add	r3, pc, #452	@ (adr r3, 800a128 <__ieee754_pow+0x760>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	f7f6 f991 	bl	800028c <__adddf3>
 8009f6a:	4622      	mov	r2, r4
 8009f6c:	4606      	mov	r6, r0
 8009f6e:	460f      	mov	r7, r1
 8009f70:	462b      	mov	r3, r5
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 fb3f 	bl	80005f8 <__aeabi_dmul>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	4630      	mov	r0, r6
 8009f80:	4639      	mov	r1, r7
 8009f82:	f7f6 fb39 	bl	80005f8 <__aeabi_dmul>
 8009f86:	465a      	mov	r2, fp
 8009f88:	4604      	mov	r4, r0
 8009f8a:	460d      	mov	r5, r1
 8009f8c:	464b      	mov	r3, r9
 8009f8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f92:	f7f6 f97b 	bl	800028c <__adddf3>
 8009f96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009f9a:	f7f6 fb2d 	bl	80005f8 <__aeabi_dmul>
 8009f9e:	4622      	mov	r2, r4
 8009fa0:	462b      	mov	r3, r5
 8009fa2:	f7f6 f973 	bl	800028c <__adddf3>
 8009fa6:	465a      	mov	r2, fp
 8009fa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009fac:	464b      	mov	r3, r9
 8009fae:	4658      	mov	r0, fp
 8009fb0:	4649      	mov	r1, r9
 8009fb2:	f7f6 fb21 	bl	80005f8 <__aeabi_dmul>
 8009fb6:	4b6a      	ldr	r3, [pc, #424]	@ (800a160 <__ieee754_pow+0x798>)
 8009fb8:	2200      	movs	r2, #0
 8009fba:	4606      	mov	r6, r0
 8009fbc:	460f      	mov	r7, r1
 8009fbe:	f7f6 f965 	bl	800028c <__adddf3>
 8009fc2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009fc6:	f7f6 f961 	bl	800028c <__adddf3>
 8009fca:	46d8      	mov	r8, fp
 8009fcc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009fd0:	460d      	mov	r5, r1
 8009fd2:	465a      	mov	r2, fp
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	4640      	mov	r0, r8
 8009fd8:	4649      	mov	r1, r9
 8009fda:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009fde:	f7f6 fb0b 	bl	80005f8 <__aeabi_dmul>
 8009fe2:	465c      	mov	r4, fp
 8009fe4:	4680      	mov	r8, r0
 8009fe6:	4689      	mov	r9, r1
 8009fe8:	4b5d      	ldr	r3, [pc, #372]	@ (800a160 <__ieee754_pow+0x798>)
 8009fea:	2200      	movs	r2, #0
 8009fec:	4620      	mov	r0, r4
 8009fee:	4629      	mov	r1, r5
 8009ff0:	f7f6 f94a 	bl	8000288 <__aeabi_dsub>
 8009ff4:	4632      	mov	r2, r6
 8009ff6:	463b      	mov	r3, r7
 8009ff8:	f7f6 f946 	bl	8000288 <__aeabi_dsub>
 8009ffc:	4602      	mov	r2, r0
 8009ffe:	460b      	mov	r3, r1
 800a000:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a004:	f7f6 f940 	bl	8000288 <__aeabi_dsub>
 800a008:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a00c:	f7f6 faf4 	bl	80005f8 <__aeabi_dmul>
 800a010:	4622      	mov	r2, r4
 800a012:	4606      	mov	r6, r0
 800a014:	460f      	mov	r7, r1
 800a016:	462b      	mov	r3, r5
 800a018:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a01c:	f7f6 faec 	bl	80005f8 <__aeabi_dmul>
 800a020:	4602      	mov	r2, r0
 800a022:	460b      	mov	r3, r1
 800a024:	4630      	mov	r0, r6
 800a026:	4639      	mov	r1, r7
 800a028:	f7f6 f930 	bl	800028c <__adddf3>
 800a02c:	4606      	mov	r6, r0
 800a02e:	460f      	mov	r7, r1
 800a030:	4602      	mov	r2, r0
 800a032:	460b      	mov	r3, r1
 800a034:	4640      	mov	r0, r8
 800a036:	4649      	mov	r1, r9
 800a038:	f7f6 f928 	bl	800028c <__adddf3>
 800a03c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a040:	a33b      	add	r3, pc, #236	@ (adr r3, 800a130 <__ieee754_pow+0x768>)
 800a042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a046:	4658      	mov	r0, fp
 800a048:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a04c:	460d      	mov	r5, r1
 800a04e:	f7f6 fad3 	bl	80005f8 <__aeabi_dmul>
 800a052:	465c      	mov	r4, fp
 800a054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a058:	4642      	mov	r2, r8
 800a05a:	464b      	mov	r3, r9
 800a05c:	4620      	mov	r0, r4
 800a05e:	4629      	mov	r1, r5
 800a060:	f7f6 f912 	bl	8000288 <__aeabi_dsub>
 800a064:	4602      	mov	r2, r0
 800a066:	460b      	mov	r3, r1
 800a068:	4630      	mov	r0, r6
 800a06a:	4639      	mov	r1, r7
 800a06c:	f7f6 f90c 	bl	8000288 <__aeabi_dsub>
 800a070:	a331      	add	r3, pc, #196	@ (adr r3, 800a138 <__ieee754_pow+0x770>)
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f7f6 fabf 	bl	80005f8 <__aeabi_dmul>
 800a07a:	a331      	add	r3, pc, #196	@ (adr r3, 800a140 <__ieee754_pow+0x778>)
 800a07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a080:	4606      	mov	r6, r0
 800a082:	460f      	mov	r7, r1
 800a084:	4620      	mov	r0, r4
 800a086:	4629      	mov	r1, r5
 800a088:	f7f6 fab6 	bl	80005f8 <__aeabi_dmul>
 800a08c:	4602      	mov	r2, r0
 800a08e:	460b      	mov	r3, r1
 800a090:	4630      	mov	r0, r6
 800a092:	4639      	mov	r1, r7
 800a094:	f7f6 f8fa 	bl	800028c <__adddf3>
 800a098:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a09a:	4b32      	ldr	r3, [pc, #200]	@ (800a164 <__ieee754_pow+0x79c>)
 800a09c:	4413      	add	r3, r2
 800a09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a2:	f7f6 f8f3 	bl	800028c <__adddf3>
 800a0a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a0aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a0ac:	f7f6 fa3a 	bl	8000524 <__aeabi_i2d>
 800a0b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a0b2:	4b2d      	ldr	r3, [pc, #180]	@ (800a168 <__ieee754_pow+0x7a0>)
 800a0b4:	4413      	add	r3, r2
 800a0b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0c0:	460f      	mov	r7, r1
 800a0c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0c6:	f7f6 f8e1 	bl	800028c <__adddf3>
 800a0ca:	4642      	mov	r2, r8
 800a0cc:	464b      	mov	r3, r9
 800a0ce:	f7f6 f8dd 	bl	800028c <__adddf3>
 800a0d2:	4632      	mov	r2, r6
 800a0d4:	463b      	mov	r3, r7
 800a0d6:	f7f6 f8d9 	bl	800028c <__adddf3>
 800a0da:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a0de:	4632      	mov	r2, r6
 800a0e0:	463b      	mov	r3, r7
 800a0e2:	4658      	mov	r0, fp
 800a0e4:	460d      	mov	r5, r1
 800a0e6:	f7f6 f8cf 	bl	8000288 <__aeabi_dsub>
 800a0ea:	4642      	mov	r2, r8
 800a0ec:	464b      	mov	r3, r9
 800a0ee:	f7f6 f8cb 	bl	8000288 <__aeabi_dsub>
 800a0f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0f6:	f7f6 f8c7 	bl	8000288 <__aeabi_dsub>
 800a0fa:	465c      	mov	r4, fp
 800a0fc:	e036      	b.n	800a16c <__ieee754_pow+0x7a4>
 800a0fe:	bf00      	nop
 800a100:	4a454eef 	.word	0x4a454eef
 800a104:	3fca7e28 	.word	0x3fca7e28
 800a108:	93c9db65 	.word	0x93c9db65
 800a10c:	3fcd864a 	.word	0x3fcd864a
 800a110:	a91d4101 	.word	0xa91d4101
 800a114:	3fd17460 	.word	0x3fd17460
 800a118:	518f264d 	.word	0x518f264d
 800a11c:	3fd55555 	.word	0x3fd55555
 800a120:	db6fabff 	.word	0xdb6fabff
 800a124:	3fdb6db6 	.word	0x3fdb6db6
 800a128:	33333303 	.word	0x33333303
 800a12c:	3fe33333 	.word	0x3fe33333
 800a130:	e0000000 	.word	0xe0000000
 800a134:	3feec709 	.word	0x3feec709
 800a138:	dc3a03fd 	.word	0xdc3a03fd
 800a13c:	3feec709 	.word	0x3feec709
 800a140:	145b01f5 	.word	0x145b01f5
 800a144:	be3e2fe0 	.word	0xbe3e2fe0
 800a148:	7ff00000 	.word	0x7ff00000
 800a14c:	43400000 	.word	0x43400000
 800a150:	0003988e 	.word	0x0003988e
 800a154:	000bb679 	.word	0x000bb679
 800a158:	0800aa00 	.word	0x0800aa00
 800a15c:	3ff00000 	.word	0x3ff00000
 800a160:	40080000 	.word	0x40080000
 800a164:	0800a9e0 	.word	0x0800a9e0
 800a168:	0800a9f0 	.word	0x0800a9f0
 800a16c:	4602      	mov	r2, r0
 800a16e:	460b      	mov	r3, r1
 800a170:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a174:	e5d6      	b.n	8009d24 <__ieee754_pow+0x35c>
 800a176:	f04f 0a01 	mov.w	sl, #1
 800a17a:	e65e      	b.n	8009e3a <__ieee754_pow+0x472>
 800a17c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800a454 <__ieee754_pow+0xa8c>)
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	4630      	mov	r0, r6
 800a184:	4639      	mov	r1, r7
 800a186:	f7f6 f881 	bl	800028c <__adddf3>
 800a18a:	4642      	mov	r2, r8
 800a18c:	e9cd 0100 	strd	r0, r1, [sp]
 800a190:	464b      	mov	r3, r9
 800a192:	4620      	mov	r0, r4
 800a194:	4629      	mov	r1, r5
 800a196:	f7f6 f877 	bl	8000288 <__aeabi_dsub>
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1a2:	f7f6 fcb9 	bl	8000b18 <__aeabi_dcmpgt>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	f47f adfe 	bne.w	8009da8 <__ieee754_pow+0x3e0>
 800a1ac:	4ba2      	ldr	r3, [pc, #648]	@ (800a438 <__ieee754_pow+0xa70>)
 800a1ae:	e022      	b.n	800a1f6 <__ieee754_pow+0x82e>
 800a1b0:	4ca2      	ldr	r4, [pc, #648]	@ (800a43c <__ieee754_pow+0xa74>)
 800a1b2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a1b6:	42a3      	cmp	r3, r4
 800a1b8:	d919      	bls.n	800a1ee <__ieee754_pow+0x826>
 800a1ba:	4ba1      	ldr	r3, [pc, #644]	@ (800a440 <__ieee754_pow+0xa78>)
 800a1bc:	440b      	add	r3, r1
 800a1be:	4303      	orrs	r3, r0
 800a1c0:	d009      	beq.n	800a1d6 <__ieee754_pow+0x80e>
 800a1c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	f7f6 fc87 	bl	8000adc <__aeabi_dcmplt>
 800a1ce:	3800      	subs	r0, #0
 800a1d0:	bf18      	it	ne
 800a1d2:	2001      	movne	r0, #1
 800a1d4:	e512      	b.n	8009bfc <__ieee754_pow+0x234>
 800a1d6:	4642      	mov	r2, r8
 800a1d8:	464b      	mov	r3, r9
 800a1da:	f7f6 f855 	bl	8000288 <__aeabi_dsub>
 800a1de:	4632      	mov	r2, r6
 800a1e0:	463b      	mov	r3, r7
 800a1e2:	f7f6 fc8f 	bl	8000b04 <__aeabi_dcmpge>
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d1eb      	bne.n	800a1c2 <__ieee754_pow+0x7fa>
 800a1ea:	4b96      	ldr	r3, [pc, #600]	@ (800a444 <__ieee754_pow+0xa7c>)
 800a1ec:	e003      	b.n	800a1f6 <__ieee754_pow+0x82e>
 800a1ee:	4a96      	ldr	r2, [pc, #600]	@ (800a448 <__ieee754_pow+0xa80>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	f240 80e7 	bls.w	800a3c4 <__ieee754_pow+0x9fc>
 800a1f6:	151b      	asrs	r3, r3, #20
 800a1f8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a1fc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a200:	fa4a fa03 	asr.w	sl, sl, r3
 800a204:	44da      	add	sl, fp
 800a206:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a20a:	4890      	ldr	r0, [pc, #576]	@ (800a44c <__ieee754_pow+0xa84>)
 800a20c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a210:	4108      	asrs	r0, r1
 800a212:	ea00 030a 	and.w	r3, r0, sl
 800a216:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a21a:	f1c1 0114 	rsb	r1, r1, #20
 800a21e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a222:	fa4a fa01 	asr.w	sl, sl, r1
 800a226:	f1bb 0f00 	cmp.w	fp, #0
 800a22a:	4640      	mov	r0, r8
 800a22c:	4649      	mov	r1, r9
 800a22e:	f04f 0200 	mov.w	r2, #0
 800a232:	bfb8      	it	lt
 800a234:	f1ca 0a00 	rsblt	sl, sl, #0
 800a238:	f7f6 f826 	bl	8000288 <__aeabi_dsub>
 800a23c:	4680      	mov	r8, r0
 800a23e:	4689      	mov	r9, r1
 800a240:	4632      	mov	r2, r6
 800a242:	463b      	mov	r3, r7
 800a244:	4640      	mov	r0, r8
 800a246:	4649      	mov	r1, r9
 800a248:	f7f6 f820 	bl	800028c <__adddf3>
 800a24c:	2400      	movs	r4, #0
 800a24e:	a36a      	add	r3, pc, #424	@ (adr r3, 800a3f8 <__ieee754_pow+0xa30>)
 800a250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a254:	4620      	mov	r0, r4
 800a256:	460d      	mov	r5, r1
 800a258:	f7f6 f9ce 	bl	80005f8 <__aeabi_dmul>
 800a25c:	4642      	mov	r2, r8
 800a25e:	e9cd 0100 	strd	r0, r1, [sp]
 800a262:	464b      	mov	r3, r9
 800a264:	4620      	mov	r0, r4
 800a266:	4629      	mov	r1, r5
 800a268:	f7f6 f80e 	bl	8000288 <__aeabi_dsub>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4630      	mov	r0, r6
 800a272:	4639      	mov	r1, r7
 800a274:	f7f6 f808 	bl	8000288 <__aeabi_dsub>
 800a278:	a361      	add	r3, pc, #388	@ (adr r3, 800a400 <__ieee754_pow+0xa38>)
 800a27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27e:	f7f6 f9bb 	bl	80005f8 <__aeabi_dmul>
 800a282:	a361      	add	r3, pc, #388	@ (adr r3, 800a408 <__ieee754_pow+0xa40>)
 800a284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a288:	4680      	mov	r8, r0
 800a28a:	4689      	mov	r9, r1
 800a28c:	4620      	mov	r0, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	f7f6 f9b2 	bl	80005f8 <__aeabi_dmul>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	4640      	mov	r0, r8
 800a29a:	4649      	mov	r1, r9
 800a29c:	f7f5 fff6 	bl	800028c <__adddf3>
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	460d      	mov	r5, r1
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ac:	f7f5 ffee 	bl	800028c <__adddf3>
 800a2b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2b4:	4680      	mov	r8, r0
 800a2b6:	4689      	mov	r9, r1
 800a2b8:	f7f5 ffe6 	bl	8000288 <__aeabi_dsub>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	4629      	mov	r1, r5
 800a2c4:	f7f5 ffe0 	bl	8000288 <__aeabi_dsub>
 800a2c8:	4642      	mov	r2, r8
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	460f      	mov	r7, r1
 800a2ce:	464b      	mov	r3, r9
 800a2d0:	4640      	mov	r0, r8
 800a2d2:	4649      	mov	r1, r9
 800a2d4:	f7f6 f990 	bl	80005f8 <__aeabi_dmul>
 800a2d8:	a34d      	add	r3, pc, #308	@ (adr r3, 800a410 <__ieee754_pow+0xa48>)
 800a2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2de:	4604      	mov	r4, r0
 800a2e0:	460d      	mov	r5, r1
 800a2e2:	f7f6 f989 	bl	80005f8 <__aeabi_dmul>
 800a2e6:	a34c      	add	r3, pc, #304	@ (adr r3, 800a418 <__ieee754_pow+0xa50>)
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	f7f5 ffcc 	bl	8000288 <__aeabi_dsub>
 800a2f0:	4622      	mov	r2, r4
 800a2f2:	462b      	mov	r3, r5
 800a2f4:	f7f6 f980 	bl	80005f8 <__aeabi_dmul>
 800a2f8:	a349      	add	r3, pc, #292	@ (adr r3, 800a420 <__ieee754_pow+0xa58>)
 800a2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fe:	f7f5 ffc5 	bl	800028c <__adddf3>
 800a302:	4622      	mov	r2, r4
 800a304:	462b      	mov	r3, r5
 800a306:	f7f6 f977 	bl	80005f8 <__aeabi_dmul>
 800a30a:	a347      	add	r3, pc, #284	@ (adr r3, 800a428 <__ieee754_pow+0xa60>)
 800a30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a310:	f7f5 ffba 	bl	8000288 <__aeabi_dsub>
 800a314:	4622      	mov	r2, r4
 800a316:	462b      	mov	r3, r5
 800a318:	f7f6 f96e 	bl	80005f8 <__aeabi_dmul>
 800a31c:	a344      	add	r3, pc, #272	@ (adr r3, 800a430 <__ieee754_pow+0xa68>)
 800a31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a322:	f7f5 ffb3 	bl	800028c <__adddf3>
 800a326:	4622      	mov	r2, r4
 800a328:	462b      	mov	r3, r5
 800a32a:	f7f6 f965 	bl	80005f8 <__aeabi_dmul>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4640      	mov	r0, r8
 800a334:	4649      	mov	r1, r9
 800a336:	f7f5 ffa7 	bl	8000288 <__aeabi_dsub>
 800a33a:	4604      	mov	r4, r0
 800a33c:	460d      	mov	r5, r1
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4640      	mov	r0, r8
 800a344:	4649      	mov	r1, r9
 800a346:	f7f6 f957 	bl	80005f8 <__aeabi_dmul>
 800a34a:	2200      	movs	r2, #0
 800a34c:	e9cd 0100 	strd	r0, r1, [sp]
 800a350:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a354:	4620      	mov	r0, r4
 800a356:	4629      	mov	r1, r5
 800a358:	f7f5 ff96 	bl	8000288 <__aeabi_dsub>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a364:	f7f6 fa72 	bl	800084c <__aeabi_ddiv>
 800a368:	4632      	mov	r2, r6
 800a36a:	4604      	mov	r4, r0
 800a36c:	460d      	mov	r5, r1
 800a36e:	463b      	mov	r3, r7
 800a370:	4640      	mov	r0, r8
 800a372:	4649      	mov	r1, r9
 800a374:	f7f6 f940 	bl	80005f8 <__aeabi_dmul>
 800a378:	4632      	mov	r2, r6
 800a37a:	463b      	mov	r3, r7
 800a37c:	f7f5 ff86 	bl	800028c <__adddf3>
 800a380:	4602      	mov	r2, r0
 800a382:	460b      	mov	r3, r1
 800a384:	4620      	mov	r0, r4
 800a386:	4629      	mov	r1, r5
 800a388:	f7f5 ff7e 	bl	8000288 <__aeabi_dsub>
 800a38c:	4642      	mov	r2, r8
 800a38e:	464b      	mov	r3, r9
 800a390:	f7f5 ff7a 	bl	8000288 <__aeabi_dsub>
 800a394:	460b      	mov	r3, r1
 800a396:	4602      	mov	r2, r0
 800a398:	492d      	ldr	r1, [pc, #180]	@ (800a450 <__ieee754_pow+0xa88>)
 800a39a:	2000      	movs	r0, #0
 800a39c:	f7f5 ff74 	bl	8000288 <__aeabi_dsub>
 800a3a0:	ec41 0b10 	vmov	d0, r0, r1
 800a3a4:	ee10 3a90 	vmov	r3, s1
 800a3a8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a3ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3b0:	da0b      	bge.n	800a3ca <__ieee754_pow+0xa02>
 800a3b2:	4650      	mov	r0, sl
 800a3b4:	f000 f854 	bl	800a460 <scalbn>
 800a3b8:	ec51 0b10 	vmov	r0, r1, d0
 800a3bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3c0:	f7ff bb6d 	b.w	8009a9e <__ieee754_pow+0xd6>
 800a3c4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a3c8:	e73a      	b.n	800a240 <__ieee754_pow+0x878>
 800a3ca:	ec51 0b10 	vmov	r0, r1, d0
 800a3ce:	4619      	mov	r1, r3
 800a3d0:	e7f4      	b.n	800a3bc <__ieee754_pow+0x9f4>
 800a3d2:	491f      	ldr	r1, [pc, #124]	@ (800a450 <__ieee754_pow+0xa88>)
 800a3d4:	2000      	movs	r0, #0
 800a3d6:	f7ff bb14 	b.w	8009a02 <__ieee754_pow+0x3a>
 800a3da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3de:	f7ff bb10 	b.w	8009a02 <__ieee754_pow+0x3a>
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	f7ff bb0c 	b.w	8009a02 <__ieee754_pow+0x3a>
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	f7ff bb69 	b.w	8009ac2 <__ieee754_pow+0xfa>
 800a3f0:	2400      	movs	r4, #0
 800a3f2:	f7ff bb4b 	b.w	8009a8c <__ieee754_pow+0xc4>
 800a3f6:	bf00      	nop
 800a3f8:	00000000 	.word	0x00000000
 800a3fc:	3fe62e43 	.word	0x3fe62e43
 800a400:	fefa39ef 	.word	0xfefa39ef
 800a404:	3fe62e42 	.word	0x3fe62e42
 800a408:	0ca86c39 	.word	0x0ca86c39
 800a40c:	be205c61 	.word	0xbe205c61
 800a410:	72bea4d0 	.word	0x72bea4d0
 800a414:	3e663769 	.word	0x3e663769
 800a418:	c5d26bf1 	.word	0xc5d26bf1
 800a41c:	3ebbbd41 	.word	0x3ebbbd41
 800a420:	af25de2c 	.word	0xaf25de2c
 800a424:	3f11566a 	.word	0x3f11566a
 800a428:	16bebd93 	.word	0x16bebd93
 800a42c:	3f66c16c 	.word	0x3f66c16c
 800a430:	5555553e 	.word	0x5555553e
 800a434:	3fc55555 	.word	0x3fc55555
 800a438:	40900000 	.word	0x40900000
 800a43c:	4090cbff 	.word	0x4090cbff
 800a440:	3f6f3400 	.word	0x3f6f3400
 800a444:	4090cc00 	.word	0x4090cc00
 800a448:	3fe00000 	.word	0x3fe00000
 800a44c:	fff00000 	.word	0xfff00000
 800a450:	3ff00000 	.word	0x3ff00000
 800a454:	652b82fe 	.word	0x652b82fe
 800a458:	3c971547 	.word	0x3c971547
 800a45c:	00000000 	.word	0x00000000

0800a460 <scalbn>:
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	ec55 4b10 	vmov	r4, r5, d0
 800a466:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a46a:	4606      	mov	r6, r0
 800a46c:	462b      	mov	r3, r5
 800a46e:	b991      	cbnz	r1, 800a496 <scalbn+0x36>
 800a470:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a474:	4323      	orrs	r3, r4
 800a476:	d03b      	beq.n	800a4f0 <scalbn+0x90>
 800a478:	4b33      	ldr	r3, [pc, #204]	@ (800a548 <scalbn+0xe8>)
 800a47a:	4620      	mov	r0, r4
 800a47c:	4629      	mov	r1, r5
 800a47e:	2200      	movs	r2, #0
 800a480:	f7f6 f8ba 	bl	80005f8 <__aeabi_dmul>
 800a484:	4b31      	ldr	r3, [pc, #196]	@ (800a54c <scalbn+0xec>)
 800a486:	429e      	cmp	r6, r3
 800a488:	4604      	mov	r4, r0
 800a48a:	460d      	mov	r5, r1
 800a48c:	da0f      	bge.n	800a4ae <scalbn+0x4e>
 800a48e:	a326      	add	r3, pc, #152	@ (adr r3, 800a528 <scalbn+0xc8>)
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	e01e      	b.n	800a4d4 <scalbn+0x74>
 800a496:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a49a:	4291      	cmp	r1, r2
 800a49c:	d10b      	bne.n	800a4b6 <scalbn+0x56>
 800a49e:	4622      	mov	r2, r4
 800a4a0:	4620      	mov	r0, r4
 800a4a2:	4629      	mov	r1, r5
 800a4a4:	f7f5 fef2 	bl	800028c <__adddf3>
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	460d      	mov	r5, r1
 800a4ac:	e020      	b.n	800a4f0 <scalbn+0x90>
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a4b4:	3936      	subs	r1, #54	@ 0x36
 800a4b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a4ba:	4296      	cmp	r6, r2
 800a4bc:	dd0d      	ble.n	800a4da <scalbn+0x7a>
 800a4be:	2d00      	cmp	r5, #0
 800a4c0:	a11b      	add	r1, pc, #108	@ (adr r1, 800a530 <scalbn+0xd0>)
 800a4c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4c6:	da02      	bge.n	800a4ce <scalbn+0x6e>
 800a4c8:	a11b      	add	r1, pc, #108	@ (adr r1, 800a538 <scalbn+0xd8>)
 800a4ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4ce:	a318      	add	r3, pc, #96	@ (adr r3, 800a530 <scalbn+0xd0>)
 800a4d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d4:	f7f6 f890 	bl	80005f8 <__aeabi_dmul>
 800a4d8:	e7e6      	b.n	800a4a8 <scalbn+0x48>
 800a4da:	1872      	adds	r2, r6, r1
 800a4dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a4e0:	428a      	cmp	r2, r1
 800a4e2:	dcec      	bgt.n	800a4be <scalbn+0x5e>
 800a4e4:	2a00      	cmp	r2, #0
 800a4e6:	dd06      	ble.n	800a4f6 <scalbn+0x96>
 800a4e8:	f36f 531e 	bfc	r3, #20, #11
 800a4ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a4f0:	ec45 4b10 	vmov	d0, r4, r5
 800a4f4:	bd70      	pop	{r4, r5, r6, pc}
 800a4f6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a4fa:	da08      	bge.n	800a50e <scalbn+0xae>
 800a4fc:	2d00      	cmp	r5, #0
 800a4fe:	a10a      	add	r1, pc, #40	@ (adr r1, 800a528 <scalbn+0xc8>)
 800a500:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a504:	dac3      	bge.n	800a48e <scalbn+0x2e>
 800a506:	a10e      	add	r1, pc, #56	@ (adr r1, 800a540 <scalbn+0xe0>)
 800a508:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a50c:	e7bf      	b.n	800a48e <scalbn+0x2e>
 800a50e:	3236      	adds	r2, #54	@ 0x36
 800a510:	f36f 531e 	bfc	r3, #20, #11
 800a514:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a518:	4620      	mov	r0, r4
 800a51a:	4b0d      	ldr	r3, [pc, #52]	@ (800a550 <scalbn+0xf0>)
 800a51c:	4629      	mov	r1, r5
 800a51e:	2200      	movs	r2, #0
 800a520:	e7d8      	b.n	800a4d4 <scalbn+0x74>
 800a522:	bf00      	nop
 800a524:	f3af 8000 	nop.w
 800a528:	c2f8f359 	.word	0xc2f8f359
 800a52c:	01a56e1f 	.word	0x01a56e1f
 800a530:	8800759c 	.word	0x8800759c
 800a534:	7e37e43c 	.word	0x7e37e43c
 800a538:	8800759c 	.word	0x8800759c
 800a53c:	fe37e43c 	.word	0xfe37e43c
 800a540:	c2f8f359 	.word	0xc2f8f359
 800a544:	81a56e1f 	.word	0x81a56e1f
 800a548:	43500000 	.word	0x43500000
 800a54c:	ffff3cb0 	.word	0xffff3cb0
 800a550:	3c900000 	.word	0x3c900000

0800a554 <with_errno>:
 800a554:	b510      	push	{r4, lr}
 800a556:	ed2d 8b02 	vpush	{d8}
 800a55a:	eeb0 8a40 	vmov.f32	s16, s0
 800a55e:	eef0 8a60 	vmov.f32	s17, s1
 800a562:	4604      	mov	r4, r0
 800a564:	f7fc ff26 	bl	80073b4 <__errno>
 800a568:	eeb0 0a48 	vmov.f32	s0, s16
 800a56c:	eef0 0a68 	vmov.f32	s1, s17
 800a570:	ecbd 8b02 	vpop	{d8}
 800a574:	6004      	str	r4, [r0, #0]
 800a576:	bd10      	pop	{r4, pc}

0800a578 <xflow>:
 800a578:	4603      	mov	r3, r0
 800a57a:	b507      	push	{r0, r1, r2, lr}
 800a57c:	ec51 0b10 	vmov	r0, r1, d0
 800a580:	b183      	cbz	r3, 800a5a4 <xflow+0x2c>
 800a582:	4602      	mov	r2, r0
 800a584:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a588:	e9cd 2300 	strd	r2, r3, [sp]
 800a58c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a590:	f7f6 f832 	bl	80005f8 <__aeabi_dmul>
 800a594:	ec41 0b10 	vmov	d0, r0, r1
 800a598:	2022      	movs	r0, #34	@ 0x22
 800a59a:	b003      	add	sp, #12
 800a59c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5a0:	f7ff bfd8 	b.w	800a554 <with_errno>
 800a5a4:	4602      	mov	r2, r0
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	e7ee      	b.n	800a588 <xflow+0x10>
 800a5aa:	0000      	movs	r0, r0
 800a5ac:	0000      	movs	r0, r0
	...

0800a5b0 <__math_uflow>:
 800a5b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a5b8 <__math_uflow+0x8>
 800a5b4:	f7ff bfe0 	b.w	800a578 <xflow>
 800a5b8:	00000000 	.word	0x00000000
 800a5bc:	10000000 	.word	0x10000000

0800a5c0 <__math_oflow>:
 800a5c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a5c8 <__math_oflow+0x8>
 800a5c4:	f7ff bfd8 	b.w	800a578 <xflow>
 800a5c8:	00000000 	.word	0x00000000
 800a5cc:	70000000 	.word	0x70000000

0800a5d0 <_init>:
 800a5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d2:	bf00      	nop
 800a5d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5d6:	bc08      	pop	{r3}
 800a5d8:	469e      	mov	lr, r3
 800a5da:	4770      	bx	lr

0800a5dc <_fini>:
 800a5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5de:	bf00      	nop
 800a5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5e2:	bc08      	pop	{r3}
 800a5e4:	469e      	mov	lr, r3
 800a5e6:	4770      	bx	lr
