#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 27 20:01:49 2024
# Process ID: 17896
# Current directory: E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16728 E:\ZEYI\FPGA\K7\K325T\v231\6_top_sd_rw\prj\top_sd_rw.xpr
# Log file: E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/vivado.log
# Journal file: E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj\vivado.jou
# Running On: DESKTOP-ND6K090, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 68641 MB
#-----------------------------------------------------------
start_gui
open_project E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.xpr
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_NUM_OF_PROBES {8} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {16} \
  CONFIG.C_PROBE4_WIDTH {16} \
  CONFIG.C_PROBE5_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 16
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.ip_user_files/sim_scripts -ip_user_files_dir E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.ip_user_files -ipstatic_source_dir E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.cache/compile_simlib/modelsim} {questa=E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.cache/compile_simlib/questa} {riviera=E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.cache/compile_simlib/riviera} {activehdl=E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.runs/impl_1/top_sd_rw.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"your_instance_name"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"your_instance_name"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {wr_start_en} }
export_ip_user_files -of_objects  [get_files e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0/ila_0.xci
file delete -force e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.srcs/sources_1/ip/ila_0
file delete -force e:/ZEYI/FPGA/K7/K325T/v231/6_top_sd_rw/prj/top_sd_rw.gen/sources_1/ip/ila_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
