// Seed: 296645777
module module_0 (
    input wor id_0
    , id_22,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wand id_7,
    input tri0 id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input wire id_14,
    input tri1 id_15,
    input wire id_16,
    output wire id_17,
    input supply1 id_18,
    output tri1 id_19,
    input uwire id_20
);
  wire id_23;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input wor id_5,
    output tri id_6,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wand id_16,
    output supply1 id_17,
    input supply0 id_18,
    output tri0 id_19,
    input wand id_20,
    output tri0 id_21
);
  wire id_23, id_24, id_25, id_26;
  module_0(
      id_2,
      id_6,
      id_7,
      id_21,
      id_8,
      id_18,
      id_14,
      id_17,
      id_15,
      id_0,
      id_18,
      id_14,
      id_19,
      id_16,
      id_4,
      id_2,
      id_5,
      id_11,
      id_1,
      id_6,
      id_20
  );
  wire id_27, id_28;
endmodule
