

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Fri Jul 27 00:44:46 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_edge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.50|     12.56|        1.69|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  925201|    1|  925201|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  925200| 3 ~ 1285 |          -|          -|  0 ~ 720 |    no    |
        | + loop_width  |    0|    1282|         4|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
3 --> 
	7  / (!tmp_20_i)
	4  / (tmp_20_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_src_rows_V)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]

 <State 2> : 2.86ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %entry ], [ %i, %3 ]"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast_cast_i = zext i10 %i_i to i11" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%tmp_i = icmp slt i11 %i_cast_cast_i, %p_src_rows_V_read" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 720, i64 0)"
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%i = add i10 %i_i, 1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %1, label %.exit" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 1.99ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_i = phi i11 [ 0, %1 ], [ %j, %"operator>>.exit.i_ifconv" ]"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_cast_cast_i = zext i11 %j_i to i12" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_3 : Operation 31 [1/1] (1.99ns)   --->   "%tmp_20_i = icmp slt i12 %j_cast_cast_i, %p_src_cols_V_read" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1280, i64 0)"
ST_3 : Operation 33 [1/1] (1.63ns)   --->   "%j = add i11 %j_i, 1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i, label %"operator>>.exit.i_ifconv", label %3" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]

 <State 4> : 10.01ns
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_42_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:617->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:621->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_88 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_89 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:624->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_42_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:626->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:656->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1951]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%OP2_V_i_cast_i = zext i8 %tmp_88 to i29" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_4 : Operation 42 [1/1] (6.38ns)   --->   "%r_V_i_i = mul i29 %OP2_V_i_cast_i, 1254096" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 5> : 12.56ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%OP2_V_1_i_cast_i = zext i8 %tmp_89 to i30" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 44 [1/1] (3.36ns)   --->   "%r_V_3_i_i = mul i30 %OP2_V_1_i_cast_i, 2462056" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%OP2_V_2_i_cast_i = zext i8 %tmp_90 to i28" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1475->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 46 [1/1] (3.36ns)   --->   "%r_V = mul i28 %OP2_V_2_i_cast_i, 478150" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1475->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3_i_cast_i = zext i28 %r_V to i29" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 48 [1/1] (3.02ns)   --->   "%p_Val2_12 = add i29 %r_V_i_i, %tmp_3_i_cast_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1_i_cast_i = zext i29 %p_Val2_12 to i30" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 50 [1/1] (3.02ns)   --->   "%r_V_1 = add i30 %r_V_3_i_i, %tmp_1_i_cast_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1477->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_1, i32 22, i32 29)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 21)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_3_i_i_i_i = zext i1 %tmp to i8" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_1, i32 29)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 55 [1/1] (1.91ns)   --->   "%p_Val2_15 = add i8 %p_Val2_14, %tmp_3_i_i_i_i" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_Result_2_i_i_i_i_1 = xor i1 %tmp_85, true" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%not_carry = or i1 %tmp_86, %p_Result_2_i_i_i_i_1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %not_carry, i8 %p_Val2_15, i8 -1" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:408->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_types.h:499->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1478->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1525->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1952]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.63ns
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1950]
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_43_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:641->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:645->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_s)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:648->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_43_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:650->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:662->E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1953]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_41_i)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1954]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1948]

 <State 7> : 0.00ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i_76)" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1955]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_imgproc.h:1947]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specinterface    ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
StgValue_10          (specinterface    ) [ 00000000]
StgValue_11          (specinterface    ) [ 00000000]
StgValue_12          (specinterface    ) [ 00000000]
StgValue_13          (specinterface    ) [ 00000000]
StgValue_14          (specinterface    ) [ 00000000]
StgValue_15          (specinterface    ) [ 00000000]
p_src_cols_V_read    (read             ) [ 00111111]
p_src_rows_V_read    (read             ) [ 00111111]
StgValue_18          (br               ) [ 01111111]
i_i                  (phi              ) [ 00100000]
i_cast_cast_i        (zext             ) [ 00000000]
tmp_i                (icmp             ) [ 00111111]
StgValue_22          (speclooptripcount) [ 00000000]
i                    (add              ) [ 01111111]
StgValue_24          (br               ) [ 00000000]
StgValue_25          (specloopname     ) [ 00000000]
tmp_i_76             (specregionbegin  ) [ 00011111]
StgValue_27          (br               ) [ 00111111]
StgValue_28          (ret              ) [ 00000000]
j_i                  (phi              ) [ 00010000]
j_cast_cast_i        (zext             ) [ 00000000]
tmp_20_i             (icmp             ) [ 00111111]
StgValue_32          (speclooptripcount) [ 00000000]
j                    (add              ) [ 00111111]
StgValue_34          (br               ) [ 00000000]
tmp_42_i             (specregionbegin  ) [ 00000000]
StgValue_36          (specprotocol     ) [ 00000000]
tmp_88               (read             ) [ 00000000]
tmp_89               (read             ) [ 00010100]
tmp_90               (read             ) [ 00010100]
empty                (specregionend    ) [ 00000000]
OP2_V_i_cast_i       (zext             ) [ 00000000]
r_V_i_i              (mul              ) [ 00010100]
OP2_V_1_i_cast_i     (zext             ) [ 00000000]
r_V_3_i_i            (mul              ) [ 00000000]
OP2_V_2_i_cast_i     (zext             ) [ 00000000]
r_V                  (mul              ) [ 00000000]
tmp_3_i_cast_i       (zext             ) [ 00000000]
p_Val2_12            (add              ) [ 00000000]
tmp_1_i_cast_i       (zext             ) [ 00000000]
r_V_1                (add              ) [ 00000000]
p_Val2_14            (partselect       ) [ 00000000]
tmp                  (bitselect        ) [ 00000000]
tmp_3_i_i_i_i        (zext             ) [ 00000000]
tmp_85               (bitselect        ) [ 00000000]
p_Val2_15            (add              ) [ 00000000]
tmp_86               (bitselect        ) [ 00000000]
p_Result_2_i_i_i_i_1 (xor              ) [ 00000000]
not_carry            (or               ) [ 00000000]
p_Val2_s             (select           ) [ 00010010]
StgValue_60          (specloopname     ) [ 00000000]
tmp_41_i             (specregionbegin  ) [ 00000000]
StgValue_62          (specpipeline     ) [ 00000000]
tmp_43_i             (specregionbegin  ) [ 00000000]
StgValue_64          (specprotocol     ) [ 00000000]
StgValue_65          (write            ) [ 00000000]
StgValue_66          (write            ) [ 00000000]
StgValue_67          (write            ) [ 00000000]
empty_77             (specregionend    ) [ 00000000]
empty_78             (specregionend    ) [ 00000000]
StgValue_70          (br               ) [ 00111111]
empty_79             (specregionend    ) [ 00000000]
StgValue_72          (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="p_src_cols_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_src_rows_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_88_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_89_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_90_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_65_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="1"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="StgValue_66_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="1"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_67_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="1"/>
<pin id="151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_cast_cast_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_cast_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="1"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_cast_cast_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_cast_i/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_20_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="2"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="OP2_V_i_cast_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast_i/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="OP2_V_1_i_cast_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i_cast_i/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="OP2_V_2_i_cast_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast_i/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_1_i_cast_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="29" slack="0"/>
<pin id="213" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast_i/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_14_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="30" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="30" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_i_i_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_85_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="30" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_15_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_86_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="0" index="2" bw="4" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_2_i_i_i_i_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2_i_i_i_i_1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="not_carry_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Val2_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="275" class="1007" name="r_V_i_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="29" slack="0"/>
<pin id="278" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_i_i/4 "/>
</bind>
</comp>

<comp id="281" class="1007" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="0"/>
<pin id="284" dir="0" index="2" bw="29" slack="0"/>
<pin id="285" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3_i_i/5 r_V_1/5 "/>
</bind>
</comp>

<comp id="292" class="1007" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="28" slack="0"/>
<pin id="295" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/5 tmp_3_i_cast_i/5 p_Val2_12/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_src_cols_V_read_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="2"/>
<pin id="302" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_src_rows_V_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="1"/>
<pin id="307" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_i_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="314" class="1005" name="i_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_20_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="j_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_89_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_90_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="338" class="1005" name="r_V_i_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="29" slack="1"/>
<pin id="340" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="p_Val2_s_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="96" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="96" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="153" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="153" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="164" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="164" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="110" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="72" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="214" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="230" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="78" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="234" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="82" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="241" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="201" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="205" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="211" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="290"><net_src comp="281" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="297"><net_src comp="208" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="303"><net_src comp="98" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="308"><net_src comp="104" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="313"><net_src comp="175" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="180" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="322"><net_src comp="190" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="195" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="331"><net_src comp="116" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="336"><net_src comp="122" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="341"><net_src comp="275" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="346"><net_src comp="267" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_0_V | {6 }
	Port: p_dst_data_stream_1_V | {6 }
	Port: p_dst_data_stream_2_V | {6 }
 - Input state : 
	Port: CvtColor : p_src_rows_V | {1 }
	Port: CvtColor : p_src_cols_V | {1 }
	Port: CvtColor : p_src_data_stream_0_V | {4 }
	Port: CvtColor : p_src_data_stream_1_V | {4 }
	Port: CvtColor : p_src_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		i_cast_cast_i : 1
		tmp_i : 2
		i : 1
		StgValue_24 : 3
	State 3
		j_cast_cast_i : 1
		tmp_20_i : 2
		j : 1
		StgValue_34 : 3
	State 4
		empty : 1
		r_V_i_i : 1
	State 5
		r_V_3_i_i : 1
		r_V : 1
		tmp_3_i_cast_i : 2
		p_Val2_12 : 3
		tmp_1_i_cast_i : 4
		r_V_1 : 5
		p_Val2_14 : 6
		tmp : 6
		tmp_3_i_i_i_i : 7
		tmp_85 : 6
		p_Val2_15 : 8
		tmp_86 : 9
		p_Result_2_i_i_i_i_1 : 7
		not_carry : 10
		p_Val2_s : 10
	State 6
		empty_77 : 1
		empty_78 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |            i_fu_180           |    0    |    0    |    14   |
|    add   |            j_fu_195           |    0    |    0    |    13   |
|          |        p_Val2_15_fu_241       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |          tmp_i_fu_175         |    0    |    0    |    13   |
|          |        tmp_20_i_fu_190        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        p_Val2_s_fu_267        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |  p_Result_2_i_i_i_i_1_fu_255  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |        not_carry_fu_261       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_281          |    1    |    0    |    0    |
|          |           grp_fu_292          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |         r_V_i_i_fu_275        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  p_src_cols_V_read_read_fu_98 |    0    |    0    |    0    |
|          | p_src_rows_V_read_read_fu_104 |    0    |    0    |    0    |
|   read   |       tmp_88_read_fu_110      |    0    |    0    |    0    |
|          |       tmp_89_read_fu_116      |    0    |    0    |    0    |
|          |       tmp_90_read_fu_122      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    StgValue_65_write_fu_128   |    0    |    0    |    0    |
|   write  |    StgValue_66_write_fu_135   |    0    |    0    |    0    |
|          |    StgValue_67_write_fu_142   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      i_cast_cast_i_fu_171     |    0    |    0    |    0    |
|          |      j_cast_cast_i_fu_186     |    0    |    0    |    0    |
|          |     OP2_V_i_cast_i_fu_201     |    0    |    0    |    0    |
|   zext   |    OP2_V_1_i_cast_i_fu_205    |    0    |    0    |    0    |
|          |    OP2_V_2_i_cast_i_fu_208    |    0    |    0    |    0    |
|          |     tmp_1_i_cast_i_fu_211     |    0    |    0    |    0    |
|          |      tmp_3_i_i_i_i_fu_230     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        p_Val2_14_fu_214       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_223          |    0    |    0    |    0    |
| bitselect|         tmp_85_fu_234         |    0    |    0    |    0    |
|          |         tmp_86_fu_247         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |    0    |    80   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_i_reg_149       |   10   |
|        i_reg_314        |   10   |
|       j_i_reg_160       |   11   |
|        j_reg_323        |   11   |
|     p_Val2_s_reg_343    |    8   |
|p_src_cols_V_read_reg_300|   12   |
|p_src_rows_V_read_reg_305|   11   |
|     r_V_i_i_reg_338     |   29   |
|     tmp_20_i_reg_319    |    1   |
|      tmp_89_reg_328     |    8   |
|      tmp_90_reg_333     |    8   |
|      tmp_i_reg_310      |    1   |
+-------------------------+--------+
|          Total          |   120  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_292 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   120  |   89   |
+-----------+--------+--------+--------+--------+
