<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>DC GBVA</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DC GBVA, Data Cache set Allocation Tag block by VA</h1><p>The DC GBVA characteristics are:</p><h2>Purpose</h2>
        <p>Write a value to the Allocation Tags of a naturally aligned block of N bytes, where the size of N is identified in <a href="AArch64-dczid_el0.html">DCZID_EL0</a>.TBS. The Allocation Tag used is determined by the input address.</p>

      
        <div class="note"><span class="note-header">Note</span><p>This writes tags whether they are in part of a data cache or a separate tag cache.</p></div>
      <h2>Configuration</h2><p>This instruction is present only when FEAT_MTETC is implemented. Otherwise, direct accesses to DC GBVA are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>DC GBVA is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">VA</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_0">VA</a></td></tr></tbody></table><h4 id="fieldset_0-63_0">VA, bits [63:0]</h4><div class="field">
      <p>Virtual address to use. There is no alignment restriction on the address within the block of N bytes that is used.</p>
    </div><div class="access_mechanisms"><h2>Executing DC GBVA</h2>
        <p>When this instruction is executed, it can generate memory faults or watchpoints which are prioritized in the same way as other memory-related faults or watchpoints. If a synchronous Data Abort fault or a watchpoint is generated, the CM bit in the <span class="xref">ESR_ELx</span>.ISS field is not set.</p>

      
        <p>A DC GBVA instruction to any type of Device memory is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> between:</p>

      
        <ul>
<li>Not modifying Allocation tags at the specified addresses.
</li><li>Generating an Alignment Fault determined by the memory type.
</li></ul>

      
        <p>This instruction applies to Normal memory regardless of cacheability attributes.</p>

      
        <p>This instruction behaves as a set of stores to each Allocation Tag within the block being accessed, and so it:</p>

      
        <ul>
<li>Generates a Permission fault if the translation system does not permit writes to the locations.
</li><li>Requires the same considerations for ordering and the management of coherency as any other store instructions.
</li></ul>

      
        <p>This system instruction is an alias of the SYS instruction.</p>
      <p>Accesses to this instruction use the following encodings in the System instruction encoding space:</p><div><h4 class="assembler">DC GBVA, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b011</td><td>0b0111</td><td>0b0100</td><td>0b111</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_MTETC) then
    Undefined();
elsif PSTATE.EL == EL0 then
    if !ELIsInHost(EL0) &amp;&amp; SCTLR_EL1().DZE == '0' then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; HCR_EL2().TDZ == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELIsInHost(EL0) &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn2 == '1') &amp;&amp; HFGITR2_EL2().DCGBVA == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif ELIsInHost(EL0) &amp;&amp; SCTLR_EL2().DZE == '0' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        AArch64_MemZero(X{64}(t), CacheType_TagWrite);
    end;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2().TDZ == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3().FGTEn2 == '1') &amp;&amp; HFGITR2_EL2().DCGBVA == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        AArch64_MemZero(X{64}(t), CacheType_TagWrite);
    end;
elsif PSTATE.EL == EL2 then
    AArch64_MemZero(X{64}(t), CacheType_TagWrite);
elsif PSTATE.EL == EL3 then
    AArch64_MemZero(X{64}(t), CacheType_TagWrite);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
