#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  4 10:41:08 2020
# Process ID: 7388
# Current directory: E:/CKiller24/CKiller24.runs/synth_1
# Command line: vivado.exe -log RegisterFile.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RegisterFile.tcl
# Log file: E:/CKiller24/CKiller24.runs/synth_1/RegisterFile.vds
# Journal file: E:/CKiller24/CKiller24.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RegisterFile.tcl -notrace
Command: synth_design -top RegisterFile -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 735.730 ; gain = 177.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/CKiller24/CKiller24.srcs/sources_1/new/RegisterFile.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DEC8_1' [E:/CKiller24/CKiller24.srcs/sources_1/new/DEC8_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DEC8_1' (1#1) [E:/CKiller24/CKiller24.srcs/sources_1/new/DEC8_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Reg' [E:/CKiller24/CKiller24.srcs/sources_1/new/Reg.vhd:41]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [E:/CKiller24/CKiller24.srcs/sources_1/new/Reg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Reg' (2#1) [E:/CKiller24/CKiller24.srcs/sources_1/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (3#1) [E:/CKiller24/CKiller24.srcs/sources_1/new/RegisterFile.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 799.371 ; gain = 241.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 799.371 ; gain = 241.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 799.371 ; gain = 241.609
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[0]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[1]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[2]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaRed[3]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[0]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[1]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[2]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaGreen[3]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[0]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[1]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[2]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vgaBlue[3]'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Hsync'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vsync'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_C'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_D'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_C'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_D'. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/lab3VgaKeyboard/lab3VgaKeyboard.srcs/constrs_1/imports/Keyboard/Keyboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RegisterFile_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RegisterFile_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 904.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DEC8_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ad/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 904.828 ; gain = 347.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT4  |     8|
|3     |LUT6  |    16|
|4     |MUXF7 |     8|
|5     |FDRE  |    64|
|6     |IBUF  |    13|
|7     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   118|
|2     |  r0     |Reg    |     9|
|3     |  r1     |Reg_0  |     9|
|4     |  r2     |Reg_1  |     9|
|5     |  r3     |Reg_2  |    25|
|6     |  r4     |Reg_3  |     9|
|7     |  r5     |Reg_4  |     9|
|8     |  r6     |Reg_5  |     9|
|9     |  sp     |Reg_6  |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 919.453 ; gain = 256.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 919.453 ; gain = 361.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 20 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 936.563 ; gain = 635.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.563 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CKiller24/CKiller24.runs/synth_1/RegisterFile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RegisterFile_utilization_synth.rpt -pb RegisterFile_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 10:41:57 2020...
