Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 12:01:31 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_21_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Divide_impl_instance/w3_d1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Divide_impl_instance/w2_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.111ns (32.175%)  route 2.342ns (67.825%))
  Logic Levels:           10  (CARRY8=4 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 7.047 - 4.000 ) 
    Source Clock Delay      (SCD):    3.608ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 1.382ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.308ns (routing 1.256ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=15388, routed)       2.577     3.608    Divide_impl_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X154Y148       FDRE                                         r  Divide_impl_instance/w3_d1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.686 r  Divide_impl_instance/w3_d1_reg[24]/Q
                         net (fo=10, routed)          0.344     4.030    Divide_impl_instance/w3pad[25]
    SLICE_X156Y150       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.175 r  Divide_impl_instance/g0_b1__5/O
                         net (fo=5, routed)           0.025     4.200    Divide_impl_instance/SelFunctionTable3/fY_d7_reg[22]_1
    SLICE_X156Y150       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     4.269 r  Divide_impl_instance/SelFunctionTable3/q3_d2_reg[1]_srl2_i_1/O
                         net (fo=146, routed)         0.522     4.791    Divide_impl_instance/SelFunctionTable3_n_1
    SLICE_X154Y144       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.939 r  Divide_impl_instance/w2_d1[25]_i_49/O
                         net (fo=2, routed)           0.391     5.330    Divide_impl_instance/w2_d1[25]_i_49_n_0
    SLICE_X156Y145       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     5.367 r  Divide_impl_instance/w2_d1[25]_i_57/O
                         net (fo=1, routed)           0.016     5.383    Divide_impl_instance/w2_d1[25]_i_57_n_0
    SLICE_X156Y145       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.573 r  Divide_impl_instance/w2_d1_reg[25]_i_31/CO[7]
                         net (fo=1, routed)           0.026     5.599    Divide_impl_instance/w2_d1_reg[25]_i_31_n_0
    SLICE_X156Y146       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.666 r  Divide_impl_instance/w2_d1_reg[28]_i_8/O[2]
                         net (fo=4, routed)           0.393     6.059    Divide_impl_instance/p_8_out[18]
    SLICE_X154Y145       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     6.169 f  Divide_impl_instance/w2_d1[25]_i_27/O
                         net (fo=2, routed)           0.222     6.391    Divide_impl_instance/w2_d1[25]_i_27_n_0
    SLICE_X154Y145       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     6.481 r  Divide_impl_instance/w2_d1[25]_i_6/O
                         net (fo=1, routed)           0.352     6.833    Divide_impl_instance/w2_d1[25]_i_6_n_0
    SLICE_X155Y145       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101     6.934 r  Divide_impl_instance/w2_d1_reg[25]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.960    Divide_impl_instance/w2_d1_reg[25]_i_1_n_0
    SLICE_X155Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.036 r  Divide_impl_instance/w2_d1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.025     7.061    Divide_impl_instance/w2[27]
    SLICE_X155Y146       FDRE                                         r  Divide_impl_instance/w2_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=15388, routed)       2.308     7.047    Divide_impl_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y146       FDRE                                         r  Divide_impl_instance/w2_d1_reg[27]/C
                         clock pessimism              0.485     7.532    
                         clock uncertainty           -0.035     7.496    
    SLICE_X155Y146       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.521    Divide_impl_instance/w2_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.460    




