

================================================================
== Vivado HLS Report for 'FFT053'
================================================================
* Date:           Tue Dec 29 12:29:52 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        SpecAnalv2
* Solution:       soln_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_label1  |       31|       31|        17|          1|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    302|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    1802|   3624|    -|
|Memory           |        0|      -|      64|     16|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        4|      -|     898|     67|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     24|    2764|   4084|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     10|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ncud_U11  |FFT_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ncud_U14  |FFT_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ncud_U15  |FFT_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32ndEe_U16  |FFT_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ndEe_U17  |FFT_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ndEe_U18  |FFT_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32ndEe_U19  |FFT_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32nbkb_U10  |FFT_fsub_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32nbkb_U12  |FFT_fsub_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32nbkb_U13  |FFT_fsub_32ns_32nbkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     24| 1802| 3624|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |W_M_imag61_U  |FFT053_W_M_imag61  |        0|  32|   8|    0|    16|   32|     1|          512|
    |W_M_real65_U  |FFT053_W_M_real65  |        0|  32|   8|    0|    16|   32|     1|          512|
    +--------------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                   |        0|  64|  16|    0|    32|   64|     2|         1024|
    +--------------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Llimit_fu_279_p2             |     +    |      0|  0|  39|           1|          32|
    |Ulimit_fu_273_p2             |     +    |      0|  0|  39|          32|          32|
    |butterfly_pass_fu_317_p2     |     +    |      0|  0|  39|           1|          32|
    |butterfly_span_fu_305_p2     |     +    |      0|  0|  39|           1|          32|
    |i_fu_255_p2                  |     +    |      0|  0|  15|           5|           1|
    |icmp_ln53_fu_249_p2          |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln63_fu_311_p2          |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |butterfly_pass_10_fu_339_p3  |  select  |      0|  0|  32|           1|          32|
    |butterfly_pass_9_fu_323_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln61_fu_331_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1      |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 302|          84|         239|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16    |   9|          2|    1|          2|
    |butterfly_pass_0_i_reg_187  |   9|          2|   32|         64|
    |butterfly_span_0_i_reg_176  |   9|          2|   32|         64|
    |i_0_i_reg_198               |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   73|        148|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Product_M_imag_reg_468         |  32|   0|   32|          0|
    |Product_M_real_reg_462         |  32|   0|   32|          0|
    |Ulimit_reg_361                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9        |   1|   0|    1|          0|
    |butterfly_pass_0_i_reg_187     |  32|   0|   32|          0|
    |butterfly_span_0_i_reg_176     |  32|   0|   32|          0|
    |complex_M_imag_writ_5_reg_501  |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_491    |  32|   0|   32|          0|
    |complex_M_real_writ_5_reg_496  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_486    |  32|   0|   32|          0|
    |i_0_i_reg_198                  |   5|   0|    5|          0|
    |icmp_ln53_reg_352              |   1|   0|    1|          0|
    |p_r_M_imag_5_reg_480           |  32|   0|   32|          0|
    |p_r_M_imag_reg_408             |  32|   0|   32|          0|
    |p_r_M_real_5_reg_474           |  32|   0|   32|          0|
    |p_r_M_real_reg_402             |  32|   0|   32|          0|
    |p_t_imag_reg_420               |  32|   0|   32|          0|
    |p_t_real_reg_414               |  32|   0|   32|          0|
    |sext_ln58_5_reg_376            |  64|   0|   64|          0|
    |sext_ln59_reg_446              |  64|   0|   64|          0|
    |tmp_3_i_i_i_reg_431            |  32|   0|   32|          0|
    |tmp_5_i_i_i_reg_436            |  32|   0|   32|          0|
    |tmp_6_i_i_i_reg_441            |  32|   0|   32|          0|
    |tmp_i_i_i_reg_426              |  32|   0|   32|          0|
    |Ulimit_reg_361                 |  64|  32|   32|          0|
    |icmp_ln53_reg_352              |  64|  32|    1|          0|
    |sext_ln58_5_reg_376            |   4|   2|   64|          0|
    |sext_ln59_reg_446              |   3|   1|   64|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 898|  67|  924|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      FFT053      | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      FFT053      | return value |
|data_IN_M_real_address0    | out |    5|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_ce0         | out |    1|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_q0          |  in |   32|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_address1    | out |    5|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_ce1         | out |    1|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_real_q1          |  in |   32|  ap_memory |  data_IN_M_real  |     array    |
|data_IN_M_imag_address0    | out |    5|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_ce0         | out |    1|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_q0          |  in |   32|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_address1    | out |    5|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_ce1         | out |    1|  ap_memory |  data_IN_M_imag  |     array    |
|data_IN_M_imag_q1          |  in |   32|  ap_memory |  data_IN_M_imag  |     array    |
|data_OUT1_M_imag_address0  | out |    5|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_ce0       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_we0       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_d0        | out |   32|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_address1  | out |    5|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_ce1       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_we1       | out |    1|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_imag_d1        | out |   32|  ap_memory | data_OUT1_M_imag |     array    |
|data_OUT1_M_real_address0  | out |    5|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_ce0       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_we0       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_d0        | out |   32|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_address1  | out |    5|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_ce1       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_we1       | out |    1|  ap_memory | data_OUT1_M_real |     array    |
|data_OUT1_M_real_d1        | out |   32|  ap_memory | data_OUT1_M_real |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.35>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%butterfly_span_0_i = phi i32 [ 0, %entry ], [ %select_ln61, %FFT_label1 ]" [teach-fpga/01-fft/vhls/fixed/fft.cpp:61]   --->   Operation 21 'phi' 'butterfly_span_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%butterfly_pass_0_i = phi i32 [ 0, %entry ], [ %butterfly_pass_10, %FFT_label1 ]"   --->   Operation 22 'phi' 'butterfly_pass_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %entry ], [ %i, %FFT_label1 ]"   --->   Operation 23 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln53 = icmp eq i5 %i_0_i, -16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 24 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%i = add i5 %i_0_i, 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %FFT053.exit, label %FFT_label1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%index = shl i32 %butterfly_span_0_i, 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:55]   --->   Operation 28 'shl' 'index' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%shl_ln56 = shl i32 %butterfly_pass_0_i, 1" [teach-fpga/01-fft/vhls/fixed/fft.cpp:56]   --->   Operation 29 'shl' 'shl_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.55ns) (out node of the LUT)   --->   "%Ulimit = add nsw i32 %butterfly_span_0_i, %shl_ln56" [teach-fpga/01-fft/vhls/fixed/fft.cpp:56]   --->   Operation 30 'add' 'Ulimit' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%Llimit = add nsw i32 1, %Ulimit" [teach-fpga/01-fft/vhls/fixed/fft.cpp:57]   --->   Operation 31 'add' 'Llimit' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %index to i64" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 32 'sext' 'sext_ln58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%W_M_real65_addr = getelementptr [16 x float]* @W_M_real65, i64 0, i64 %sext_ln58" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 33 'getelementptr' 'W_M_real65_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%W_M_imag61_addr = getelementptr [16 x float]* @W_M_imag61, i64 0, i64 %sext_ln58" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 34 'getelementptr' 'W_M_imag61_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i32 %Llimit to i64" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 35 'sext' 'sext_ln58_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln58_5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 36 'getelementptr' 'data_IN_M_real_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln58_5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 37 'getelementptr' 'data_IN_M_imag_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real65_addr, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 38 'load' 'p_r_M_real' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag61_addr, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 39 'load' 'p_r_M_imag' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 40 'load' 'p_t_real' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 41 'load' 'p_t_imag' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %butterfly_span_0_i, i32 31)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:61]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%butterfly_span = add nsw i32 1, %butterfly_span_0_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:62]   --->   Operation 43 'add' 'butterfly_span' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp slt i32 %butterfly_pass_0_i, 15" [teach-fpga/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 44 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln53)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%butterfly_pass = add nsw i32 1, %butterfly_pass_0_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:64]   --->   Operation 45 'add' 'butterfly_pass' <Predicate = (!icmp_ln53)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_10)   --->   "%butterfly_pass_9 = select i1 %icmp_ln63, i32 %butterfly_pass, i32 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:63]   --->   Operation 46 'select' 'butterfly_pass_9' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %tmp, i32 %butterfly_span, i32 0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:61]   --->   Operation 47 'select' 'select_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.69ns) (out node of the LUT)   --->   "%butterfly_pass_10 = select i1 %tmp, i32 %butterfly_pass_0_i, i32 %butterfly_pass_9" [teach-fpga/01-fft/vhls/fixed/fft.cpp:61]   --->   Operation 48 'select' 'butterfly_pass_10' <Predicate = (!icmp_ln53)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%p_r_M_real = load float* %W_M_real65_addr, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 49 'load' 'p_r_M_real' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%p_r_M_imag = load float* %W_M_imag61_addr, align 16" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 50 'load' 'p_r_M_imag' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%p_t_real = load float* %data_IN_M_real_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 51 'load' 'p_t_real' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%p_t_imag = load float* %data_IN_M_imag_addr, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 52 'load' 'p_t_imag' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 53 [4/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 53 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [4/4] (5.70ns)   --->   "%tmp_3_i_i_i = fmul float %p_r_M_imag, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 54 'fmul' 'tmp_3_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [4/4] (5.70ns)   --->   "%tmp_5_i_i_i = fmul float %p_r_M_imag, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 55 'fmul' 'tmp_5_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [4/4] (5.70ns)   --->   "%tmp_6_i_i_i = fmul float %p_r_M_real, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 56 'fmul' 'tmp_6_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 57 [3/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 57 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [3/4] (5.70ns)   --->   "%tmp_3_i_i_i = fmul float %p_r_M_imag, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 58 'fmul' 'tmp_3_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [3/4] (5.70ns)   --->   "%tmp_5_i_i_i = fmul float %p_r_M_imag, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 59 'fmul' 'tmp_5_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [3/4] (5.70ns)   --->   "%tmp_6_i_i_i = fmul float %p_r_M_real, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 60 'fmul' 'tmp_6_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 61 [2/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 61 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/4] (5.70ns)   --->   "%tmp_3_i_i_i = fmul float %p_r_M_imag, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 62 'fmul' 'tmp_3_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/4] (5.70ns)   --->   "%tmp_5_i_i_i = fmul float %p_r_M_imag, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 63 'fmul' 'tmp_5_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [2/4] (5.70ns)   --->   "%tmp_6_i_i_i = fmul float %p_r_M_real, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 64 'fmul' 'tmp_6_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 65 [1/4] (5.70ns)   --->   "%tmp_i_i_i = fmul float %p_r_M_real, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 65 'fmul' 'tmp_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/4] (5.70ns)   --->   "%tmp_3_i_i_i = fmul float %p_r_M_imag, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 66 'fmul' 'tmp_3_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/4] (5.70ns)   --->   "%tmp_5_i_i_i = fmul float %p_r_M_imag, %p_t_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 67 'fmul' 'tmp_5_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/4] (5.70ns)   --->   "%tmp_6_i_i_i = fmul float %p_r_M_real, %p_t_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 68 'fmul' 'tmp_6_i_i_i' <Predicate = (!icmp_ln53)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 69 [5/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i_i, %tmp_3_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 69 'fsub' 'Product_M_real' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [5/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i_i, %tmp_6_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 70 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 71 [4/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i_i, %tmp_3_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 71 'fsub' 'Product_M_real' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [4/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i_i, %tmp_6_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 72 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 73 [3/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i_i, %tmp_3_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 73 'fsub' 'Product_M_real' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [3/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i_i, %tmp_6_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 74 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 75 [2/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i_i, %tmp_3_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 75 'fsub' 'Product_M_real' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [2/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i_i, %tmp_6_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 76 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i32 %Ulimit to i64" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 77 'sext' 'sext_ln59' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%data_IN_M_real_addr_1 = getelementptr [32 x float]* %data_IN_M_real, i64 0, i64 %sext_ln59" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 78 'getelementptr' 'data_IN_M_real_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%data_IN_M_imag_addr_1 = getelementptr [32 x float]* %data_IN_M_imag, i64 0, i64 %sext_ln59" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 79 'getelementptr' 'data_IN_M_imag_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 80 [2/2] (3.25ns)   --->   "%p_r_M_real_5 = load float* %data_IN_M_real_addr_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 80 'load' 'p_r_M_real_5' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 81 [2/2] (3.25ns)   --->   "%p_r_M_imag_5 = load float* %data_IN_M_imag_addr_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 81 'load' 'p_r_M_imag_5' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 82 [1/5] (7.25ns)   --->   "%Product_M_real = fsub float %tmp_i_i_i, %tmp_3_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 82 'fsub' 'Product_M_real' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/5] (7.25ns)   --->   "%Product_M_imag = fadd float %tmp_5_i_i_i, %tmp_6_i_i_i" [teach-fpga/01-fft/vhls/fixed/fft.cpp:58]   --->   Operation 83 'fadd' 'Product_M_imag' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/2] (3.25ns)   --->   "%p_r_M_real_5 = load float* %data_IN_M_real_addr_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 84 'load' 'p_r_M_real_5' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 85 [1/2] (3.25ns)   --->   "%p_r_M_imag_5 = load float* %data_IN_M_imag_addr_1, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 85 'load' 'p_r_M_imag_5' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 86 [5/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 86 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 87 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [5/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 88 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 89 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 90 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 90 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 91 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [4/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 92 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 93 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 94 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 94 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 95 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 95 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [3/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 96 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 97 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 98 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 98 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 99 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [2/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 100 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 101 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 102 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 102 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fsub float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 103 'fsub' 'complex_M_imag_writ' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_5, %Product_M_real" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 104 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_5, %Product_M_imag" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 105 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 107 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [teach-fpga/01-fft/vhls/fixed/fft.cpp:54]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%data_OUT1_M_real_ad = getelementptr [32 x float]* %data_OUT1_M_real, i64 0, i64 %sext_ln58_5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 109 'getelementptr' 'data_OUT1_M_real_ad' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ, float* %data_OUT1_M_real_ad, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 110 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%data_OUT1_M_imag_ad = getelementptr [32 x float]* %data_OUT1_M_imag, i64 0, i64 %sext_ln58_5" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 111 'getelementptr' 'data_OUT1_M_imag_ad' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ, float* %data_OUT1_M_imag_ad, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:59]   --->   Operation 112 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%data_OUT1_M_real_ad_2 = getelementptr [32 x float]* %data_OUT1_M_real, i64 0, i64 %sext_ln59" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 113 'getelementptr' 'data_OUT1_M_real_ad_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (3.25ns)   --->   "store float %complex_M_real_writ_5, float* %data_OUT1_M_real_ad_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 114 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%data_OUT1_M_imag_ad_2 = getelementptr [32 x float]* %data_OUT1_M_imag, i64 0, i64 %sext_ln59" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 115 'getelementptr' 'data_OUT1_M_imag_ad_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (3.25ns)   --->   "store float %complex_M_imag_writ_5, float* %data_OUT1_M_imag_ad_2, align 4" [teach-fpga/01-fft/vhls/fixed/fft.cpp:60]   --->   Operation 116 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_i)" [teach-fpga/01-fft/vhls/fixed/fft.cpp:68]   --->   Operation 117 'specregionend' 'empty_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "br label %0" [teach-fpga/01-fft/vhls/fixed/fft.cpp:53]   --->   Operation 118 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [teach-fpga/01-fft/vhls/fixed/fft.cpp:50]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_IN_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ data_OUT1_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_M_real65]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag61]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln53               (br               ) [ 01111111111111111110]
butterfly_span_0_i    (phi              ) [ 00100000000000000000]
butterfly_pass_0_i    (phi              ) [ 00100000000000000000]
i_0_i                 (phi              ) [ 00100000000000000000]
icmp_ln53             (icmp             ) [ 00111111111111111110]
empty                 (speclooptripcount) [ 00000000000000000000]
i                     (add              ) [ 01111111111111111110]
br_ln53               (br               ) [ 00000000000000000000]
index                 (shl              ) [ 00000000000000000000]
shl_ln56              (shl              ) [ 00000000000000000000]
Ulimit                (add              ) [ 00111111111100000000]
Llimit                (add              ) [ 00000000000000000000]
sext_ln58             (sext             ) [ 00000000000000000000]
W_M_real65_addr       (getelementptr    ) [ 00110000000000000000]
W_M_imag61_addr       (getelementptr    ) [ 00110000000000000000]
sext_ln58_5           (sext             ) [ 00111111111111111110]
data_IN_M_real_addr   (getelementptr    ) [ 00110000000000000000]
data_IN_M_imag_addr   (getelementptr    ) [ 00110000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000]
butterfly_span        (add              ) [ 00000000000000000000]
icmp_ln63             (icmp             ) [ 00000000000000000000]
butterfly_pass        (add              ) [ 00000000000000000000]
butterfly_pass_9      (select           ) [ 00000000000000000000]
select_ln61           (select           ) [ 01111111111111111110]
butterfly_pass_10     (select           ) [ 01111111111111111110]
p_r_M_real            (load             ) [ 00101111000000000000]
p_r_M_imag            (load             ) [ 00101111000000000000]
p_t_real              (load             ) [ 00101111000000000000]
p_t_imag              (load             ) [ 00101111000000000000]
tmp_i_i_i             (fmul             ) [ 00100000111110000000]
tmp_3_i_i_i           (fmul             ) [ 00100000111110000000]
tmp_5_i_i_i           (fmul             ) [ 00100000111110000000]
tmp_6_i_i_i           (fmul             ) [ 00100000111110000000]
sext_ln59             (sext             ) [ 00100000000011111110]
data_IN_M_real_addr_1 (getelementptr    ) [ 00100000000010000000]
data_IN_M_imag_addr_1 (getelementptr    ) [ 00100000000010000000]
Product_M_real        (fsub             ) [ 00100000000001111100]
Product_M_imag        (fadd             ) [ 00100000000001111100]
p_r_M_real_5          (load             ) [ 00100000000001111100]
p_r_M_imag_5          (load             ) [ 00100000000001111100]
complex_M_real_writ   (fsub             ) [ 00100000000000000010]
complex_M_imag_writ   (fsub             ) [ 00100000000000000010]
complex_M_real_writ_5 (fadd             ) [ 00100000000000000010]
complex_M_imag_writ_5 (fadd             ) [ 00100000000000000010]
specloopname_ln53     (specloopname     ) [ 00000000000000000000]
tmp_i                 (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln54     (specpipeline     ) [ 00000000000000000000]
data_OUT1_M_real_ad   (getelementptr    ) [ 00000000000000000000]
store_ln59            (store            ) [ 00000000000000000000]
data_OUT1_M_imag_ad   (getelementptr    ) [ 00000000000000000000]
store_ln59            (store            ) [ 00000000000000000000]
data_OUT1_M_real_ad_2 (getelementptr    ) [ 00000000000000000000]
store_ln60            (store            ) [ 00000000000000000000]
data_OUT1_M_imag_ad_2 (getelementptr    ) [ 00000000000000000000]
store_ln60            (store            ) [ 00000000000000000000]
empty_9               (specregionend    ) [ 00000000000000000000]
br_ln53               (br               ) [ 01111111111111111110]
ret_ln50              (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_IN_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_IN_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_OUT1_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_imag"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_OUT1_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT1_M_real"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_M_real65">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real65"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_M_imag61">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="W_M_real65_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_real65_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="W_M_imag61_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_imag61_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_IN_M_real_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="data_IN_M_imag_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
<pin id="119" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_real/2 p_r_M_real_5/11 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
<pin id="124" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_imag/2 p_r_M_imag_5/11 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_IN_M_real_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_addr_1/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_IN_M_imag_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_addr_1/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_OUT1_M_real_ad_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="16"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT1_M_real_ad/18 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="5" slack="1"/>
<pin id="160" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/18 store_ln60/18 "/>
</bind>
</comp>

<comp id="139" class="1004" name="data_OUT1_M_imag_ad_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="16"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT1_M_imag_ad/18 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="5" slack="1"/>
<pin id="172" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/18 store_ln60/18 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_OUT1_M_real_ad_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="7"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT1_M_real_ad_2/18 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_OUT1_M_imag_ad_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="7"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT1_M_imag_ad_2/18 "/>
</bind>
</comp>

<comp id="176" class="1005" name="butterfly_span_0_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_span_0_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="butterfly_span_0_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_span_0_i/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="butterfly_pass_0_i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_pass_0_i (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="butterfly_pass_0_i_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_pass_0_i/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_0_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_0_i_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="Product_M_real/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="Product_M_imag/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="complex_M_imag_writ/13 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_real_writ_5/13 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="complex_M_imag_writ_5/13 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_i/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i_i_i/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i_i/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i_i/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln53_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="index_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shl_ln56_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="Ulimit_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ulimit/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="Llimit_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Llimit/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln58_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln58_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_5/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="butterfly_span_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln63_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="butterfly_pass_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_pass/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="butterfly_pass_9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_9/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="select_ln61_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="butterfly_pass_10_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_10/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln59_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="9"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/11 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln53_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="361" class="1005" name="Ulimit_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="9"/>
<pin id="363" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="366" class="1005" name="W_M_real65_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_real65_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="W_M_imag61_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_imag61_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="sext_ln58_5_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="16"/>
<pin id="378" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln58_5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="data_IN_M_real_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="data_IN_M_imag_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln61_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="397" class="1005" name="butterfly_pass_10_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_pass_10 "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_r_M_real_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_r_M_imag_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_t_real_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_t_imag_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_i_i_i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_3_i_i_i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i_i "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_5_i_i_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i_i "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp_6_i_i_i_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i_i "/>
</bind>
</comp>

<comp id="446" class="1005" name="sext_ln59_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="7"/>
<pin id="448" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln59 "/>
</bind>
</comp>

<comp id="452" class="1005" name="data_IN_M_real_addr_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_addr_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="data_IN_M_imag_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="1"/>
<pin id="459" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="Product_M_real_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_real "/>
</bind>
</comp>

<comp id="468" class="1005" name="Product_M_imag_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Product_M_imag "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_r_M_real_5_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_r_M_imag_5_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="complex_M_real_writ_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ "/>
</bind>
</comp>

<comp id="491" class="1005" name="complex_M_imag_writ_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="496" class="1005" name="complex_M_real_writ_5_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ_5 "/>
</bind>
</comp>

<comp id="501" class="1005" name="complex_M_imag_writ_5_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="50" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="57" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="64" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="71" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="102" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="125"><net_src comp="109" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="253"><net_src comp="202" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="202" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="180" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="191" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="180" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="261" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="180" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="180" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="191" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="191" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="12" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="297" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="305" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="297" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="191" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="323" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="355"><net_src comp="249" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="255" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="364"><net_src comp="273" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="369"><net_src comp="50" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="374"><net_src comp="57" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="379"><net_src comp="291" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="385"><net_src comp="64" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="390"><net_src comp="71" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="395"><net_src comp="331" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="400"><net_src comp="339" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="405"><net_src comp="78" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="411"><net_src comp="84" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="417"><net_src comp="90" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="423"><net_src comp="96" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="429"><net_src comp="233" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="434"><net_src comp="237" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="439"><net_src comp="241" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="444"><net_src comp="245" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="449"><net_src comp="347" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="455"><net_src comp="102" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="460"><net_src comp="109" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="465"><net_src comp="209" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="471"><net_src comp="213" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="477"><net_src comp="90" pin="7"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="483"><net_src comp="96" pin="7"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="489"><net_src comp="217" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="494"><net_src comp="221" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="499"><net_src comp="225" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="504"><net_src comp="229" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="146" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_IN_M_real | {}
	Port: data_IN_M_imag | {}
	Port: data_OUT1_M_imag | {18 }
	Port: data_OUT1_M_real | {18 }
	Port: W_M_real65 | {}
	Port: W_M_imag61 | {}
 - Input state : 
	Port: FFT053 : data_IN_M_real | {2 3 11 12 }
	Port: FFT053 : data_IN_M_imag | {2 3 11 12 }
	Port: FFT053 : data_OUT1_M_imag | {}
	Port: FFT053 : data_OUT1_M_real | {}
	Port: FFT053 : W_M_real65 | {2 3 }
	Port: FFT053 : W_M_imag61 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		i : 1
		br_ln53 : 2
		index : 1
		shl_ln56 : 1
		Ulimit : 1
		Llimit : 2
		sext_ln58 : 1
		W_M_real65_addr : 2
		W_M_imag61_addr : 2
		sext_ln58_5 : 3
		data_IN_M_real_addr : 4
		data_IN_M_imag_addr : 4
		p_r_M_real : 3
		p_r_M_imag : 3
		p_t_real : 5
		p_t_imag : 5
		tmp : 1
		butterfly_span : 1
		icmp_ln63 : 1
		butterfly_pass : 1
		butterfly_pass_9 : 2
		select_ln61 : 2
		butterfly_pass_10 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		data_IN_M_real_addr_1 : 1
		data_IN_M_imag_addr_1 : 1
		p_r_M_real_5 : 2
		p_r_M_imag_5 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln59 : 1
		store_ln59 : 1
		store_ln60 : 1
		store_ln60 : 1
		empty_9 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_209        |    2    |   205   |   390   |
|          |        grp_fu_213        |    2    |   205   |   390   |
|   fadd   |        grp_fu_217        |    2    |   205   |   390   |
|          |        grp_fu_221        |    2    |   205   |   390   |
|          |        grp_fu_225        |    2    |   205   |   390   |
|          |        grp_fu_229        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_233        |    3    |   143   |   321   |
|   fmul   |        grp_fu_237        |    3    |   143   |   321   |
|          |        grp_fu_241        |    3    |   143   |   321   |
|          |        grp_fu_245        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |         i_fu_255         |    0    |    0    |    15   |
|          |       Ulimit_fu_273      |    0    |    0    |    39   |
|    add   |       Llimit_fu_279      |    0    |    0    |    39   |
|          |   butterfly_span_fu_305  |    0    |    0    |    39   |
|          |   butterfly_pass_fu_317  |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |  butterfly_pass_9_fu_323 |    0    |    0    |    32   |
|  select  |    select_ln61_fu_331    |    0    |    0    |    32   |
|          | butterfly_pass_10_fu_339 |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln53_fu_249     |    0    |    0    |    11   |
|          |     icmp_ln63_fu_311     |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|    shl   |       index_fu_261       |    0    |    0    |    0    |
|          |      shl_ln56_fu_267     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln58_fu_285     |    0    |    0    |    0    |
|   sext   |    sext_ln58_5_fu_291    |    0    |    0    |    0    |
|          |     sext_ln59_fu_347     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|        tmp_fu_297        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    24   |   1802  |   3920  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    Product_M_imag_reg_468   |   32   |
|    Product_M_real_reg_462   |   32   |
|        Ulimit_reg_361       |   32   |
|   W_M_imag61_addr_reg_371   |    4   |
|   W_M_real65_addr_reg_366   |    4   |
|  butterfly_pass_0_i_reg_187 |   32   |
|  butterfly_pass_10_reg_397  |   32   |
|  butterfly_span_0_i_reg_176 |   32   |
|complex_M_imag_writ_5_reg_501|   32   |
| complex_M_imag_writ_reg_491 |   32   |
|complex_M_real_writ_5_reg_496|   32   |
| complex_M_real_writ_reg_486 |   32   |
|data_IN_M_imag_addr_1_reg_457|    5   |
| data_IN_M_imag_addr_reg_387 |    5   |
|data_IN_M_real_addr_1_reg_452|    5   |
| data_IN_M_real_addr_reg_382 |    5   |
|        i_0_i_reg_198        |    5   |
|          i_reg_356          |    5   |
|      icmp_ln53_reg_352      |    1   |
|     p_r_M_imag_5_reg_480    |   32   |
|      p_r_M_imag_reg_408     |   32   |
|     p_r_M_real_5_reg_474    |   32   |
|      p_r_M_real_reg_402     |   32   |
|       p_t_imag_reg_420      |   32   |
|       p_t_real_reg_414      |   32   |
|     select_ln61_reg_392     |   32   |
|     sext_ln58_5_reg_376     |   64   |
|      sext_ln59_reg_446      |   64   |
|     tmp_3_i_i_i_reg_431     |   32   |
|     tmp_5_i_i_i_reg_436     |   32   |
|     tmp_6_i_i_i_reg_441     |   32   |
|      tmp_i_i_i_reg_426      |   32   |
+-----------------------------+--------+
|            Total            |   839  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_96 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_96 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1802  |  3920  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   839  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   10   |  2641  |  3974  |
+-----------+--------+--------+--------+--------+
