// Seed: 858866987
module module_0;
  wire id_1, id_2 = id_1;
  assign module_1.id_5 = 0;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0
    , id_11,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_12,
    input supply0 id_6,
    output supply0 void id_7,
    input supply1 id_8,
    input tri0 id_9
);
  assign id_12 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output uwire id_1,
    output supply0 id_2
    , id_12,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wire id_10
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
