0.7
2020.2
Nov 14 2025
19:37:27
E:/Study_File/FPGA/UART/UART_RX/UART_RX.sim/sim_1/behav/xsim/glbl.v,1756381830,verilog,,,,glbl,,,,,,,,
E:/Study_File/FPGA/UART/UART_RX/UART_RX.srcs/sim_1/new/uart_byte_rx_tb.v,1770607852,verilog,,,,uart_byte_rx_tb,,,G:/vivado/2025.2/Vivado/data/rsb/busdef,,,,,
E:/Study_File/FPGA/UART/UART_RX/UART_RX.srcs/sources_1/new/uart_byte_rx.v,1770608116,verilog,,E:/Study_File/FPGA/UART/UART_RX/UART_RX.srcs/sim_1/new/uart_byte_rx_tb.v,,uart_byte_rx,,,G:/vivado/2025.2/Vivado/data/rsb/busdef,,,,,
