<def f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1875' ll='1883'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1880' c='_ZNK16RISCVBitmanipPat13formsPairWithERKS_'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1897' c='_ZL21matchRISCVBitmanipPatN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1962' c='_ZL21matchRISCVBitmanipPatN4llvm7SDValueE'/>
<size>24</size>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='1871'>// A structure to hold one of the bit-manipulation patterns below. Together, a
// SHL and non-SHL pattern may form a bit-manipulation pair on a single source:
//   (or (and (shl x, 1), 0xAAAAAAAA),
//       (and (srl x, 1), 0x55555555))</doc>
