{C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/memory_design/memory_design.v} {1 {vlog -work work -stats=none {C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/memory_design/memory_design.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module memory_design
-- Compiling module test_memory_design

Top level modules:
	test_memory_design

} {} {}}
