digraph "CFG for '_Z12DragRealGradP15HIP_vector_typeIfLj2EEPfS2_' function" {
	label="CFG for '_Z12DragRealGradP15HIP_vector_typeIfLj2EEPfS2_' function";

	Node0x5b8fb10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %13, i32 0, i32 0, i32 0, i64 0\l  %15 = load float, float addrspace(1)* %14, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %16 = fdiv contract float %15, 0x409F2D4AC0000000\l  %17 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !10,\l... !amdgpu.noclobber !6\l  %19 = fsub contract float %16, %18\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %19, float addrspace(1)* %20, align 4, !tbaa !10\l  ret void\l}"];
}
