Flow report for mp4_cp1
Mon Oct 25 14:47:12 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+-----------------------------------+-------------------------------------------------+
; Flow Status                       ; Successful - Mon Oct 25 14:47:12 2021           ;
; Quartus Prime Version             ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                     ; mp4_cp1                                         ;
; Top-level Entity Name             ; mp4_cp1                                         ;
; Family                            ; Arria II GX                                     ;
; Device                            ; EP2AGX45DF25I3                                  ;
; Timing Models                     ; Final                                           ;
; Logic utilization                 ; 7 %                                             ;
;     Combinational ALUTs           ; 1,354 / 36,100 ( 4 % )                          ;
;     Memory ALUTs                  ; 0 / 18,050 ( 0 % )                              ;
;     Dedicated logic registers     ; 1,559 / 36,100 ( 4 % )                          ;
; Total registers                   ; 1559                                            ;
; Total pins                        ; 171 / 292 ( 59 % )                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0 / 2,939,904 ( 0 % )                           ;
; DSP block 18-bit elements         ; 0 / 232 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS    ; 0 / 8 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA    ; 0 / 8 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS ; 0 / 8 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA ; 0 / 8 ( 0 % )                                   ;
; Total PLLs                        ; 0 / 4 ( 0 % )                                   ;
; Total DLLs                        ; 0 / 2 ( 0 % )                                   ;
+-----------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/25/2021 14:46:08 ;
; Main task         ; Compilation         ;
; Revision Name     ; mp4_cp1             ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 26830023891905.163519116825513         ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)        ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:16     ; 1.0                     ; 1133 MB             ; 00:00:24                           ;
; Fitter               ; 00:00:25     ; 1.1                     ; 1993 MB             ; 00:00:35                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 1054 MB             ; 00:00:03                           ;
; Timing Analyzer      ; 00:00:04     ; 1.1                     ; 1119 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 1278 MB             ; 00:00:04                           ;
; Total                ; 00:00:56     ; --                      ; --                  ; 00:01:09                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                    ;
+----------------------+------------------------------+--------------+--------------+----------------+
; Module Name          ; Machine Hostname             ; OS Name      ; OS Version   ; Processor type ;
+----------------------+------------------------------+--------------+--------------+----------------+
; Analysis & Synthesis ; gelib-4c-39.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Fitter               ; gelib-4c-39.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Assembler            ; gelib-4c-39.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Timing Analyzer      ; gelib-4c-39.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer   ; gelib-4c-39.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
+----------------------+------------------------------+--------------+--------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off mp4_cp1 -c mp4_cp1
quartus_fit --read_settings_files=off --write_settings_files=off mp4_cp1 -c mp4_cp1
quartus_asm --read_settings_files=off --write_settings_files=off mp4_cp1 -c mp4_cp1
quartus_sta mp4_cp1 -c mp4_cp1
quartus_eda --read_settings_files=off --write_settings_files=off mp4_cp1 -c mp4_cp1



