#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024a0523c9c0 .scope module, "cir6test" "cir6test" 2 1;
 .timescale 0 0;
v0000024a052a26e0_0 .net "Cout1", 0 0, L_0000024a0524bbe0;  1 drivers
v0000024a052a3180_0 .net "Sum1", 0 0, L_0000024a0524c3c0;  1 drivers
v0000024a052a23c0_0 .var "i1", 2 0;
v0000024a052a3540_0 .var "i2", 0 0;
S_0000024a05246050 .scope module, "UUT" "two_full_adders" 2 6, 3 9 0, S_0000024a0523c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "i1";
    .port_info 1 /INPUT 1 "i2";
    .port_info 2 /OUTPUT 1 "Sum1";
    .port_info 3 /OUTPUT 1 "Cout1";
v0000024a05239200_0 .net "Cout0", 0 0, L_0000024a0524c350;  1 drivers
v0000024a052395c0_0 .net "Cout1", 0 0, L_0000024a0524bbe0;  alias, 1 drivers
v0000024a05239660_0 .net "Sum0", 0 0, L_0000024a0524c040;  1 drivers
v0000024a05239700_0 .net "Sum1", 0 0, L_0000024a0524c3c0;  alias, 1 drivers
v0000024a052a3400_0 .net "i1", 2 0, v0000024a052a23c0_0;  1 drivers
v0000024a052a1ce0_0 .net "i2", 0 0, v0000024a052a3540_0;  1 drivers
L_0000024a052a2be0 .part v0000024a052a23c0_0, 0, 1;
L_0000024a052a28c0 .part v0000024a052a23c0_0, 1, 1;
L_0000024a052a1d80 .part v0000024a052a23c0_0, 2, 1;
S_0000024a052461e0 .scope module, "FA0" "full_adder" 3 16, 3 1 0, S_0000024a05246050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000024a0524bcc0 .functor XOR 1, L_0000024a052a2be0, L_0000024a052a28c0, C4<0>, C4<0>;
L_0000024a0524c040 .functor XOR 1, L_0000024a0524bcc0, L_0000024a052a1d80, C4<0>, C4<0>;
L_0000024a0524be10 .functor AND 1, L_0000024a052a2be0, L_0000024a052a28c0, C4<1>, C4<1>;
L_0000024a0524c2e0 .functor AND 1, L_0000024a052a28c0, L_0000024a052a1d80, C4<1>, C4<1>;
L_0000024a0524be80 .functor OR 1, L_0000024a0524be10, L_0000024a0524c2e0, C4<0>, C4<0>;
L_0000024a0524c7b0 .functor AND 1, L_0000024a052a2be0, L_0000024a052a1d80, C4<1>, C4<1>;
L_0000024a0524c350 .functor OR 1, L_0000024a0524be80, L_0000024a0524c7b0, C4<0>, C4<0>;
v0000024a05238ee0_0 .net "A", 0 0, L_0000024a052a2be0;  1 drivers
v0000024a05239480_0 .net "B", 0 0, L_0000024a052a28c0;  1 drivers
v0000024a05238940_0 .net "Cin", 0 0, L_0000024a052a1d80;  1 drivers
v0000024a05239340_0 .net "Cout", 0 0, L_0000024a0524c350;  alias, 1 drivers
v0000024a05238bc0_0 .net "Sum", 0 0, L_0000024a0524c040;  alias, 1 drivers
v0000024a05238da0_0 .net *"_ivl_0", 0 0, L_0000024a0524bcc0;  1 drivers
v0000024a05238e40_0 .net *"_ivl_10", 0 0, L_0000024a0524c7b0;  1 drivers
v0000024a052393e0_0 .net *"_ivl_4", 0 0, L_0000024a0524be10;  1 drivers
v0000024a052389e0_0 .net *"_ivl_6", 0 0, L_0000024a0524c2e0;  1 drivers
v0000024a05238c60_0 .net *"_ivl_8", 0 0, L_0000024a0524be80;  1 drivers
S_0000024a05212ce0 .scope module, "FA1" "full_adder" 3 24, 3 1 0, S_0000024a05246050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000024a0524b9b0 .functor XOR 1, L_0000024a0524c040, v0000024a052a3540_0, C4<0>, C4<0>;
L_0000024a0524c3c0 .functor XOR 1, L_0000024a0524b9b0, L_0000024a0524c350, C4<0>, C4<0>;
L_0000024a0524c4a0 .functor AND 1, L_0000024a0524c040, v0000024a052a3540_0, C4<1>, C4<1>;
L_0000024a0524ba20 .functor AND 1, v0000024a052a3540_0, L_0000024a0524c350, C4<1>, C4<1>;
L_0000024a0524ba90 .functor OR 1, L_0000024a0524c4a0, L_0000024a0524ba20, C4<0>, C4<0>;
L_0000024a0524bb70 .functor AND 1, L_0000024a0524c040, L_0000024a0524c350, C4<1>, C4<1>;
L_0000024a0524bbe0 .functor OR 1, L_0000024a0524ba90, L_0000024a0524bb70, C4<0>, C4<0>;
v0000024a05238d00_0 .net "A", 0 0, L_0000024a0524c040;  alias, 1 drivers
v0000024a05238f80_0 .net "B", 0 0, v0000024a052a3540_0;  alias, 1 drivers
v0000024a052397a0_0 .net "Cin", 0 0, L_0000024a0524c350;  alias, 1 drivers
v0000024a05239160_0 .net "Cout", 0 0, L_0000024a0524bbe0;  alias, 1 drivers
v0000024a05238a80_0 .net "Sum", 0 0, L_0000024a0524c3c0;  alias, 1 drivers
v0000024a05239020_0 .net *"_ivl_0", 0 0, L_0000024a0524b9b0;  1 drivers
v0000024a052388a0_0 .net *"_ivl_10", 0 0, L_0000024a0524bb70;  1 drivers
v0000024a05238b20_0 .net *"_ivl_4", 0 0, L_0000024a0524c4a0;  1 drivers
v0000024a05239520_0 .net *"_ivl_6", 0 0, L_0000024a0524ba20;  1 drivers
v0000024a052390c0_0 .net *"_ivl_8", 0 0, L_0000024a0524ba90;  1 drivers
    .scope S_0000024a0523c9c0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 11, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024a052a3540_0, 0, 1;
    %store/vec4 v0000024a052a23c0_0, 0, 3;
    %delay 10, 0;
    %end;
    .thread T_0;
    .scope S_0000024a0523c9c0;
T_1 ;
    %vpi_call 2 39 "$monitor", $time, " i1=%b, i2=%b, Sum1=%b, Cout1=%b", v0000024a052a23c0_0, v0000024a052a3540_0, v0000024a052a3180_0, v0000024a052a26e0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024a0523c9c0;
T_2 ;
    %vpi_call 2 43 "$dumpfile", "circ6.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024a0523c9c0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "circ6_test.v";
    "circ6.v";
