\begin{table}[hbt!]
    \centering
    \caption{Cross-vendor hardware validation. We report relative latency improvements of Iterative Co-Design over the linear pipeline baseline (mean Â± 95\% CI, $n=5$). CPU throughput is measured in tokens per second; higher is better.}
    \label{tab:cross_vendor}
    \begin{tabular}{l c c c}
        \toprule
        \textbf{Model} & \textbf{AMD MI100} & \textbf{Intel Xeon 8380} & \textbf{NVIDIA A100} \\
        \midrule
        Mamba-2.8B & $-15.2\% \pm 1.9$ & $+12.4\% \pm 1.6$ throughput & $-18.0\% \pm 1.4$ \\
        BERT-large & $-12.1\% \pm 1.7$ & $+10.2\% \pm 1.5$ throughput & $-14.6\% \pm 1.3$ \\
        ResNet-50 & $-10.6\% \pm 1.5$ & $+11.5\% \pm 1.4$ throughput & $-15.4\% \pm 1.2$ \\
        \bottomrule
    \end{tabular}
\end{table}
