###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 00:46:31 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.010
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.008
  Arrival Time                  0.094
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.229 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.227 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.192 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.013 | 0.097 |   0.053 |   -0.048 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.013 | 0.000 |   0.053 |   -0.048 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.018 | 0.015 |   0.068 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.068 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.030 | 0.025 |   0.094 |   -0.008 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.030 | 0.000 |   0.094 |   -0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.057 |       |  -0.119 |   -0.018 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |   -0.017 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.041 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.005 |  -0.055 |    0.046 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.068 | 0.065 |   0.010 |    0.111 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.068 | 0.000 |   0.010 |    0.111 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.010
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.009
  Arrival Time                  0.102
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.239 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.238 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.202 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.197 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.197 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.155 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.155 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.101 |   0.057 |   -0.055 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.017 | 0.000 |   0.057 |   -0.055 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.017 |   0.073 |   -0.038 | 
     | test_pe/test_opt_reg_d/U10                |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.073 |   -0.038 | 
     | test_pe/test_opt_reg_d/U10                | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.038 | 0.029 |   0.102 |   -0.010 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.038 | 0.000 |   0.102 |   -0.009 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.057 |       |  -0.119 |   -0.008 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |   -0.006 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.051 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.057 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.005 |  -0.055 |    0.057 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.068 | 0.065 |   0.010 |    0.121 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.068 | 0.000 |   0.010 |    0.122 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.010
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.054
= Required Time                -0.011
  Arrival Time                  0.106
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.245 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.243 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.208 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.202 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.202 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.161 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.161 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.103 |   0.059 |   -0.058 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.020 | 0.000 |   0.059 |   -0.058 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.017 |   0.075 |   -0.041 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.075 |   -0.041 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.042 | 0.031 |   0.106 |   -0.011 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |   0.106 |   -0.011 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.057 |       |  -0.119 |   -0.002 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |   -0.001 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.057 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.055 |    0.062 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.052 | 0.005 |  -0.055 |    0.062 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.068 | 0.065 |   0.010 |    0.127 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.068 | 0.000 |   0.010 |    0.127 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.327
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.372 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.372 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.316 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.033 |   -0.315 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.102 |   0.070 |   -0.213 | 
     | test_pe/test_opt_reg_a/U36                         |              | AO22D1BWP40                     | 0.016 | 0.000 |   0.070 |   -0.213 | 
     | test_pe/test_opt_reg_a/U36                         | B2 v -> Z v  | AO22D1BWP40                     | 0.091 | 0.094 |   0.164 |   -0.119 | 
     | test_pe/test_pe_comp/FE_OFC45_op_a_14              |              | INVD1BWP40                      | 0.091 | 0.001 |   0.165 |   -0.117 | 
     | test_pe/test_pe_comp/FE_OFC45_op_a_14              | I v -> ZN ^  | INVD1BWP40                      | 0.065 | 0.058 |   0.223 |   -0.059 | 
     | test_pe/test_pe_comp/U113                          |              | OAI22D1BWP40                    | 0.065 | 0.000 |   0.223 |   -0.059 | 
     | test_pe/test_pe_comp/U113                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.023 | 0.031 |   0.254 |   -0.029 | 
     | test_pe/FE_OFC36_comp_res_14                       |              | CKND2BWP40                      | 0.023 | 0.000 |   0.254 |   -0.029 | 
     | test_pe/FE_OFC36_comp_res_14                       | I v -> ZN ^  | CKND2BWP40                      | 0.016 | 0.015 |   0.269 |   -0.013 | 
     | test_pe/U190                                       |              | OAI22D0BWP40                    | 0.016 | 0.000 |   0.269 |   -0.013 | 
     | test_pe/U190                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.018 |   0.287 |    0.004 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.287 |    0.004 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.040 |   0.327 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.327 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.163 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.165 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.223 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.229 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.314 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.315 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.333
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.415 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.413 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.378 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.376 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.376 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.320 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.319 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.027 | 0.109 |   0.077 |   -0.210 | 
     | test_pe/test_opt_reg_a/U28                         |              | AO22D1BWP40                     | 0.027 | 0.000 |   0.077 |   -0.210 | 
     | test_pe/test_opt_reg_a/U28                         | B2 v -> Z v  | AO22D1BWP40                     | 0.055 | 0.076 |   0.154 |   -0.133 | 
     | test_pe/test_pe_comp/FE_OFC48_op_a_12              |              | INVD1BWP40                      | 0.055 | 0.001 |   0.154 |   -0.133 | 
     | test_pe/test_pe_comp/FE_OFC48_op_a_12              | I v -> ZN ^  | INVD1BWP40                      | 0.044 | 0.039 |   0.193 |   -0.094 | 
     | test_pe/test_pe_comp/FE_RC_38_0                    |              | NR2D1BWP40                      | 0.044 | 0.000 |   0.193 |   -0.094 | 
     | test_pe/test_pe_comp/FE_RC_38_0                    | A2 ^ -> ZN v | NR2D1BWP40                      | 0.016 | 0.015 |   0.208 |   -0.079 | 
     | test_pe/test_pe_comp/FE_RC_34_0                    |              | NR2D1BWP40                      | 0.016 | 0.000 |   0.208 |   -0.079 | 
     | test_pe/test_pe_comp/FE_RC_34_0                    | A2 v -> ZN ^ | NR2D1BWP40                      | 0.020 | 0.020 |   0.228 |   -0.059 | 
     | test_pe/test_pe_comp/FE_RC_35_0                    |              | INVD0BWP40                      | 0.020 | 0.000 |   0.228 |   -0.059 | 
     | test_pe/test_pe_comp/FE_RC_35_0                    | I ^ -> ZN v  | INVD0BWP40                      | 0.022 | 0.020 |   0.248 |   -0.039 | 
     | test_pe/FE_OFC41_comp_res_12                       |              | INVD0BWP40                      | 0.022 | 0.000 |   0.248 |   -0.039 | 
     | test_pe/FE_OFC41_comp_res_12                       | I v -> ZN ^  | INVD0BWP40                      | 0.034 | 0.026 |   0.273 |   -0.013 | 
     | test_pe/U202                                       |              | OAI22D0BWP40                    | 0.034 | 0.000 |   0.273 |   -0.013 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.022 |   0.295 |    0.008 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.295 |    0.008 | 
     | test_pe/test_opt_reg_file/U15                      | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.333 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.333 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.168 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.169 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.227 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.233 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.233 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.319 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.319 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.333
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.416 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.415 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.379 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.378 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.378 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.322 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.321 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.103 |   0.071 |   -0.218 | 
     | test_pe/test_opt_reg_a/U27                         |              | AO22D1BWP40                     | 0.016 | 0.000 |   0.071 |   -0.218 | 
     | test_pe/test_opt_reg_a/U27                         | B2 v -> Z v  | AO22D1BWP40                     | 0.062 | 0.073 |   0.144 |   -0.144 | 
     | test_pe/test_pe_comp/FE_OFC62_op_a_13              |              | INVD1BWP40                      | 0.062 | 0.001 |   0.145 |   -0.143 | 
     | test_pe/test_pe_comp/FE_OFC62_op_a_13              | I v -> ZN ^  | INVD1BWP40                      | 0.049 | 0.043 |   0.188 |   -0.100 | 
     | test_pe/test_pe_comp/FE_RC_54_0                    |              | NR2D1BWP40                      | 0.049 | 0.000 |   0.188 |   -0.100 | 
     | test_pe/test_pe_comp/FE_RC_54_0                    | A2 ^ -> ZN v | NR2D1BWP40                      | 0.017 | 0.016 |   0.204 |   -0.084 | 
     | test_pe/test_pe_comp/FE_RC_52_0                    |              | OR2D1BWP40                      | 0.017 | 0.000 |   0.204 |   -0.084 | 
     | test_pe/test_pe_comp/FE_RC_52_0                    | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.042 |   0.247 |   -0.042 | 
     | test_pe/FE_OFC78_comp_res_13                       |              | INVD0BWP40                      | 0.018 | 0.000 |   0.247 |   -0.042 | 
     | test_pe/FE_OFC78_comp_res_13                       | I v -> ZN ^  | INVD0BWP40                      | 0.038 | 0.028 |   0.275 |   -0.014 | 
     | test_pe/U204                                       |              | OAI22D0BWP40                    | 0.038 | 0.000 |   0.275 |   -0.014 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.019 | 0.020 |   0.295 |    0.006 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.019 | 0.000 |   0.295 |    0.006 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.039 |   0.333 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.333 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.169 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.170 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.228 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.234 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.320 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.321 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.341
  Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.424 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.387 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.385 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.385 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.329 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.328 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.110 |   0.077 |   -0.218 | 
     | test_pe/test_opt_reg_a/FE_RC_73_0                  |              | AN2D1BWP40                      | 0.026 | 0.000 |   0.078 |   -0.218 | 
     | test_pe/test_opt_reg_a/FE_RC_73_0                  | A2 v -> Z v  | AN2D1BWP40                      | 0.011 | 0.030 |   0.108 |   -0.188 | 
     | test_pe/test_opt_reg_a/FE_RC_72_0                  |              | AO21D1BWP40                     | 0.011 | 0.000 |   0.108 |   -0.188 | 
     | test_pe/test_opt_reg_a/FE_RC_72_0                  | B v -> Z v   | AO21D1BWP40                     | 0.060 | 0.067 |   0.175 |   -0.121 | 
     | test_pe/test_pe_comp/U122                          |              | CKND1BWP40                      | 0.060 | 0.001 |   0.176 |   -0.120 | 
     | test_pe/test_pe_comp/U122                          | I v -> ZN ^  | CKND1BWP40                      | 0.035 | 0.032 |   0.207 |   -0.089 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.035 | 0.000 |   0.207 |   -0.089 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.055 | 0.036 |   0.243 |   -0.053 | 
     | test_pe/U58                                        |              | CKND1BWP40                      | 0.055 | 0.000 |   0.243 |   -0.053 | 
     | test_pe/U58                                        | I v -> ZN ^  | CKND1BWP40                      | 0.036 | 0.033 |   0.276 |   -0.020 | 
     | test_pe/U180                                       |              | OAI22D0BWP40                    | 0.036 | 0.000 |   0.276 |   -0.020 | 
     | test_pe/U180                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.029 | 0.025 |   0.301 |    0.005 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40                     | 0.029 | 0.000 |   0.301 |    0.005 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.040 |   0.341 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.341 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.177 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.178 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.236 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.242 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.242 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.328 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.328 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.344
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.426 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.425 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.389 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.388 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.388 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.332 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.331 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.109 |   0.077 |   -0.221 | 
     | test_pe/test_opt_reg_a/U32                         |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.077 |   -0.221 | 
     | test_pe/test_opt_reg_a/U32                         | B2 v -> Z v  | AO22D1BWP40                     | 0.066 | 0.081 |   0.159 |   -0.140 | 
     | test_pe/test_pe_comp/U162                          |              | CKND1BWP40                      | 0.066 | 0.001 |   0.160 |   -0.138 | 
     | test_pe/test_pe_comp/U162                          | I v -> ZN ^  | CKND1BWP40                      | 0.037 | 0.033 |   0.193 |   -0.105 | 
     | test_pe/test_pe_comp/U232                          |              | OAI22D0BWP40                    | 0.037 | 0.000 |   0.193 |   -0.105 | 
     | test_pe/test_pe_comp/U232                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.055 | 0.037 |   0.231 |   -0.068 | 
     | test_pe/U35                                        |              | CKND1BWP40                      | 0.055 | 0.000 |   0.231 |   -0.068 | 
     | test_pe/U35                                        | I v -> ZN ^  | CKND1BWP40                      | 0.043 | 0.038 |   0.269 |   -0.030 | 
     | test_pe/U184                                       |              | OAI22D0BWP40                    | 0.043 | 0.000 |   0.269 |   -0.030 | 
     | test_pe/U184                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.042 | 0.033 |   0.302 |    0.003 | 
     | test_pe/test_opt_reg_file/U6                       |              | AO22D0BWP40                     | 0.042 | 0.000 |   0.302 |    0.003 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.042 |   0.344 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.344 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.179 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.181 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.238 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.245 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.245 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.330 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.085 | 0.000 |   0.032 |    0.330 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.360
  Slack Time                    0.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.426 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.425 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.389 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.383 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.383 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.327 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.326 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.231 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.231 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.078 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.078 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.004 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.004 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.004 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |    0.035 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.072 |  0.005 |   0.339 |    0.040 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.026 |  0.031 |   0.371 |    0.072 | 
     | sb_wide/out_1_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.030 | -0.011 |   0.360 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.180 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.181 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.238 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.047 | 0.004 |  -0.056 |    0.243 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.084 |   0.028 |    0.327 | 
     | sb_wide/out_1_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.328 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_10_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.364
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.409 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.408 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.408 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.351 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.350 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_10_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.034 | 0.112 |   0.080 |   -0.238 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D0BWP40                     | 0.034 | 0.000 |   0.080 |   -0.238 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D0BWP40                     | 0.133 | 0.121 |   0.201 |   -0.117 | 
     | test_pe/test_pe_comp/U134                          |              | CKND1BWP40                      | 0.133 | 0.001 |   0.202 |   -0.116 | 
     | test_pe/test_pe_comp/U134                          | I v -> ZN ^  | CKND1BWP40                      | 0.051 | 0.042 |   0.243 |   -0.075 | 
     | test_pe/test_pe_comp/U153                          |              | OAI22D1BWP40                    | 0.051 | 0.000 |   0.243 |   -0.075 | 
     | test_pe/test_pe_comp/U153                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.027 | 0.029 |   0.272 |   -0.046 | 
     | test_pe/FE_OFC41_comp_res_10                       |              | INVD0BWP40                      | 0.027 | 0.000 |   0.272 |   -0.046 | 
     | test_pe/FE_OFC41_comp_res_10                       | I v -> ZN ^  | INVD0BWP40                      | 0.031 | 0.026 |   0.298 |   -0.020 | 
     | test_pe/U198                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.298 |   -0.020 | 
     | test_pe/U198                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.028 | 0.026 |   0.324 |    0.006 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.324 |    0.006 | 
     | test_pe/test_opt_reg_file/U13                      | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.040 |   0.364 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.364 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.199 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.200 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.258 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.264 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.264 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.350 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.085 | 0.000 |   0.032 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.060
  Arrival Time                  0.387
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.417 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.355 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.354 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.259 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.259 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.106 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.106 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.032 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.032 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.032 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.115 |  0.022 |   0.356 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.031 |  0.042 |   0.398 |    0.071 | 
     | sb_wide/out_2_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.387 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.208 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.209 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.266 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.045 | 0.001 |  -0.059 |    0.268 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.087 |   0.028 |    0.355 | 
     | sb_wide/out_2_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.103 | 0.000 |   0.028 |    0.355 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.016
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.041
  Arrival Time                  0.370
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.419 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.413 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.413 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.357 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.356 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.261 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.261 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.108 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.107 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.033 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.033 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.033 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.090 |  0.011 |   0.344 |    0.016 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.027 |  0.036 |   0.380 |    0.052 | 
     | sb_wide/out_2_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.030 | -0.011 |   0.370 |    0.041 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.209 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.211 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.268 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.045 | 0.001 |  -0.059 |    0.269 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.068 | 0.075 |   0.015 |    0.344 | 
     | sb_wide/out_2_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.068 | 0.001 |   0.016 |    0.344 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.376
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.458 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.456 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.421 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.415 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.415 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.374 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.374 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.028 | 0.092 |   0.048 |   -0.282 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.028 | 0.000 |   0.048 |   -0.282 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.019 | 0.019 |   0.068 |   -0.263 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               |              | OR2D0BWP40                      | 0.019 | 0.000 |   0.068 |   -0.263 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.018 | 0.041 |   0.109 |   -0.221 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               |              | CKND2D1BWP40                    | 0.018 | 0.000 |   0.109 |   -0.221 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               | A2 v -> ZN ^ | CKND2D1BWP40                    | 0.089 | 0.056 |   0.165 |   -0.165 | 
     | test_pe/U176                                    |              | IOA21D0BWP40                    | 0.089 | 0.001 |   0.166 |   -0.164 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D0BWP40                    | 0.185 | 0.130 |   0.296 |   -0.035 | 
     | test_pe/U194                                    |              | OAI22D0BWP40                    | 0.185 | 0.001 |   0.296 |   -0.034 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.043 |   0.339 |    0.009 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.339 |    0.009 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.037 |   0.376 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.376 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.211 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.212 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.270 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.276 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.276 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.362 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.362 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_9_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.376
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.422 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.420 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.420 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.364 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.363 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_9_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.029 | 0.110 |   0.078 |   -0.253 | 
     | test_pe/test_opt_reg_a/U25                         |              | AO22D0BWP40                     | 0.029 | 0.000 |   0.078 |   -0.253 | 
     | test_pe/test_opt_reg_a/U25                         | B2 v -> Z v  | AO22D0BWP40                     | 0.128 | 0.116 |   0.194 |   -0.137 | 
     | test_pe/test_pe_comp/U132                          |              | CKND1BWP40                      | 0.128 | 0.001 |   0.195 |   -0.136 | 
     | test_pe/test_pe_comp/U132                          | I v -> ZN ^  | CKND1BWP40                      | 0.053 | 0.044 |   0.239 |   -0.092 | 
     | test_pe/test_pe_comp/U163                          |              | OAI22D0BWP40                    | 0.053 | 0.000 |   0.239 |   -0.092 | 
     | test_pe/test_pe_comp/U163                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.051 | 0.040 |   0.279 |   -0.052 | 
     | test_pe/FE_OFC54_comp_res_9                        |              | INVD1BWP40                      | 0.051 | 0.000 |   0.279 |   -0.052 | 
     | test_pe/FE_OFC54_comp_res_9                        | I v -> ZN ^  | INVD1BWP40                      | 0.031 | 0.029 |   0.308 |   -0.023 | 
     | test_pe/U196                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.308 |   -0.023 | 
     | test_pe/U196                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.033 | 0.026 |   0.334 |    0.003 | 
     | test_pe/test_opt_reg_file/U12                      |              | AO22D0BWP40                     | 0.033 | 0.000 |   0.334 |    0.003 | 
     | test_pe/test_opt_reg_file/U12                      | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.042 |   0.376 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.376 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.212 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.213 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.271 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.277 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.277 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.363 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.363 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.378
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.459 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.458 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.422 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.417 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.417 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.376 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.376 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.028 | 0.092 |   0.048 |   -0.283 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.028 | 0.000 |   0.048 |   -0.283 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.019 | 0.019 |   0.068 |   -0.264 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               |              | OR2D0BWP40                      | 0.019 | 0.000 |   0.068 |   -0.264 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.018 | 0.041 |   0.109 |   -0.223 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               |              | CKND2D1BWP40                    | 0.018 | 0.000 |   0.109 |   -0.223 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               | A2 v -> ZN ^ | CKND2D1BWP40                    | 0.089 | 0.056 |   0.165 |   -0.167 | 
     | test_pe/U176                                    |              | IOA21D0BWP40                    | 0.089 | 0.001 |   0.166 |   -0.166 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D0BWP40                    | 0.185 | 0.130 |   0.296 |   -0.036 | 
     | test_pe/U188                                    |              | OAI22D0BWP40                    | 0.185 | 0.001 |   0.297 |   -0.035 | 
     | test_pe/U188                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.044 |   0.340 |    0.008 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.340 |    0.008 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.038 |   0.378 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.378 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.212 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.214 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.272 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.278 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.278 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.363 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.364 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.027
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.054
  Arrival Time                  0.388
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.424 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.418 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.418 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.361 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.361 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.265 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.265 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.113 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.112 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.038 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.038 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.038 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |    0.001 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.117 |  0.023 |   0.357 |    0.024 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.031 |  0.041 |   0.398 |    0.065 | 
     | sb_wide/out_3_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.388 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.214 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.215 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.273 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.006 |  -0.055 |    0.278 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.079 | 0.081 |   0.026 |    0.360 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.079 | 0.001 |   0.027 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_7_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.383
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.428 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.427 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.427 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.370 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_7_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.369 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_7_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.025 | 0.109 |   0.077 |   -0.260 | 
     | test_pe/test_opt_reg_a/U35                         |              | AO22D1BWP40                     | 0.025 | 0.000 |   0.077 |   -0.260 | 
     | test_pe/test_opt_reg_a/U35                         | B2 v -> Z v  | AO22D1BWP40                     | 0.084 | 0.091 |   0.168 |   -0.170 | 
     | test_pe/test_pe_comp/FE_DBTC35_op_a_7              |              | CKND1BWP40                      | 0.084 | 0.002 |   0.170 |   -0.167 | 
     | test_pe/test_pe_comp/FE_DBTC35_op_a_7              | I v -> ZN ^  | CKND1BWP40                      | 0.060 | 0.053 |   0.223 |   -0.114 | 
     | test_pe/test_pe_comp/U184                          |              | OAI22D0BWP40                    | 0.060 | 0.000 |   0.223 |   -0.114 | 
     | test_pe/test_pe_comp/U184                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.054 | 0.048 |   0.271 |   -0.066 | 
     | test_pe/FE_OFC61_comp_res_7                        |              | INVD0BWP40                      | 0.054 | 0.000 |   0.271 |   -0.066 | 
     | test_pe/FE_OFC61_comp_res_7                        | I v -> ZN ^  | INVD0BWP40                      | 0.051 | 0.041 |   0.312 |   -0.025 | 
     | test_pe/U178                                       |              | OAI22D0BWP40                    | 0.051 | 0.000 |   0.312 |   -0.025 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.034 | 0.030 |   0.342 |    0.005 | 
     | test_pe/test_opt_reg_file/U3                       |              | AO22D0BWP40                     | 0.034 | 0.000 |   0.342 |    0.005 | 
     | test_pe/test_opt_reg_file/U3                       | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.041 |   0.383 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.383 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.218 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.219 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.277 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.283 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.283 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.369 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.369 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_11_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.383
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.428 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.427 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.427 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.371 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.033 |   -0.370 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_11_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.029 | 0.108 |   0.075 |   -0.262 | 
     | test_pe/test_opt_reg_a/U29                         |              | AO22D1BWP40                     | 0.029 | 0.000 |   0.075 |   -0.262 | 
     | test_pe/test_opt_reg_a/U29                         | B2 v -> Z v  | AO22D1BWP40                     | 0.135 | 0.119 |   0.194 |   -0.144 | 
     | test_pe/test_pe_comp/FE_OFC42_op_a_11              |              | INVD0BWP40                      | 0.135 | 0.002 |   0.197 |   -0.141 | 
     | test_pe/test_pe_comp/FE_OFC42_op_a_11              | I v -> ZN ^  | INVD0BWP40                      | 0.068 | 0.059 |   0.255 |   -0.083 | 
     | test_pe/test_pe_comp/U143                          |              | OAI22D0BWP40                    | 0.068 | 0.000 |   0.255 |   -0.083 | 
     | test_pe/test_pe_comp/U143                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.037 | 0.040 |   0.295 |   -0.042 | 
     | test_pe/FE_OFC39_comp_res_11                       |              | INVD1BWP40                      | 0.037 | 0.000 |   0.295 |   -0.042 | 
     | test_pe/FE_OFC39_comp_res_11                       | I v -> ZN ^  | INVD1BWP40                      | 0.024 | 0.022 |   0.318 |   -0.020 | 
     | test_pe/U200                                       |              | OAI22D0BWP40                    | 0.024 | 0.000 |   0.318 |   -0.020 | 
     | test_pe/U200                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.030 | 0.024 |   0.342 |    0.004 | 
     | test_pe/test_opt_reg_file/U14                      |              | AO22D0BWP40                     | 0.030 | 0.000 |   0.342 |    0.004 | 
     | test_pe/test_opt_reg_file/U14                      | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.041 |   0.383 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.383 |    0.045 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.219 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.220 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.278 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.284 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.284 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.369 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.370 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.384
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.466 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.464 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.429 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.423 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.423 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.382 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.382 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.028 | 0.092 |   0.048 |   -0.290 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.028 | 0.000 |   0.048 |   -0.290 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.019 | 0.019 |   0.068 |   -0.271 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0                |              | OR2D0BWP40                      | 0.019 | 0.000 |   0.068 |   -0.271 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0                | A2 v -> Z v  | OR2D0BWP40                      | 0.018 | 0.041 |   0.109 |   -0.229 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0                |              | CKND2D1BWP40                    | 0.018 | 0.000 |   0.109 |   -0.229 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0                | A2 v -> ZN ^ | CKND2D1BWP40                    | 0.089 | 0.056 |   0.165 |   -0.173 | 
     | test_pe/U176                                     |              | IOA21D0BWP40                    | 0.089 | 0.001 |   0.166 |   -0.172 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D0BWP40                    | 0.185 | 0.130 |   0.296 |   -0.043 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.185 | 0.000 |   0.296 |   -0.042 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.048 |   0.344 |    0.006 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.344 |    0.006 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.039 |   0.384 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.384 |    0.045 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.219 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.220 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.278 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.284 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.284 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.370 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.370 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_6_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.385
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.430 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.429 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.429 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.373 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.372 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.111 |   0.079 |   -0.261 | 
     | test_pe/test_opt_reg_a/U34                         |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.079 |   -0.261 | 
     | test_pe/test_opt_reg_a/U34                         | B2 v -> Z v  | AO22D0BWP40                     | 0.143 | 0.111 |   0.190 |   -0.150 | 
     | test_pe/test_pe_comp/U68                           |              | CKND1BWP40                      | 0.143 | 0.002 |   0.192 |   -0.147 | 
     | test_pe/test_pe_comp/U68                           | I v -> ZN ^  | CKND1BWP40                      | 0.062 | 0.052 |   0.244 |   -0.096 | 
     | test_pe/test_pe_comp/U70                           |              | OAI22D1BWP40                    | 0.062 | 0.000 |   0.244 |   -0.096 | 
     | test_pe/test_pe_comp/U70                           | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.037 | 0.032 |   0.276 |   -0.063 | 
     | test_pe/FE_OFC72_comp_res_6                        |              | INVD0BWP40                      | 0.037 | 0.000 |   0.276 |   -0.063 | 
     | test_pe/FE_OFC72_comp_res_6                        | I v -> ZN ^  | INVD0BWP40                      | 0.050 | 0.039 |   0.315 |   -0.024 | 
     | test_pe/U206                                       |              | OAI22D0BWP40                    | 0.050 | 0.000 |   0.315 |   -0.024 | 
     | test_pe/U206                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.035 | 0.030 |   0.345 |    0.006 | 
     | test_pe/test_opt_reg_file/U17                      |              | AO22D0BWP40                     | 0.035 | 0.000 |   0.345 |    0.006 | 
     | test_pe/test_opt_reg_file/U17                      | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.040 |   0.385 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.385 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.220 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.222 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.279 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.285 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.285 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.371 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.085 | 0.000 |   0.032 |    0.371 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.387
  Slack Time                    0.341
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.468 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.467 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.431 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.426 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.426 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.385 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.385 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.028 | 0.092 |   0.048 |   -0.292 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.028 | 0.000 |   0.048 |   -0.292 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.019 | 0.019 |   0.068 |   -0.273 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               |              | OR2D0BWP40                      | 0.019 | 0.000 |   0.068 |   -0.273 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.018 | 0.041 |   0.109 |   -0.232 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               |              | CKND2D1BWP40                    | 0.018 | 0.000 |   0.109 |   -0.232 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               | A2 v -> ZN ^ | CKND2D1BWP40                    | 0.089 | 0.056 |   0.165 |   -0.176 | 
     | test_pe/U176                                    |              | IOA21D0BWP40                    | 0.089 | 0.001 |   0.166 |   -0.175 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D0BWP40                    | 0.185 | 0.130 |   0.296 |   -0.045 | 
     | test_pe/U192                                    |              | OAI22D0BWP40                    | 0.185 | 0.001 |   0.297 |   -0.044 | 
     | test_pe/U192                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.051 |   0.347 |    0.007 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.348 |    0.007 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.039 |   0.387 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_ |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.387 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.222 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.223 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.281 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.287 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.287 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.372 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.373 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_2_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.046
  Arrival Time                  0.388
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.470 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.433 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.090 |   -0.432 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.035 | 0.001 |  -0.090 |   -0.432 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.059 | 0.056 |  -0.033 |   -0.375 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          |              | DFCNQD1BWP40                    | 0.059 | 0.001 |  -0.032 |   -0.374 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_2_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.025 | 0.109 |   0.076 |   -0.266 | 
     | test_pe/test_opt_reg_a/U6                          |              | AO22D2BWP40                     | 0.025 | 0.000 |   0.076 |   -0.266 | 
     | test_pe/test_opt_reg_a/U6                          | B2 v -> Z v  | AO22D2BWP40                     | 0.049 | 0.072 |   0.148 |   -0.194 | 
     | test_pe/test_pe_comp/FE_OFC26_op_a_2               |              | INVD3BWP40                      | 0.049 | 0.002 |   0.150 |   -0.192 | 
     | test_pe/test_pe_comp/FE_OFC26_op_a_2               | I v -> ZN ^  | INVD3BWP40                      | 0.103 | 0.071 |   0.221 |   -0.121 | 
     | test_pe/test_pe_comp/U224                          |              | OAI22D0BWP40                    | 0.104 | 0.001 |   0.222 |   -0.121 | 
     | test_pe/test_pe_comp/U224                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.060 | 0.059 |   0.281 |   -0.061 | 
     | test_pe/U37                                        |              | CKND1BWP40                      | 0.060 | 0.000 |   0.281 |   -0.061 | 
     | test_pe/U37                                        | I v -> ZN ^  | CKND1BWP40                      | 0.039 | 0.034 |   0.315 |   -0.027 | 
     | test_pe/U182                                       |              | OAI22D0BWP40                    | 0.039 | 0.000 |   0.315 |   -0.027 | 
     | test_pe/U182                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.037 | 0.030 |   0.345 |    0.003 | 
     | test_pe/test_opt_reg_file/U5                       |              | AO22D0BWP40                     | 0.037 | 0.000 |   0.345 |    0.003 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.042 |   0.388 |    0.046 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.388 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.223 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.224 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.282 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.288 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.288 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.374 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.374 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.404
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.434 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.427 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.427 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.371 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.371 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.275 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.275 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.123 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.122 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.048 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.048 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.048 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.009 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.133 |  0.037 |   0.371 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.034 |  0.043 |   0.414 |    0.071 | 
     | sb_wide/out_3_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.037 | -0.010 |   0.404 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.224 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.225 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.283 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.048 | 0.006 |  -0.055 |    0.288 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.086 |   0.031 |    0.374 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.098 | 0.000 |   0.031 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.044
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                 0.045
  Arrival Time                  0.393
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.475 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.474 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.438 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.433 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.005 |  -0.085 |   -0.433 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.045 | 0.041 |  -0.044 |   -0.392 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.045 | 0.000 |  -0.044 |   -0.392 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.028 | 0.092 |   0.048 |   -0.299 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.028 | 0.000 |   0.048 |   -0.299 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.019 | 0.019 |   0.068 |   -0.280 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               |              | OR2D0BWP40                      | 0.019 | 0.000 |   0.068 |   -0.280 | 
     | test_pe/test_opt_reg_d/FE_RC_33_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.018 | 0.041 |   0.109 |   -0.239 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               |              | CKND2D1BWP40                    | 0.018 | 0.000 |   0.109 |   -0.239 | 
     | test_pe/test_opt_reg_d/FE_RC_32_0               | A2 v -> ZN ^ | CKND2D1BWP40                    | 0.089 | 0.056 |   0.165 |   -0.183 | 
     | test_pe/U176                                    |              | IOA21D0BWP40                    | 0.089 | 0.001 |   0.166 |   -0.182 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D0BWP40                    | 0.185 | 0.130 |   0.296 |   -0.052 | 
     | test_pe/U186                                    |              | OAI22D0BWP40                    | 0.185 | 0.000 |   0.296 |   -0.052 | 
     | test_pe/U186                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.056 |   0.352 |    0.005 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.352 |    0.005 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.041 |   0.393 |    0.045 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.393 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.057 |       |  -0.119 |    0.229 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.057 | 0.001 |  -0.118 |    0.230 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.050 | 0.058 |  -0.060 |    0.288 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.294 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.052 | 0.006 |  -0.054 |    0.294 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.085 | 0.086 |   0.032 |    0.379 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.085 | 0.001 |   0.032 |    0.380 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.055
  Arrival Time                  0.408
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.479 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.444 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.437 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.437 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.381 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.381 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.285 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.285 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.133 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.132 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.058 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.058 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.058 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.019 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.133 |  0.036 |   0.370 |    0.017 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.035 |  0.048 |   0.419 |    0.066 | 
     | sb_wide/out_0_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.039 | -0.010 |   0.408 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.234 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.235 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.292 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.051 |    0.302 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.077 | 0.080 |   0.029 |    0.382 | 
     | sb_wide/out_0_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.077 | 0.001 |   0.030 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.011
  Arrival Time                  0.344
  Slack Time                    0.355
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.482 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.445 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.441 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.441 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.396 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.395 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.297 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.297 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.272 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.272 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.248 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.248 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.195 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.195 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.168 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.168 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.145 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.145 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.099 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.099 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.071 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.064 | 
     | sb_1b/U55                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.064 | 
     | sb_1b/U55                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.025 | 0.023 |   0.314 |   -0.041 | 
     | sb_1b/U159                                         |              | AOI22D0BWP40                    | 0.025 | 0.000 |   0.314 |   -0.041 | 
     | sb_1b/U159                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.035 | 0.030 |   0.344 |   -0.011 | 
     | sb_1b/out_1_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.035 | 0.000 |   0.344 |   -0.011 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.236 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.237 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.295 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.303 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.379 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.381 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.024
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.050
  Arrival Time                  0.408
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.485 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.484 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.448 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.442 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.442 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.386 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.385 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.290 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.290 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.137 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.137 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.063 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.063 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.063 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.024 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.133 |  0.037 |   0.371 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.028 |  0.047 |   0.418 |    0.061 | 
     | sb_wide/out_0_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.408 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.238 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.240 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.297 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.047 | 0.005 |  -0.055 |    0.302 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.079 |   0.023 |    0.381 | 
     | sb_wide/out_0_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.024 |    0.381 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.049
  Arrival Time                  0.411
  Slack Time                    0.362
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.490 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.489 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.453 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.447 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.447 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.391 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.390 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.295 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.295 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.142 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.142 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.068 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.068 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.068 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.029 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.140 |  0.043 |   0.377 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.030 |  0.045 |   0.422 |    0.059 | 
     | sb_wide/out_1_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.033 | -0.010 |   0.411 |    0.049 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.243 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.245 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.302 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.052 |    0.311 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.076 |   0.024 |    0.387 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.069 | 0.000 |   0.025 |    0.387 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.063
  Arrival Time                  0.426
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.490 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.489 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.453 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.447 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.447 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.391 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.390 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.295 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.295 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.142 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.142 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.068 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.068 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.068 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.029 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.146 |  0.056 |   0.390 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.032 |  0.046 |   0.436 |    0.073 | 
     | sb_wide/out_3_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.426 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.243 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.245 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.302 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.049 | 0.012 |  -0.049 |    0.314 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.091 | 0.082 |   0.033 |    0.396 | 
     | sb_wide/out_3_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.091 | 0.000 |   0.034 |    0.396 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.011
  Arrival Time                  0.352
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.491 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.489 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.454 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.449 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.449 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.404 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.403 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.305 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.305 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.280 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.280 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.257 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.257 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.204 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.203 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.176 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.176 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.153 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.153 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.108 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.108 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.079 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.073 | 
     | sb_1b/U64                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.073 | 
     | sb_1b/U64                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.028 |   0.318 |   -0.045 | 
     | sb_1b/FE_RC_6_0                                    |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.318 |   -0.045 | 
     | sb_1b/FE_RC_6_0                                    | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.037 | 0.033 |   0.352 |   -0.011 | 
     | sb_1b/out_0_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.037 | 0.000 |   0.352 |   -0.011 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.244 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.245 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.303 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.311 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.387 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.389 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.425
  Slack Time                    0.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.491 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.490 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.454 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.448 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.448 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.392 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.391 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.037 |  0.101 |   0.073 |   -0.290 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D0BWP40                     | 0.037 |  0.000 |   0.073 |   -0.290 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.247 |  0.169 |   0.242 |   -0.121 | 
     | test_pe/U66                                        |                  | MAOI22D1BWP40                   | 0.247 |  0.001 |   0.243 |   -0.120 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.043 |  0.074 |   0.317 |   -0.046 | 
     | test_pe/FE_OFC8_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.043 |  0.000 |   0.317 |   -0.046 | 
     | test_pe/FE_OFC8_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.143 |  0.062 |   0.380 |    0.016 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.392 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.137 |  0.012 |   0.392 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd3_4i_8b           | 0.025 |  0.044 |   0.435 |    0.072 | 
     | sb_wide/out_1_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.028 | -0.011 |   0.425 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.244 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.246 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.303 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.047 | 0.004 |  -0.056 |    0.307 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.084 |   0.028 |    0.392 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.392 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.059
  Arrival Time                  0.423
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.492 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.490 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.455 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.449 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.449 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.392 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.392 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.037 |  0.101 |   0.073 |   -0.291 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D0BWP40                     | 0.037 |  0.000 |   0.073 |   -0.291 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.247 |  0.169 |   0.242 |   -0.122 | 
     | test_pe/U66                                        |                  | MAOI22D1BWP40                   | 0.247 |  0.001 |   0.243 |   -0.121 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.043 |  0.074 |   0.317 |   -0.047 | 
     | test_pe/FE_OFC8_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.043 |  0.000 |   0.317 |   -0.047 | 
     | test_pe/FE_OFC8_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.143 |  0.062 |   0.380 |    0.015 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.388 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.132 |  0.008 |   0.388 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd3_4i_8b           | 0.033 |  0.046 |   0.434 |    0.070 | 
     | sb_wide/out_2_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.037 | -0.011 |   0.423 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.245 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.246 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.304 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.046 | 0.003 |  -0.057 |    0.307 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.085 |   0.028 |    0.392 | 
     | sb_wide/out_2_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.098 | 0.001 |   0.029 |    0.393 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.015
  Arrival Time                  0.350
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.493 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.491 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.456 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.451 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.451 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.406 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.405 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.307 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.307 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.282 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.282 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.259 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.259 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.206 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.205 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.178 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.178 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.155 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.155 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.110 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.110 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.081 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.075 | 
     | sb_1b/U25                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.075 | 
     | sb_1b/U25                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.027 |   0.317 |   -0.048 | 
     | sb_1b/U28                                          |              | AOI22D1BWP40                    | 0.031 | 0.000 |   0.317 |   -0.048 | 
     | sb_1b/U28                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.048 | 0.032 |   0.349 |   -0.016 | 
     | sb_1b/out_3_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.048 | 0.000 |   0.350 |   -0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.246 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.247 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.305 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.313 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.389 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.391 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.013
  Arrival Time                  0.354
  Slack Time                    0.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.493 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.457 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.453 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.453 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.407 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.407 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.308 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.308 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.283 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.283 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.260 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.260 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.207 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.207 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.179 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.179 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.157 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.157 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.111 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.111 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.083 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.076 | 
     | sb_1b/U60                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.076 | 
     | sb_1b/U60                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.027 |   0.318 |   -0.049 | 
     | sb_1b/U135                                         |              | AOI22D0BWP40                    | 0.032 | 0.000 |   0.318 |   -0.049 | 
     | sb_1b/U135                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.042 | 0.036 |   0.354 |   -0.013 | 
     | sb_1b/out_1_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.042 | 0.000 |   0.354 |   -0.013 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.247 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.249 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.306 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.314 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.391 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.393 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.015
  Arrival Time                  0.352
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.495 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.458 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.309 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.309 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.284 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.284 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.208 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.208 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.180 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.180 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.157 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.157 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.112 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.112 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.084 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.077 | 
     | sb_1b/FE_RC_17_0                                   |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.077 | 
     | sb_1b/FE_RC_17_0                                   | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.313 |   -0.054 | 
     | sb_1b/U153                                         |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.313 |   -0.054 | 
     | sb_1b/U153                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.049 | 0.039 |   0.352 |   -0.015 | 
     | sb_1b/out_1_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.049 | 0.000 |   0.352 |   -0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.248 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.249 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.307 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.315 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.392 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.394 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.014
  Arrival Time                  0.354
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.495 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.458 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.309 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.309 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.285 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.285 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.208 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.208 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.181 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.181 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.158 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.158 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.112 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.112 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.084 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.078 | 
     | sb_1b/U9                                           |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.078 | 
     | sb_1b/U9                                           | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.036 | 0.030 |   0.320 |   -0.048 | 
     | sb_1b/U12                                          |              | AOI22D1BWP40                    | 0.036 | 0.000 |   0.320 |   -0.048 | 
     | sb_1b/U12                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.042 | 0.034 |   0.354 |   -0.014 | 
     | sb_1b/out_3_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.042 | 0.000 |   0.354 |   -0.014 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.248 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.250 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.308 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.315 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.392 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.393 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.016
  Arrival Time                  0.352
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.496 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.459 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.454 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.409 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.408 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.310 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.310 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.285 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.285 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.261 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.208 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.208 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.181 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.181 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.158 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.158 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.113 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.113 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.084 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.078 | 
     | sb_1b/U35                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.078 | 
     | sb_1b/U35                                          | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.029 | 0.024 |   0.314 |   -0.054 | 
     | sb_1b/FE_RC_89_0                                   |              | AOI22D0BWP40                    | 0.029 | 0.000 |   0.314 |   -0.054 | 
     | sb_1b/FE_RC_89_0                                   | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.049 | 0.038 |   0.352 |   -0.016 | 
     | sb_1b/out_2_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.049 | 0.000 |   0.352 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.249 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.250 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.308 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.316 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.392 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.394 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_1_2_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_2_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.025
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.052
  Arrival Time                  0.420
  Slack Time                    0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.496 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.494 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.459 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.453 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.453 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.396 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.396 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.037 |  0.101 |   0.073 |   -0.295 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D0BWP40                     | 0.037 |  0.000 |   0.073 |   -0.295 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.247 |  0.169 |   0.242 |   -0.126 | 
     | test_pe/U66                                        |                  | MAOI22D1BWP40                   | 0.247 |  0.001 |   0.243 |   -0.125 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.043 |  0.074 |   0.317 |   -0.051 | 
     | test_pe/FE_OFC8_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.043 |  0.000 |   0.317 |   -0.051 | 
     | test_pe/FE_OFC8_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.143 |  0.062 |   0.380 |    0.011 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.388 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.132 |  0.008 |   0.388 |    0.020 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd3_4i_8b           | 0.031 |  0.043 |   0.431 |    0.063 | 
     | sb_wide/out_1_2_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.420 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.249 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.250 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.308 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.057 |    0.311 | 
     | sb_wide/clk_gate_out_1_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.080 | 0.081 |   0.024 |    0.392 | 
     | sb_wide/out_1_2_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.080 | 0.001 |   0.025 |    0.393 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.016
  Arrival Time                  0.353
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.496 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.495 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.459 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.455 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.455 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.410 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.409 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.311 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.311 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.286 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.286 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.262 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.262 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.209 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.209 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.182 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.182 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.159 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.159 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.113 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.113 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.085 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.079 | 
     | sb_1b/U65                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.079 | 
     | sb_1b/U65                                          | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.316 |   -0.053 | 
     | sb_1b/U141                                         |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.316 |   -0.053 | 
     | sb_1b/U141                                         | A1 ^ -> ZN v | AOI22D0BWP40                    | 0.050 | 0.037 |   0.353 |   -0.016 | 
     | sb_1b/out_1_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.050 | 0.000 |   0.353 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.250 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.251 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.309 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.317 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.393 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.395 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.015
  Arrival Time                  0.354
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.497 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.495 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.460 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.455 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.455 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.410 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.409 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.311 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.311 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.286 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.286 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.263 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.263 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.210 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.209 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.182 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.182 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.159 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.159 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.114 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.114 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.085 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.289 |   -0.080 | 
     | sb_1b/U19                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.289 |   -0.080 | 
     | sb_1b/U19                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.027 |   0.317 |   -0.052 | 
     | sb_1b/U22                                          |              | AOI22D0BWP40                    | 0.032 | 0.000 |   0.317 |   -0.052 | 
     | sb_1b/U22                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.045 | 0.038 |   0.354 |   -0.015 | 
     | sb_1b/out_3_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.045 | 0.000 |   0.354 |   -0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.250 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.251 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.309 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.317 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.393 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.395 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.016
  Arrival Time                  0.355
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.498 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.497 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.461 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.457 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.457 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.411 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.411 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.312 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.312 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.287 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.287 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.264 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.264 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.211 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.211 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.183 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.183 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.161 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.161 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.115 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.115 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.087 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.080 | 
     | sb_1b/U30                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.080 | 
     | sb_1b/U30                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.033 | 0.028 |   0.319 |   -0.052 | 
     | sb_1b/FE_RC_79_0                                   |              | AOI22D1BWP40                    | 0.033 | 0.000 |   0.319 |   -0.052 | 
     | sb_1b/FE_RC_79_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.050 | 0.036 |   0.354 |   -0.016 | 
     | sb_1b/out_2_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.050 | 0.000 |   0.355 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.251 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.253 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.310 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.318 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.395 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.397 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.017
  Arrival Time                  0.357
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.502 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.501 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.465 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.461 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.461 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.415 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.415 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.316 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.316 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.291 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.291 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.268 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.268 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.215 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.215 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.187 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.187 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.165 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.165 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.119 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.119 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.091 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.084 | 
     | sb_1b/U57                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.084 | 
     | sb_1b/U57                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.028 |   0.318 |   -0.056 | 
     | sb_1b/FE_RC_82_0                                   |              | AOI22D1BWP40                    | 0.034 | 0.000 |   0.318 |   -0.056 | 
     | sb_1b/FE_RC_82_0                                   | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.055 | 0.039 |   0.357 |   -0.017 | 
     | sb_1b/out_0_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.055 | 0.000 |   0.357 |   -0.017 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.255 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.257 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.314 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.322 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.399 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.400 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.059
  Arrival Time                  0.434
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.503 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.501 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.466 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.459 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.459 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.403 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.403 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.307 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.307 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.155 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.154 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.080 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.080 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.080 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.041 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.147 |  0.064 |   0.397 |    0.023 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.026 |  0.047 |   0.445 |    0.070 | 
     | sb_wide/out_1_4_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.029 | -0.011 |   0.434 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.256 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.257 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.314 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.049 |    0.326 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.079 |   0.031 |    0.406 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.001 |   0.032 |    0.407 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.015
  Arrival Time                  0.360
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.503 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.501 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.466 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.462 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.462 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.416 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.317 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.317 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.292 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.292 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.269 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.269 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.216 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.215 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.188 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.188 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.165 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.165 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.120 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.120 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.092 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.085 | 
     | sb_1b/U32                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.085 | 
     | sb_1b/U32                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.043 | 0.032 |   0.323 |   -0.053 | 
     | sb_1b/U36                                          |              | AOI22D1BWP40                    | 0.043 | 0.000 |   0.323 |   -0.053 | 
     | sb_1b/U36                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.048 | 0.037 |   0.360 |   -0.015 | 
     | sb_1b/out_3_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.048 | 0.000 |   0.360 |   -0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.256 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.257 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.315 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.323 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.399 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.401 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.018
  Arrival Time                  0.358
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.504 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.503 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.467 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.463 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.463 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.417 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.417 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.318 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.318 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.293 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.293 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.270 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.270 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.217 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.217 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.189 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.189 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.166 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.166 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.121 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.121 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.093 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.086 | 
     | sb_1b/U49                                          |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.086 | 
     | sb_1b/U49                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.026 |   0.316 |   -0.060 | 
     | sb_1b/U53                                          |              | AOI22D0BWP40                    | 0.030 | 0.000 |   0.316 |   -0.060 | 
     | sb_1b/U53                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.058 | 0.042 |   0.358 |   -0.018 | 
     | sb_1b/out_0_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.058 | 0.000 |   0.358 |   -0.018 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.257 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.258 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.316 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.324 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.401 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.402 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_8_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_8_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.439
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.506 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.504 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.469 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.462 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.462 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.406 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.406 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.037 |  0.101 |   0.073 |   -0.305 | 
     | test_pe/test_opt_reg_file/U29                      |                  | AO22D1BWP40                     | 0.037 |  0.000 |   0.073 |   -0.305 | 
     | test_pe/test_opt_reg_file/U29                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.156 |  0.109 |   0.182 |   -0.196 | 
     | test_pe/U70                                        |                  | MAOI22D0BWP40                   | 0.156 |  0.000 |   0.183 |   -0.195 | 
     | test_pe/U70                                        | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.076 |  0.077 |   0.260 |   -0.118 | 
     | test_pe/FE_OFC16_pe_out_res_8                      |                  | CKBD4BWP40                      | 0.076 |  0.000 |   0.260 |   -0.118 | 
     | test_pe/FE_OFC16_pe_out_res_8                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.268 |  0.134 |   0.394 |    0.016 | 
     | test_pe                                            | res[8] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.394 |    0.016 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.230 | -0.000 |   0.394 |    0.016 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_0 ^ -> ZN_0 v | nem_ohmux_invd3_4i_8b           | 0.027 |  0.056 |   0.450 |    0.072 | 
     | sb_wide/out_1_1_id1_bar_reg_8_                     |                  | DFQD0BWP40                      | 0.030 | -0.011 |   0.439 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.259 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.260 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.318 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.047 | 0.004 |  -0.056 |    0.322 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.096 | 0.084 |   0.028 |    0.406 | 
     | sb_wide/out_1_1_id1_bar_reg_8_             |             | DFQD0BWP40   | 0.096 | 0.001 |   0.029 |    0.407 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.020
  Arrival Time                  0.360
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.507 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.506 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.470 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.466 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.466 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.421 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.420 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.322 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.322 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.297 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.297 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.273 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.273 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.220 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.220 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.193 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.193 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.170 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.170 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.124 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.124 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.096 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.089 | 
     | sb_1b/FE_RC_57_0                                   |              | AOI22D0BWP40                    | 0.024 | 0.007 |   0.290 |   -0.089 | 
     | sb_1b/FE_RC_57_0                                   | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.026 | 0.023 |   0.313 |   -0.067 | 
     | sb_1b/U7                                           |              | AOI22D0BWP40                    | 0.026 | 0.000 |   0.313 |   -0.067 | 
     | sb_1b/U7                                           | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.066 | 0.047 |   0.360 |   -0.020 | 
     | sb_1b/out_0_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.066 | 0.000 |   0.360 |   -0.020 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.261 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.262 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.320 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.328 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.404 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.406 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.021
  Arrival Time                  0.360
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.508 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.506 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.471 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.466 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.466 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.421 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.421 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.322 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.322 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.297 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.297 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.274 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.274 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.221 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.220 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.193 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.193 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.170 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.170 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.125 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.125 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.096 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.289 |   -0.091 | 
     | sb_1b/U40                                          |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.289 |   -0.091 | 
     | sb_1b/U40                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.025 | 0.023 |   0.313 |   -0.067 | 
     | sb_1b/U138                                         |              | AOI22D0BWP40                    | 0.025 | 0.000 |   0.313 |   -0.067 | 
     | sb_1b/U138                                         | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.070 | 0.047 |   0.359 |   -0.021 | 
     | sb_1b/out_2_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.070 | 0.000 |   0.360 |   -0.021 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.261 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.262 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.320 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.328 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.404 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.406 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_14_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.059
  Arrival Time                  0.442
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.040 |        |  -0.128 |   -0.511 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.040 |  0.001 |  -0.126 |   -0.509 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.034 |  0.036 |  -0.091 |   -0.474 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.084 |   -0.468 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.038 |  0.006 |  -0.084 |   -0.468 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.058 |  0.056 |  -0.028 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |                  | DFCNQD1BWP40                    | 0.058 |  0.001 |  -0.028 |   -0.411 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.028 |  0.095 |   0.068 |   -0.315 | 
     | test_pe/test_opt_reg_file/U35                      |                  | AO22D0BWP40                     | 0.028 |  0.000 |   0.068 |   -0.315 | 
     | test_pe/test_opt_reg_file/U35                      | B2 ^ -> Z ^      | AO22D0BWP40                     | 0.222 |  0.153 |   0.220 |   -0.163 | 
     | test_pe/U94                                        |                  | MAOI22D2BWP40                   | 0.222 |  0.000 |   0.221 |   -0.162 | 
     | test_pe/U94                                        | B2 ^ -> ZN ^     | MAOI22D2BWP40                   | 0.050 |  0.074 |   0.295 |   -0.088 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.295 |   -0.088 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     |                  | CKBD12BWP40                     | 0.050 |  0.000 |   0.295 |   -0.088 | 
     | sb_wide/FE_OFC96_pe_out_res_14                     | I ^ -> Z ^       | CKBD12BWP40                     | 0.062 |  0.039 |   0.334 |   -0.049 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  |                  | nem_ohmux_invd3_4i_8b           | 0.148 |  0.074 |   0.408 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd3_4i_8b           | 0.033 |  0.045 |   0.453 |    0.070 | 
     | sb_wide/out_2_2_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.442 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.057 |       |  -0.119 |    0.264 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD24BWP40  | 0.057 | 0.001 |  -0.118 |    0.265 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD24BWP40  | 0.044 | 0.057 |  -0.060 |    0.323 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.046 | 0.003 |  -0.057 |    0.326 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.085 |   0.028 |    0.411 | 
     | sb_wide/out_2_2_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.098 | 0.000 |   0.029 |    0.412 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_7_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.026
+ Hold                         -0.016
+ Phase Shift                   0.000
- CPPR Adjustment               0.031
= Required Time                -0.021
  Arrival Time                  0.362
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.040 |       |  -0.128 |   -0.511 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.040 | 0.001 |  -0.126 |   -0.510 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.034 | 0.036 |  -0.091 |   -0.474 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.086 |   -0.470 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.037 | 0.004 |  -0.086 |   -0.470 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.045 |  -0.041 |   -0.424 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             |              | DFCNQD1BWP40                    | 0.046 | 0.000 |  -0.040 |   -0.424 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_7_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.058 |   -0.325 | 
     | test_pe/test_lut/U7                                |              | AOI22D0BWP40                    | 0.015 | 0.000 |   0.058 |   -0.325 | 
     | test_pe/test_lut/U7                                | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.025 |   0.083 |   -0.300 | 
     | test_pe/test_lut/U10                               |              | AOI22D0BWP40                    | 0.031 | 0.000 |   0.083 |   -0.300 | 
     | test_pe/test_lut/U10                               | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.023 |   0.106 |   -0.277 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.022 | 0.000 |   0.106 |   -0.277 | 
     | test_pe/test_lut/U14                               | A2 v -> Z v  | AO21D1BWP40                     | 0.028 | 0.053 |   0.159 |   -0.224 | 
     | test_pe/U8                                         |              | AOI22D0BWP40                    | 0.028 | 0.000 |   0.160 |   -0.224 | 
     | test_pe/U8                                         | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.027 |   0.187 |   -0.196 | 
     | test_pe/U27                                        |              | AOI32D1BWP40                    | 0.035 | 0.000 |   0.187 |   -0.196 | 
     | test_pe/U27                                        | A1 ^ -> ZN v | AOI32D1BWP40                    | 0.022 | 0.023 |   0.210 |   -0.174 | 
     | test_pe/U227                                       |              | AO21D2BWP40                     | 0.022 | 0.000 |   0.210 |   -0.174 | 
     | test_pe/U227                                       | A2 v -> Z v  | AO21D2BWP40                     | 0.016 | 0.046 |   0.255 |   -0.128 | 
     | test_pe/FE_OFC10_pe_out_res_p                      |              | CKBD10BWP40                     | 0.016 | 0.000 |   0.255 |   -0.128 | 
     | test_pe/FE_OFC10_pe_out_res_p                      | I v -> Z v   | CKBD10BWP40                     | 0.020 | 0.028 |   0.284 |   -0.100 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.290 |   -0.093 | 
     | sb_1b/FE_RC_27_0                                   |              | AOI22D0BWP40                    | 0.024 | 0.006 |   0.290 |   -0.093 | 
     | sb_1b/FE_RC_27_0                                   | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.027 | 0.023 |   0.313 |   -0.070 | 
     | sb_1b/U44                                          |              | AOI22D0BWP40                    | 0.027 | 0.000 |   0.313 |   -0.070 | 
     | sb_1b/U44                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.072 | 0.049 |   0.362 |   -0.021 | 
     | sb_1b/out_3_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.072 | 0.000 |   0.362 |   -0.021 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.119
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.057 |       |  -0.119 |    0.264 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.057 | 0.001 |  -0.118 |    0.266 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.050 | 0.058 |  -0.060 |    0.323 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.052 | 0.008 |  -0.052 |    0.331 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.090 | 0.076 |   0.024 |    0.408 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.090 | 0.002 |   0.026 |    0.409 | 
     +------------------------------------------------------------------------------------------+ 

