

================================================================
== Vivado HLS Report for 'separate_complex_wlo'
================================================================
* Date:           Wed Aug 17 14:58:53 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__21_8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.670|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   54|   54|         4|          1|          1|    52|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:730]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %separation ]"   --->   Operation 9 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.42ns)   --->   "%icmp_ln730 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:730]   --->   Operation 10 'icmp' 'icmp_ln730' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:730]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln730, label %2, label %separation" [dnn/dnn.cpp:730]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_23 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V)" [dnn/dnn.cpp:732]   --->   Operation 14 'read' 'empty_23' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%LS_stream_V_data_val = extractvalue { i64, i1 } %empty_23, 0" [dnn/dnn.cpp:732]   --->   Operation 15 'extractvalue' 'LS_stream_V_data_val' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %LS_stream_V_data_val to i32" [dnn/dnn.h:24->dnn/dnn.cpp:732]   --->   Operation 16 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %trunc_ln24 to float" [dnn/dnn.h:24->dnn/dnn.cpp:732]   --->   Operation 17 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%v_assign_1_new8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %LS_stream_V_data_val, i32 32, i32 63)" [dnn/dnn.h:24->dnn/dnn.cpp:732]   --->   Operation 18 'partselect' 'v_assign_1_new8' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i32 %v_assign_1_new8 to float" [dnn/dnn.h:24->dnn/dnn.cpp:732]   --->   Operation 19 'bitcast' 'bitcast_ln24_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (4.43ns)   --->   "%d_assign = fpext float %bitcast_ln24 to double" [dnn/dnn.cpp:733]   --->   Operation 20 'fpext' 'd_assign' <Predicate = (!icmp_ln730)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 21 [2/2] (4.43ns)   --->   "%d_assign_7 = fpext float %bitcast_ln24_1 to double" [dnn/dnn.cpp:733]   --->   Operation 21 'fpext' 'd_assign_7' <Predicate = (!icmp_ln730)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.67>
ST_3 : Operation 22 [1/2] (4.43ns)   --->   "%d_assign = fpext float %bitcast_ln24 to double" [dnn/dnn.cpp:733]   --->   Operation 22 'fpext' 'd_assign' <Predicate = (!icmp_ln730)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [dnn/dnn.cpp:733]   --->   Operation 23 'bitcast' 'ireg_V' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [dnn/dnn.cpp:733]   --->   Operation 24 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [dnn/dnn.cpp:733]   --->   Operation 25 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [dnn/dnn.cpp:733]   --->   Operation 26 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [dnn/dnn.cpp:733]   --->   Operation 27 'zext' 'zext_ln461' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [dnn/dnn.cpp:733]   --->   Operation 28 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [dnn/dnn.cpp:733]   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_1 = zext i53 %tmp_1 to i54" [dnn/dnn.cpp:733]   --->   Operation 30 'zext' 'p_Result_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_1" [dnn/dnn.cpp:733]   --->   Operation 31 'sub' 'man_V_1' <Predicate = (!icmp_ln730)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_1" [dnn/dnn.cpp:733]   --->   Operation 32 'select' 'man_V_2' <Predicate = (!icmp_ln730)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [dnn/dnn.cpp:733]   --->   Operation 33 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln730)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [dnn/dnn.cpp:733]   --->   Operation 34 'sub' 'F2' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 13" [dnn/dnn.cpp:733]   --->   Operation 35 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -13, %F2" [dnn/dnn.cpp:733]   --->   Operation 36 'add' 'add_ln581' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 13, %F2" [dnn/dnn.cpp:733]   --->   Operation 37 'sub' 'sub_ln581' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [dnn/dnn.cpp:733]   --->   Operation 38 'select' 'sh_amt' <Predicate = (!icmp_ln730)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 13" [dnn/dnn.cpp:733]   --->   Operation 39 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i21" [dnn/dnn.cpp:733]   --->   Operation 40 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (4.43ns)   --->   "%d_assign_7 = fpext float %bitcast_ln24_1 to double" [dnn/dnn.cpp:733]   --->   Operation 41 'fpext' 'd_assign_7' <Predicate = (!icmp_ln730)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_7 to i64" [dnn/dnn.cpp:733]   --->   Operation 42 'bitcast' 'ireg_V_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln556_1 = trunc i64 %ireg_V_1 to i63" [dnn/dnn.cpp:733]   --->   Operation 43 'trunc' 'trunc_ln556_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [dnn/dnn.cpp:733]   --->   Operation 44 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [dnn/dnn.cpp:733]   --->   Operation 45 'partselect' 'exp_tmp_V_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V_1 to i12" [dnn/dnn.cpp:733]   --->   Operation 46 'zext' 'zext_ln461_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_V_1 to i52" [dnn/dnn.cpp:733]   --->   Operation 47 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_1)" [dnn/dnn.cpp:733]   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_3 = zext i53 %tmp_2 to i54" [dnn/dnn.cpp:733]   --->   Operation 49 'zext' 'p_Result_3' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_3" [dnn/dnn.cpp:733]   --->   Operation 50 'sub' 'man_V_4' <Predicate = (!icmp_ln730)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_2, i54 %man_V_4, i54 %p_Result_3" [dnn/dnn.cpp:733]   --->   Operation 51 'select' 'man_V_5' <Predicate = (!icmp_ln730)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.78ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556_1, 0" [dnn/dnn.cpp:733]   --->   Operation 52 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln730)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %zext_ln461_1" [dnn/dnn.cpp:734]   --->   Operation 53 'sub' 'F2_1' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2_1, 13" [dnn/dnn.cpp:734]   --->   Operation 54 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.54ns)   --->   "%add_ln581_1 = add i12 -13, %F2_1" [dnn/dnn.cpp:734]   --->   Operation 55 'add' 'add_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.54ns)   --->   "%sub_ln581_1 = sub i12 13, %F2_1" [dnn/dnn.cpp:734]   --->   Operation 56 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [dnn/dnn.cpp:734]   --->   Operation 57 'select' 'sh_amt_1' <Predicate = (!icmp_ln730)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.99ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2_1, 13" [dnn/dnn.cpp:734]   --->   Operation 58 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_5 to i21" [dnn/dnn.cpp:734]   --->   Operation 59 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [dnn/dnn.cpp:733]   --->   Operation 60 'sext' 'sext_ln581' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [dnn/dnn.cpp:733]   --->   Operation 61 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 21" [dnn/dnn.cpp:733]   --->   Operation 62 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [dnn/dnn.cpp:733]   --->   Operation 63 'zext' 'zext_ln586' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [dnn/dnn.cpp:733]   --->   Operation 64 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i21" [dnn/dnn.cpp:733]   --->   Operation 65 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [dnn/dnn.cpp:733]   --->   Operation 66 'xor' 'xor_ln571' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [dnn/dnn.cpp:733]   --->   Operation 67 'and' 'and_ln582' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [dnn/dnn.cpp:733]   --->   Operation 68 'or' 'or_ln582' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [dnn/dnn.cpp:733]   --->   Operation 69 'xor' 'xor_ln582' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [dnn/dnn.cpp:733]   --->   Operation 70 'and' 'and_ln581' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln585 = and i1 %and_ln581, %icmp_ln585" [dnn/dnn.cpp:733]   --->   Operation 71 'and' 'and_ln585' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [dnn/dnn.cpp:733]   --->   Operation 72 'xor' 'xor_ln585' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %xor_ln585" [dnn/dnn.cpp:733]   --->   Operation 73 'and' 'and_ln585_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [dnn/dnn.cpp:733]   --->   Operation 74 'or' 'or_ln581' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [dnn/dnn.cpp:733]   --->   Operation 75 'xor' 'xor_ln581' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [dnn/dnn.cpp:733]   --->   Operation 76 'and' 'and_ln603' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [dnn/dnn.cpp:733]   --->   Operation 77 'or' 'or_ln603' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i21 %trunc_ln586, i21 %trunc_ln583" [dnn/dnn.cpp:733]   --->   Operation 78 'select' 'select_ln603_1' <Predicate = (!icmp_ln730)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [dnn/dnn.cpp:733]   --->   Operation 79 'or' 'or_ln603_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [dnn/dnn.cpp:733]   --->   Operation 80 'or' 'or_ln603_2' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1 to i32" [dnn/dnn.cpp:734]   --->   Operation 81 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.99ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt_1, 54" [dnn/dnn.cpp:734]   --->   Operation 82 'icmp' 'icmp_ln585_1' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt_1, 21" [dnn/dnn.cpp:734]   --->   Operation 83 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln730)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%zext_ln586_1 = zext i32 %sext_ln581_1 to i54" [dnn/dnn.cpp:734]   --->   Operation 84 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%ashr_ln586_1 = ashr i54 %man_V_5, %zext_ln586_1" [dnn/dnn.cpp:734]   --->   Operation 85 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_5)   --->   "%trunc_ln586_1 = trunc i54 %ashr_ln586_1 to i21" [dnn/dnn.cpp:734]   --->   Operation 86 'trunc' 'trunc_ln586_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_1, true" [dnn/dnn.cpp:733]   --->   Operation 87 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%and_ln582_1 = and i1 %icmp_ln582_1, %xor_ln571_1" [dnn/dnn.cpp:734]   --->   Operation 88 'and' 'and_ln582_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_1, %icmp_ln582_1" [dnn/dnn.cpp:734]   --->   Operation 89 'or' 'or_ln582_1' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, true" [dnn/dnn.cpp:734]   --->   Operation 90 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_1, %xor_ln582_1" [dnn/dnn.cpp:734]   --->   Operation 91 'and' 'and_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln585_2 = and i1 %and_ln581_1, %icmp_ln585_1" [dnn/dnn.cpp:734]   --->   Operation 92 'and' 'and_ln585_2' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%xor_ln585_1 = xor i1 %icmp_ln585_1, true" [dnn/dnn.cpp:734]   --->   Operation 93 'xor' 'xor_ln585_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_3)   --->   "%and_ln585_3 = and i1 %and_ln581_1, %xor_ln585_1" [dnn/dnn.cpp:734]   --->   Operation 94 'and' 'and_ln585_3' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%or_ln581_1 = or i1 %or_ln582_1, %icmp_ln581_1" [dnn/dnn.cpp:734]   --->   Operation 95 'or' 'or_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_1)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, true" [dnn/dnn.cpp:734]   --->   Operation 96 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603_1 = and i1 %icmp_ln603_1, %xor_ln581_1" [dnn/dnn.cpp:734]   --->   Operation 97 'and' 'and_ln603_1' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_3 = or i1 %and_ln603_1, %and_ln585_3" [dnn/dnn.cpp:734]   --->   Operation 98 'or' 'or_ln603_3' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_5 = select i1 %and_ln585_2, i21 %trunc_ln586_1, i21 %trunc_ln583_1" [dnn/dnn.cpp:734]   --->   Operation 99 'select' 'select_ln603_5' <Predicate = (!icmp_ln730)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_5)   --->   "%or_ln603_4 = or i1 %and_ln585_2, %and_ln582_1" [dnn/dnn.cpp:734]   --->   Operation 100 'or' 'or_ln603_4' <Predicate = (!icmp_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_5 = or i1 %or_ln603_3, %or_ln603_4" [dnn/dnn.cpp:734]   --->   Operation 101 'or' 'or_ln603_5' <Predicate = (!icmp_ln730)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln730 = zext i6 %i_0 to i7" [dnn/dnn.cpp:730]   --->   Operation 102 'zext' 'zext_ln730' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dnn/dnn.cpp:730]   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [dnn/dnn.cpp:730]   --->   Operation 104 'specregionbegin' 'tmp' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [dnn/dnn.cpp:731]   --->   Operation 105 'specpipeline' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i6 %i_0 to i64" [dnn/dnn.cpp:733]   --->   Operation 106 'zext' 'zext_ln733' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %LS_stream_V_data_val, i32 31)" [dnn/dnn.cpp:733]   --->   Operation 107 'bitselect' 'tmp_4' <Predicate = (!icmp_ln730 & !and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln588 = select i1 %tmp_4, i21 -1, i21 0" [dnn/dnn.cpp:733]   --->   Operation 108 'select' 'select_ln588' <Predicate = (!icmp_ln730 & !and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i21" [dnn/dnn.cpp:733]   --->   Operation 109 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln730 & and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i21 %trunc_ln583, %sext_ln581cast" [dnn/dnn.cpp:733]   --->   Operation 110 'shl' 'shl_ln604' <Predicate = (!icmp_ln730 & and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i21 %shl_ln604, i21 %select_ln588" [dnn/dnn.cpp:733]   --->   Operation 111 'select' 'select_ln603' <Predicate = (!icmp_ln730 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (4.12ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i21 %select_ln603, i21 %select_ln603_1" [dnn/dnn.cpp:733]   --->   Operation 112 'select' 'select_ln603_2' <Predicate = (!icmp_ln730 & or_ln603_2)> <Delay = 4.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i21 %select_ln603_2, i21 0" [dnn/dnn.cpp:733]   --->   Operation 113 'select' 'select_ln603_3' <Predicate = (!icmp_ln730)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sep_V_addr = getelementptr [104 x i21]* %sep_V, i64 0, i64 %zext_ln733" [dnn/dnn.cpp:733]   --->   Operation 114 'getelementptr' 'sep_V_addr' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (3.25ns)   --->   "store i21 %select_ln603_3, i21* %sep_V_addr, align 4" [dnn/dnn.cpp:733]   --->   Operation 115 'store' <Predicate = (!icmp_ln730)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_5 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln734 = add i7 52, %zext_ln730" [dnn/dnn.cpp:734]   --->   Operation 116 'add' 'add_ln734' <Predicate = (!icmp_ln730)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln734 = zext i7 %add_ln734 to i64" [dnn/dnn.cpp:734]   --->   Operation 117 'zext' 'zext_ln734' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %LS_stream_V_data_val, i32 63)" [dnn/dnn.cpp:734]   --->   Operation 118 'bitselect' 'tmp_6' <Predicate = (!icmp_ln730 & !and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%select_ln588_1 = select i1 %tmp_6, i21 -1, i21 0" [dnn/dnn.cpp:734]   --->   Operation 119 'select' 'select_ln588_1' <Predicate = (!icmp_ln730 & !and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%sext_ln581_1cast = trunc i32 %sext_ln581_1 to i21" [dnn/dnn.cpp:734]   --->   Operation 120 'trunc' 'sext_ln581_1cast' <Predicate = (!icmp_ln730 & and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%shl_ln604_1 = shl i21 %trunc_ln583_1, %sext_ln581_1cast" [dnn/dnn.cpp:734]   --->   Operation 121 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln730 & and_ln603_1 & or_ln603_3 & or_ln603_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_6)   --->   "%select_ln603_4 = select i1 %and_ln603_1, i21 %shl_ln604_1, i21 %select_ln588_1" [dnn/dnn.cpp:734]   --->   Operation 122 'select' 'select_ln603_4' <Predicate = (!icmp_ln730 & or_ln603_3 & or_ln603_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (4.12ns) (out node of the LUT)   --->   "%select_ln603_6 = select i1 %or_ln603_3, i21 %select_ln603_4, i21 %select_ln603_5" [dnn/dnn.cpp:734]   --->   Operation 123 'select' 'select_ln603_6' <Predicate = (!icmp_ln730 & or_ln603_5)> <Delay = 4.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %or_ln603_5, i21 %select_ln603_6, i21 0" [dnn/dnn.cpp:734]   --->   Operation 124 'select' 'select_ln603_7' <Predicate = (!icmp_ln730)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sep_V_addr_1 = getelementptr [104 x i21]* %sep_V, i64 0, i64 %zext_ln734" [dnn/dnn.cpp:734]   --->   Operation 125 'getelementptr' 'sep_V_addr_1' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (3.25ns)   --->   "store i21 %select_ln603_7, i21* %sep_V_addr_1, align 4" [dnn/dnn.cpp:734]   --->   Operation 126 'store' <Predicate = (!icmp_ln730)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 104> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp)" [dnn/dnn.cpp:735]   --->   Operation 127 'specregionend' 'empty_24' <Predicate = (!icmp_ln730)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:730]   --->   Operation 128 'br' <Predicate = (!icmp_ln730)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [dnn/dnn.cpp:737]   --->   Operation 129 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ LS_stream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ LS_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000]
br_ln730             (br               ) [ 0111110]
i_0                  (phi              ) [ 0011110]
icmp_ln730           (icmp             ) [ 0011110]
empty                (speclooptripcount) [ 0000000]
i                    (add              ) [ 0111110]
br_ln730             (br               ) [ 0000000]
empty_23             (read             ) [ 0000000]
LS_stream_V_data_val (extractvalue     ) [ 0011110]
trunc_ln24           (trunc            ) [ 0000000]
bitcast_ln24         (bitcast          ) [ 0011000]
v_assign_1_new8      (partselect       ) [ 0000000]
bitcast_ln24_1       (bitcast          ) [ 0011000]
d_assign             (fpext            ) [ 0000000]
ireg_V               (bitcast          ) [ 0000000]
trunc_ln556          (trunc            ) [ 0000000]
p_Result_s           (bitselect        ) [ 0000000]
exp_tmp_V            (partselect       ) [ 0000000]
zext_ln461           (zext             ) [ 0000000]
trunc_ln565          (trunc            ) [ 0000000]
tmp_1                (bitconcatenate   ) [ 0000000]
p_Result_1           (zext             ) [ 0000000]
man_V_1              (sub              ) [ 0000000]
man_V_2              (select           ) [ 0010100]
icmp_ln571           (icmp             ) [ 0010100]
F2                   (sub              ) [ 0000000]
icmp_ln581           (icmp             ) [ 0010100]
add_ln581            (add              ) [ 0000000]
sub_ln581            (sub              ) [ 0000000]
sh_amt               (select           ) [ 0010100]
icmp_ln582           (icmp             ) [ 0010100]
trunc_ln583          (trunc            ) [ 0010110]
d_assign_7           (fpext            ) [ 0000000]
ireg_V_1             (bitcast          ) [ 0000000]
trunc_ln556_1        (trunc            ) [ 0000000]
p_Result_2           (bitselect        ) [ 0000000]
exp_tmp_V_1          (partselect       ) [ 0000000]
zext_ln461_1         (zext             ) [ 0000000]
trunc_ln565_1        (trunc            ) [ 0000000]
tmp_2                (bitconcatenate   ) [ 0000000]
p_Result_3           (zext             ) [ 0000000]
man_V_4              (sub              ) [ 0000000]
man_V_5              (select           ) [ 0010100]
icmp_ln571_1         (icmp             ) [ 0010100]
F2_1                 (sub              ) [ 0000000]
icmp_ln581_1         (icmp             ) [ 0010100]
add_ln581_1          (add              ) [ 0000000]
sub_ln581_1          (sub              ) [ 0000000]
sh_amt_1             (select           ) [ 0010100]
icmp_ln582_1         (icmp             ) [ 0010100]
trunc_ln583_1        (trunc            ) [ 0010110]
sext_ln581           (sext             ) [ 0010010]
icmp_ln585           (icmp             ) [ 0000000]
icmp_ln603           (icmp             ) [ 0000000]
zext_ln586           (zext             ) [ 0000000]
ashr_ln586           (ashr             ) [ 0000000]
trunc_ln586          (trunc            ) [ 0000000]
xor_ln571            (xor              ) [ 0000000]
and_ln582            (and              ) [ 0000000]
or_ln582             (or               ) [ 0000000]
xor_ln582            (xor              ) [ 0000000]
and_ln581            (and              ) [ 0000000]
and_ln585            (and              ) [ 0000000]
xor_ln585            (xor              ) [ 0000000]
and_ln585_1          (and              ) [ 0000000]
or_ln581             (or               ) [ 0000000]
xor_ln581            (xor              ) [ 0000000]
and_ln603            (and              ) [ 0010010]
or_ln603             (or               ) [ 0010010]
select_ln603_1       (select           ) [ 0010010]
or_ln603_1           (or               ) [ 0000000]
or_ln603_2           (or               ) [ 0010010]
sext_ln581_1         (sext             ) [ 0010010]
icmp_ln585_1         (icmp             ) [ 0000000]
icmp_ln603_1         (icmp             ) [ 0000000]
zext_ln586_1         (zext             ) [ 0000000]
ashr_ln586_1         (ashr             ) [ 0000000]
trunc_ln586_1        (trunc            ) [ 0000000]
xor_ln571_1          (xor              ) [ 0000000]
and_ln582_1          (and              ) [ 0000000]
or_ln582_1           (or               ) [ 0000000]
xor_ln582_1          (xor              ) [ 0000000]
and_ln581_1          (and              ) [ 0000000]
and_ln585_2          (and              ) [ 0000000]
xor_ln585_1          (xor              ) [ 0000000]
and_ln585_3          (and              ) [ 0000000]
or_ln581_1           (or               ) [ 0000000]
xor_ln581_1          (xor              ) [ 0000000]
and_ln603_1          (and              ) [ 0010010]
or_ln603_3           (or               ) [ 0010010]
select_ln603_5       (select           ) [ 0010010]
or_ln603_4           (or               ) [ 0000000]
or_ln603_5           (or               ) [ 0010010]
zext_ln730           (zext             ) [ 0000000]
specloopname_ln730   (specloopname     ) [ 0000000]
tmp                  (specregionbegin  ) [ 0000000]
specpipeline_ln731   (specpipeline     ) [ 0000000]
zext_ln733           (zext             ) [ 0000000]
tmp_4                (bitselect        ) [ 0000000]
select_ln588         (select           ) [ 0000000]
sext_ln581cast       (trunc            ) [ 0000000]
shl_ln604            (shl              ) [ 0000000]
select_ln603         (select           ) [ 0000000]
select_ln603_2       (select           ) [ 0000000]
select_ln603_3       (select           ) [ 0000000]
sep_V_addr           (getelementptr    ) [ 0000000]
store_ln733          (store            ) [ 0000000]
add_ln734            (add              ) [ 0000000]
zext_ln734           (zext             ) [ 0000000]
tmp_6                (bitselect        ) [ 0000000]
select_ln588_1       (select           ) [ 0000000]
sext_ln581_1cast     (trunc            ) [ 0000000]
shl_ln604_1          (shl              ) [ 0000000]
select_ln603_4       (select           ) [ 0000000]
select_ln603_6       (select           ) [ 0000000]
select_ln603_7       (select           ) [ 0000000]
sep_V_addr_1         (getelementptr    ) [ 0000000]
store_ln734          (store            ) [ 0000000]
empty_24             (specregionend    ) [ 0000000]
br_ln730             (br               ) [ 0111110]
ret_ln737            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="LS_stream_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LS_stream_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LS_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sep_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="empty_23_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="65" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sep_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="21" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_V_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="21" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="7" slack="0"/>
<pin id="113" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="21" slack="2147483647"/>
<pin id="115" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln733/5 store_ln734/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sep_V_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="21" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sep_V_addr_1/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_0_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="1"/>
<pin id="119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="6" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_7/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln730_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln730/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="LS_stream_V_data_val_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="65" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="LS_stream_V_data_val/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln24_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln24_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v_assign_1_new8_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v_assign_1_new8/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="bitcast_ln24_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="ireg_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln556_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="exp_tmp_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="0" index="3" bw="7" slack="0"/>
<pin id="196" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln461_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln565_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="53" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="52" slack="0"/>
<pin id="213" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="53" slack="0"/>
<pin id="219" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="man_V_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="53" slack="0"/>
<pin id="224" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="man_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="54" slack="0"/>
<pin id="230" dir="0" index="2" bw="53" slack="0"/>
<pin id="231" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln571_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="63" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="F2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln581_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln581_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="12" slack="0"/>
<pin id="256" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln581_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="12" slack="0"/>
<pin id="262" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sh_amt_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="0"/>
<pin id="268" dir="0" index="2" bw="12" slack="0"/>
<pin id="269" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln582_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln583_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="54" slack="0"/>
<pin id="281" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="ireg_V_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln556_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_Result_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exp_tmp_V_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln461_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln565_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="53" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="52" slack="0"/>
<pin id="321" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="53" slack="0"/>
<pin id="327" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="man_V_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="53" slack="0"/>
<pin id="332" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_4/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="man_V_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="0" index="2" bw="53" slack="0"/>
<pin id="339" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_5/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln571_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="63" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="F2_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln581_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln581_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln581_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="12" slack="0"/>
<pin id="370" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sh_amt_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="12" slack="0"/>
<pin id="376" dir="0" index="2" bw="12" slack="0"/>
<pin id="377" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_1/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln582_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln583_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="54" slack="0"/>
<pin id="389" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln581_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln585_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="0" index="1" bw="7" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln603_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln586_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="ashr_ln586_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="54" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln586_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="54" slack="0"/>
<pin id="415" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln571_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln582_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln582_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln582_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln581_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="and_ln585_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln585_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="and_ln585_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln581_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="1"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln581_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln603_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln603_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln603_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="21" slack="0"/>
<pin id="486" dir="0" index="2" bw="21" slack="1"/>
<pin id="487" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln603_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln603_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln581_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln585_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="1"/>
<pin id="507" dir="0" index="1" bw="7" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln603_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="1"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln586_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="ashr_ln586_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="54" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln586_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="54" slack="0"/>
<pin id="526" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_1/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xor_ln571_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_1/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln582_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_1/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln582_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="1" slack="1"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln582_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="and_ln581_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_1/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln585_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln585_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln585_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_3/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln581_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="1"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln581_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_1/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln603_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_1/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln603_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_3/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln603_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="21" slack="0"/>
<pin id="597" dir="0" index="2" bw="21" slack="1"/>
<pin id="598" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_5/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln603_4_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_4/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln603_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_5/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln730_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="3"/>
<pin id="615" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln730/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln733_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="3"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln733/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="3"/>
<pin id="625" dir="0" index="2" bw="6" slack="0"/>
<pin id="626" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln588_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="0"/>
<pin id="633" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="sext_ln581cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="1"/>
<pin id="639" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln604_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="21" slack="2"/>
<pin id="642" dir="0" index="1" bw="21" slack="0"/>
<pin id="643" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln603_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="0" index="1" bw="21" slack="0"/>
<pin id="648" dir="0" index="2" bw="21" slack="0"/>
<pin id="649" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln603_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="21" slack="0"/>
<pin id="655" dir="0" index="2" bw="21" slack="1"/>
<pin id="656" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln603_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="0" index="1" bw="21" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln734_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="0" index="1" bw="6" slack="0"/>
<pin id="669" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln734/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln734_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln734/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_6_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="3"/>
<pin id="680" dir="0" index="2" bw="7" slack="0"/>
<pin id="681" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln588_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln581_1cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="1"/>
<pin id="694" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581_1cast/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="shl_ln604_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="21" slack="2"/>
<pin id="697" dir="0" index="1" bw="21" slack="0"/>
<pin id="698" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln603_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="21" slack="0"/>
<pin id="703" dir="0" index="2" bw="21" slack="0"/>
<pin id="704" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_4/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="select_ln603_6_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="21" slack="0"/>
<pin id="710" dir="0" index="2" bw="21" slack="1"/>
<pin id="711" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_6/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln603_7_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="0" index="1" bw="21" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_7/5 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln730_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln730 "/>
</bind>
</comp>

<comp id="725" class="1005" name="i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="6" slack="0"/>
<pin id="727" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="730" class="1005" name="LS_stream_V_data_val_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="3"/>
<pin id="732" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="LS_stream_V_data_val "/>
</bind>
</comp>

<comp id="736" class="1005" name="bitcast_ln24_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24 "/>
</bind>
</comp>

<comp id="741" class="1005" name="bitcast_ln24_1_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_1 "/>
</bind>
</comp>

<comp id="746" class="1005" name="man_V_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="54" slack="1"/>
<pin id="748" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="icmp_ln571_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="757" class="1005" name="icmp_ln581_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="1"/>
<pin id="759" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="763" class="1005" name="sh_amt_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="1"/>
<pin id="765" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln582_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="776" class="1005" name="trunc_ln583_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="21" slack="1"/>
<pin id="778" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="782" class="1005" name="man_V_5_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="54" slack="1"/>
<pin id="784" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_5 "/>
</bind>
</comp>

<comp id="787" class="1005" name="icmp_ln571_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="icmp_ln581_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="sh_amt_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="1"/>
<pin id="801" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="icmp_ln582_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln583_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="21" slack="1"/>
<pin id="814" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="sext_ln581_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln581 "/>
</bind>
</comp>

<comp id="823" class="1005" name="and_ln603_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="828" class="1005" name="or_ln603_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="833" class="1005" name="select_ln603_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="21" slack="1"/>
<pin id="835" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="or_ln603_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="sext_ln581_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln581_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="and_ln603_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="or_ln603_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="select_ln603_5_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="21" slack="1"/>
<pin id="860" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_5 "/>
</bind>
</comp>

<comp id="863" class="1005" name="or_ln603_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="78" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="78" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="139"><net_src comp="121" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="121" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="84" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="147" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="178"><net_src comp="129" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="175" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="175" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="175" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="183" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="179" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="201" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="241" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="241" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="247" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="241" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="227" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="132" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="283" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="299" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="283" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="325" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="291" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="325" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="287" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="309" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="349" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="355" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="361" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="367" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="385"><net_src comp="349" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="335" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="391" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="435"><net_src comp="427" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="394" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="394" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="44" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="437" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="427" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="399" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="454" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="442" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="413" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="442" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="422" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="477" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="509"><net_src comp="56" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="502" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="44" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="505" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="505" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="44" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="548" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="538" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="44" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="510" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="565" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="553" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="524" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="553" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="533" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="588" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="117" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="117" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="627"><net_src comp="34" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="72" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="622" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="629" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="76" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="665"><net_src comp="658" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="670"><net_src comp="80" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="613" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="682"><net_src comp="34" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="32" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="677" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="74" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="76" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="684" pin="3"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="700" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="707" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="76" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="720"><net_src comp="713" pin="3"/><net_sink comp="99" pin=4"/></net>

<net id="724"><net_src comp="135" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="141" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="733"><net_src comp="147" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="739"><net_src comp="155" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="744"><net_src comp="170" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="749"><net_src comp="227" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="754"><net_src comp="235" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="760"><net_src comp="247" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="766"><net_src comp="265" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="773"><net_src comp="273" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="779"><net_src comp="279" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="785"><net_src comp="335" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="790"><net_src comp="343" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="796"><net_src comp="355" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="802"><net_src comp="373" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="809"><net_src comp="381" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="815"><net_src comp="387" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="821"><net_src comp="391" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="826"><net_src comp="471" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="831"><net_src comp="477" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="836"><net_src comp="483" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="841"><net_src comp="496" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="846"><net_src comp="502" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="851"><net_src comp="582" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="856"><net_src comp="588" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="861"><net_src comp="594" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="866"><net_src comp="607" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="713" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sep_V | {5 }
 - Input state : 
	Port: separate_complex_wlo : LS_stream_V_data | {2 }
	Port: separate_complex_wlo : LS_stream_V_last_V | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln730 : 1
		i : 1
		br_ln730 : 2
		trunc_ln24 : 1
		bitcast_ln24 : 2
		v_assign_1_new8 : 1
		bitcast_ln24_1 : 2
		d_assign : 3
		d_assign_7 : 3
	State 3
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp_1 : 3
		p_Result_1 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		icmp_ln582 : 5
		trunc_ln583 : 7
		ireg_V_1 : 1
		trunc_ln556_1 : 2
		p_Result_2 : 2
		exp_tmp_V_1 : 2
		zext_ln461_1 : 3
		trunc_ln565_1 : 2
		tmp_2 : 3
		p_Result_3 : 4
		man_V_4 : 5
		man_V_5 : 6
		icmp_ln571_1 : 3
		F2_1 : 4
		icmp_ln581_1 : 5
		add_ln581_1 : 5
		sub_ln581_1 : 5
		sh_amt_1 : 6
		icmp_ln582_1 : 5
		trunc_ln583_1 : 7
	State 4
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		xor_ln585 : 1
		zext_ln586_1 : 1
		ashr_ln586_1 : 2
		trunc_ln586_1 : 3
		xor_ln585_1 : 1
	State 5
		select_ln588 : 1
		shl_ln604 : 1
		select_ln603 : 2
		select_ln603_2 : 3
		select_ln603_3 : 4
		sep_V_addr : 1
		store_ln733 : 5
		add_ln734 : 1
		zext_ln734 : 2
		select_ln588_1 : 1
		shl_ln604_1 : 1
		select_ln603_4 : 2
		select_ln603_6 : 3
		select_ln603_7 : 4
		sep_V_addr_1 : 3
		store_ln734 : 5
		empty_24 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fpext  |          grp_fu_129         |    0    |   100   |   138   |
|          |          grp_fu_132         |    0    |   100   |   138   |
|----------|-----------------------------|---------|---------|---------|
|   ashr   |      ashr_ln586_fu_408      |    0    |    0    |   162   |
|          |     ashr_ln586_1_fu_519     |    0    |    0    |   162   |
|----------|-----------------------------|---------|---------|---------|
|          |        man_V_2_fu_227       |    0    |    0    |    54   |
|          |        sh_amt_fu_265        |    0    |    0    |    12   |
|          |        man_V_5_fu_335       |    0    |    0    |    54   |
|          |       sh_amt_1_fu_373       |    0    |    0    |    12   |
|          |    select_ln603_1_fu_483    |    0    |    0    |    21   |
|          |    select_ln603_5_fu_594    |    0    |    0    |    21   |
|  select  |     select_ln588_fu_629     |    0    |    0    |    2    |
|          |     select_ln603_fu_645     |    0    |    0    |    21   |
|          |    select_ln603_2_fu_652    |    0    |    0    |    21   |
|          |    select_ln603_3_fu_658    |    0    |    0    |    21   |
|          |    select_ln588_1_fu_684    |    0    |    0    |    2    |
|          |    select_ln603_4_fu_700    |    0    |    0    |    21   |
|          |    select_ln603_6_fu_707    |    0    |    0    |    21   |
|          |    select_ln603_7_fu_713    |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln730_fu_135      |    0    |    0    |    11   |
|          |      icmp_ln571_fu_235      |    0    |    0    |    29   |
|          |      icmp_ln581_fu_247      |    0    |    0    |    13   |
|          |      icmp_ln582_fu_273      |    0    |    0    |    13   |
|          |     icmp_ln571_1_fu_343     |    0    |    0    |    29   |
|   icmp   |     icmp_ln581_1_fu_355     |    0    |    0    |    13   |
|          |     icmp_ln582_1_fu_381     |    0    |    0    |    13   |
|          |      icmp_ln585_fu_394      |    0    |    0    |    13   |
|          |      icmp_ln603_fu_399      |    0    |    0    |    13   |
|          |     icmp_ln585_1_fu_505     |    0    |    0    |    13   |
|          |     icmp_ln603_1_fu_510     |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |        man_V_1_fu_221       |    0    |    0    |    60   |
|          |          F2_fu_241          |    0    |    0    |    12   |
|    sub   |       sub_ln581_fu_259      |    0    |    0    |    12   |
|          |        man_V_4_fu_329       |    0    |    0    |    60   |
|          |         F2_1_fu_349         |    0    |    0    |    12   |
|          |      sub_ln581_1_fu_367     |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       shl_ln604_fu_640      |    0    |    0    |    57   |
|          |      shl_ln604_1_fu_695     |    0    |    0    |    57   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_141          |    0    |    0    |    15   |
|    add   |       add_ln581_fu_253      |    0    |    0    |    12   |
|          |      add_ln581_1_fu_361     |    0    |    0    |    12   |
|          |       add_ln734_fu_666      |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln582_fu_422      |    0    |    0    |    2    |
|          |       and_ln581_fu_437      |    0    |    0    |    2    |
|          |       and_ln585_fu_442      |    0    |    0    |    2    |
|          |      and_ln585_1_fu_454     |    0    |    0    |    2    |
|    and   |       and_ln603_fu_471      |    0    |    0    |    2    |
|          |      and_ln582_1_fu_533     |    0    |    0    |    2    |
|          |      and_ln581_1_fu_548     |    0    |    0    |    2    |
|          |      and_ln585_2_fu_553     |    0    |    0    |    2    |
|          |      and_ln585_3_fu_565     |    0    |    0    |    2    |
|          |      and_ln603_1_fu_582     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln582_fu_427       |    0    |    0    |    2    |
|          |       or_ln581_fu_460       |    0    |    0    |    2    |
|          |       or_ln603_fu_477       |    0    |    0    |    2    |
|          |      or_ln603_1_fu_490      |    0    |    0    |    2    |
|    or    |      or_ln603_2_fu_496      |    0    |    0    |    2    |
|          |      or_ln582_1_fu_538      |    0    |    0    |    2    |
|          |      or_ln581_1_fu_571      |    0    |    0    |    2    |
|          |      or_ln603_3_fu_588      |    0    |    0    |    2    |
|          |      or_ln603_4_fu_601      |    0    |    0    |    2    |
|          |      or_ln603_5_fu_607      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln571_fu_417      |    0    |    0    |    2    |
|          |       xor_ln582_fu_431      |    0    |    0    |    2    |
|          |       xor_ln585_fu_448      |    0    |    0    |    2    |
|    xor   |       xor_ln581_fu_465      |    0    |    0    |    2    |
|          |      xor_ln571_1_fu_528     |    0    |    0    |    2    |
|          |      xor_ln582_1_fu_542     |    0    |    0    |    2    |
|          |      xor_ln585_1_fu_559     |    0    |    0    |    2    |
|          |      xor_ln581_1_fu_576     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |     empty_23_read_fu_84     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|extractvalue| LS_stream_V_data_val_fu_147 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln24_fu_151      |    0    |    0    |    0    |
|          |      trunc_ln556_fu_179     |    0    |    0    |    0    |
|          |      trunc_ln565_fu_205     |    0    |    0    |    0    |
|          |      trunc_ln583_fu_279     |    0    |    0    |    0    |
|          |     trunc_ln556_1_fu_287    |    0    |    0    |    0    |
|   trunc  |     trunc_ln565_1_fu_313    |    0    |    0    |    0    |
|          |     trunc_ln583_1_fu_387    |    0    |    0    |    0    |
|          |      trunc_ln586_fu_413     |    0    |    0    |    0    |
|          |     trunc_ln586_1_fu_524    |    0    |    0    |    0    |
|          |    sext_ln581cast_fu_637    |    0    |    0    |    0    |
|          |   sext_ln581_1cast_fu_692   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    v_assign_1_new8_fu_160   |    0    |    0    |    0    |
|partselect|       exp_tmp_V_fu_191      |    0    |    0    |    0    |
|          |      exp_tmp_V_1_fu_299     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_183      |    0    |    0    |    0    |
| bitselect|      p_Result_2_fu_291      |    0    |    0    |    0    |
|          |         tmp_4_fu_622        |    0    |    0    |    0    |
|          |         tmp_6_fu_677        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln461_fu_201      |    0    |    0    |    0    |
|          |      p_Result_1_fu_217      |    0    |    0    |    0    |
|          |     zext_ln461_1_fu_309     |    0    |    0    |    0    |
|          |      p_Result_3_fu_325      |    0    |    0    |    0    |
|   zext   |      zext_ln586_fu_404      |    0    |    0    |    0    |
|          |     zext_ln586_1_fu_515     |    0    |    0    |    0    |
|          |      zext_ln730_fu_613      |    0    |    0    |    0    |
|          |      zext_ln733_fu_617      |    0    |    0    |    0    |
|          |      zext_ln734_fu_672      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_fu_209        |    0    |    0    |    0    |
|          |         tmp_2_fu_317        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |      sext_ln581_fu_391      |    0    |    0    |    0    |
|          |     sext_ln581_1_fu_502     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   200   |   1469  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|LS_stream_V_data_val_reg_730|   64   |
|     and_ln603_1_reg_848    |    1   |
|      and_ln603_reg_823     |    1   |
|   bitcast_ln24_1_reg_741   |   32   |
|    bitcast_ln24_reg_736    |   32   |
|         i_0_reg_117        |    6   |
|          i_reg_725         |    6   |
|    icmp_ln571_1_reg_787    |    1   |
|     icmp_ln571_reg_751     |    1   |
|    icmp_ln581_1_reg_793    |    1   |
|     icmp_ln581_reg_757     |    1   |
|    icmp_ln582_1_reg_806    |    1   |
|     icmp_ln582_reg_770     |    1   |
|     icmp_ln730_reg_721     |    1   |
|       man_V_2_reg_746      |   54   |
|       man_V_5_reg_782      |   54   |
|     or_ln603_2_reg_838     |    1   |
|     or_ln603_3_reg_853     |    1   |
|     or_ln603_5_reg_863     |    1   |
|      or_ln603_reg_828      |    1   |
|   select_ln603_1_reg_833   |   21   |
|   select_ln603_5_reg_858   |   21   |
|    sext_ln581_1_reg_843    |   32   |
|     sext_ln581_reg_818     |   32   |
|      sh_amt_1_reg_799      |   12   |
|       sh_amt_reg_763       |   12   |
|    trunc_ln583_1_reg_812   |   21   |
|     trunc_ln583_reg_776    |   21   |
+----------------------------+--------+
|            Total           |   433  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| i_0_reg_117 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_fu_129 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_132 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   140  ||  5.307  ||    27   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   200  |  1469  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   633  |  1496  |
+-----------+--------+--------+--------+--------+
