{
  "id": "yt:video:oAIBLeesRlg",
  "yt:videoId": "oAIBLeesRlg",
  "yt:channelId": "UCBcljXmuXPok9kT_VGA3adg",
  "title": "LMARV-1 reboot part 7: Interrupts and exceptions, code complete???!",
  "link": "",
  "author": {
    "name": "Robert Baruch",
    "uri": "https://www.youtube.com/channel/UCBcljXmuXPok9kT_VGA3adg"
  },
  "published": "2020-12-18T17:00:34+00:00",
  "updated": "2022-07-25T21:22:02+00:00",
  "media:group": {
    "media:title": "LMARV-1 reboot part 7: Interrupts and exceptions, code complete???!",
    "media:content": "",
    "media:thumbnail": "",
    "media:description": "This part explains mostly correctly how interrupts and exceptions work. And, that pretty much completes the initial phase of the project. Now to clean things up and make it mappable to real hardware. That isn't on an FPGA.\n\nnMigen exercises: https://github.com/RobertBaruch/nmigen-exercises/blob/main/README.md\n\ngithub repo for code: https://github.com/RobertBaruch/riscv-reboot\n\nRISC-V specs: https://riscv.org/technical/specifications/\n\nnMigen tutorial: https://github.com/RobertBaruch/nmigen-tutorial/blob/master/README.md",
    "media:community": {
      "media:starRating": "",
      "media:statistics": ""
    }
  }
}