/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [13:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [26:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  reg [8:0] celloutsig_1_2z;
  reg [19:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_3z & celloutsig_0_8z);
  assign celloutsig_0_15z = ~(celloutsig_0_8z & celloutsig_0_3z);
  assign celloutsig_0_19z = !(celloutsig_0_18z ? celloutsig_0_11z[8] : celloutsig_0_6z[5]);
  assign celloutsig_0_0z = ~(in_data[36] | in_data[30]);
  assign celloutsig_0_23z = ~celloutsig_0_21z;
  assign celloutsig_0_3z = ~in_data[31];
  assign celloutsig_0_26z = ~((celloutsig_0_8z | celloutsig_0_13z) & celloutsig_0_9z);
  assign celloutsig_0_36z = ~((celloutsig_0_22z | celloutsig_0_17z[4]) & (celloutsig_0_9z | celloutsig_0_19z));
  assign celloutsig_1_13z = ~(celloutsig_1_2z[1] ^ celloutsig_1_10z);
  assign celloutsig_1_17z = ~(celloutsig_1_8z ^ celloutsig_1_13z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[4] ^ _00_);
  assign celloutsig_0_13z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_21z = ~(celloutsig_0_9z ^ celloutsig_0_3z);
  assign celloutsig_0_25z = ~(celloutsig_0_20z ^ celloutsig_0_6z[4]);
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _17_ <= 3'h0;
    else _17_ <= celloutsig_1_11z[8:6];
  assign { _00_, _01_[1:0] } = _17_;
  assign celloutsig_0_27z = { in_data[49:35], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_22z } / { 1'h1, celloutsig_0_6z[7:5], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_8z = celloutsig_1_0z[5:3] === celloutsig_1_3z[7:5];
  assign celloutsig_0_24z = { in_data[71:45], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_7z } === { celloutsig_0_6z[9:1], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z } >= celloutsig_0_6z[9:0];
  assign celloutsig_0_1z = in_data[78:73] >= { in_data[85:81], celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_17z } <= { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_22z = { in_data[20:8], celloutsig_0_19z } <= in_data[53:40];
  assign celloutsig_0_33z = { celloutsig_0_11z[5:3], celloutsig_0_0z } <= { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_1_10z = ! { celloutsig_1_4z[10:9], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_2z = ! in_data[72:67];
  assign celloutsig_0_50z = celloutsig_0_8z & ~(celloutsig_0_40z[3]);
  assign celloutsig_1_1z = in_data[174:163] * { in_data[171:166], celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z } * { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_37z = & { celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z, in_data[24] };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, in_data[24] };
  assign celloutsig_0_52z = & celloutsig_0_34z[5:2];
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[48:45] };
  assign celloutsig_0_8z = & { celloutsig_0_3z, celloutsig_0_1z, in_data[77:74], in_data[48:45], celloutsig_0_0z };
  assign celloutsig_0_5z = | { in_data[78:77], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_29z = | { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_30z = | { celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_22z };
  assign celloutsig_1_6z = celloutsig_1_3z[3] & celloutsig_1_1z[9];
  assign celloutsig_0_28z = celloutsig_0_0z & celloutsig_0_27z[10];
  assign celloutsig_0_53z = ^ { celloutsig_0_38z[10:9], celloutsig_0_21z, celloutsig_0_50z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_37z };
  assign celloutsig_0_32z = ^ { celloutsig_0_11z[17:16], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_23z };
  assign celloutsig_0_14z = { in_data[66:49], celloutsig_0_1z, celloutsig_0_4z } >> { celloutsig_0_11z[15:9], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_14z[6:1], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_13z } ~^ { in_data[65:56], celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_40z = celloutsig_0_34z ~^ { celloutsig_0_17z, celloutsig_0_26z };
  assign celloutsig_1_0z = in_data[173:168] ~^ in_data[168:163];
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_1z } ~^ { in_data[188], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z } ~^ celloutsig_0_11z[9:5];
  assign celloutsig_0_11z = { celloutsig_0_6z[8:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z } ^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } ^ { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 11'h000;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[91:81];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[159:151];
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_11z = in_data[180:168];
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_16z = celloutsig_1_11z[7:2];
  assign celloutsig_1_7z = ~((celloutsig_1_0z[2] & celloutsig_1_6z) | (celloutsig_1_6z & celloutsig_1_0z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_5z & celloutsig_0_4z) | (celloutsig_0_11z[20] & celloutsig_0_8z));
  assign celloutsig_1_4z[13:9] = celloutsig_1_2z[6:2] ~^ celloutsig_1_2z[8:4];
  assign _01_[2] = _00_;
  assign celloutsig_1_4z[8:0] = 9'h1ff;
  assign { out_data[154:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
