$date
	Mon Jul 07 14:07:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module $end
$var wire 16 ! q [15:0] $end
$var reg 2 " byteena [1:0] $end
$var reg 1 # clk $end
$var reg 16 $ d [15:0] $end
$var reg 1 % resetn $end
$scope module dut $end
$var wire 2 & byteena [1:0] $end
$var wire 1 # clk $end
$var wire 16 ' d [15:0] $end
$var wire 1 % resetn $end
$var reg 16 ( q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5000
b0 !
b0 (
1#
#10000
0#
b1000010000 $
b1000010000 '
1%
#15000
1#
#20000
0#
b1 "
b1 &
b1100001001110010 $
b1100001001110010 '
#25000
b1110010 !
b1110010 (
1#
#30000
0#
b0 "
b0 &
b1010000011 $
b1010000011 '
#35000
1#
#40000
0#
b1 "
b1 &
b110000000010000 $
b110000000010000 '
#45000
b10000 !
b10000 (
1#
#50000
0#
