Analysis & Synthesis report for OV5640
Tue Dec 05 20:51:08 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |OV5640|camera_init:camera_init|state
 11. State Machine - |OV5640|camera_init:camera_init|i2c_control:i2c_control|state
 12. State Machine - |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated
 19. Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated
 20. Parameter Settings for User Entity Instance: Top-level Entity: |OV5640
 21. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: camera_init:camera_init
 23. Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table
 24. Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
 25. Parameter Settings for User Entity Instance: TFT_CTRL:TFT_CTRL
 26. Parameter Settings for User Entity Instance: dpram:dpram|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "DVP_capture:DVP_capture"
 31. Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 05 20:51:08 2023           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; OV5640                                          ;
; Top-level Entity Name              ; OV5640                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 393                                             ;
;     Total combinational functions  ; 364                                             ;
;     Dedicated logic registers      ; 206                                             ;
; Total registers                    ; 206                                             ;
; Total pins                         ; 38                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 333,824                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; OV5640             ; OV5640             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../rtl/TFT_CTRL.v                                     ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v                                             ;         ;
; ../rtl/ov5640_init_table_rgb.v                        ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v                                ;         ;
; ../rtl/i2c_control.v                                  ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v                                          ;         ;
; ../rtl/i2c_bit_shift.v                                ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_bit_shift.v                                        ;         ;
; ../rtl/camera_init.v                                  ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v                                          ;         ;
; ../rtl/OV5640.v                                       ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v                                               ;         ;
; ../rtl/DVP_capture.v                                  ; yes             ; User Verilog HDL File                                 ; C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v                                          ;         ;
; ../ip/dpram/dpram.v                                   ; yes             ; User Wizard-Generated File                            ; C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v                                           ;         ;
; ../ip/pll/pll.v                                       ; yes             ; User Wizard-Generated File                            ; C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v                                               ;         ;
; altpll.tdf                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; aglobal171.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                              ;         ;
; stratix_pll.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; db/pll_altpll.v                                       ; yes             ; Auto-Generated Megafunction                           ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/pll_altpll.v                                       ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_ren1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_ren1.tdf                                ;         ;
; db/decode_lsa.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/decode_lsa.tdf                                     ;         ;
; db/mux_kob.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/mux_kob.tdf                                        ;         ;
; db/altsyncram_l181.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_l181.tdf                                ;         ;
; db/ov5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/fpga/workspace/fpga-exps/OV5640/proj/db/ov5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif ;         ;
+-------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 393         ;
;                                             ;             ;
; Total combinational functions               ; 364         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 156         ;
;     -- 3 input functions                    ; 64          ;
;     -- <=2 input functions                  ; 144         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 247         ;
;     -- arithmetic mode                      ; 117         ;
;                                             ;             ;
; Total registers                             ; 206         ;
;     -- Dedicated logic registers            ; 206         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total memory bits                           ; 333824      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 150         ;
; Total fan-out                               ; 3645        ;
; Average fan-out                             ; 5.06        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |OV5640                                         ; 364 (48)            ; 206 (31)                  ; 333824      ; 0            ; 0       ; 0         ; 38   ; 0            ; |OV5640                                                                                                                     ; OV5640                ; work         ;
;    |DVP_capture:DVP_capture|                    ; 9 (9)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|DVP_capture:DVP_capture                                                                                             ; DVP_capture           ; work         ;
;    |TFT_CTRL:TFT_CTRL|                          ; 82 (82)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|TFT_CTRL:TFT_CTRL                                                                                                   ; TFT_CTRL              ; work         ;
;    |camera_init:camera_init|                    ; 219 (64)            ; 97 (34)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init                                                                                             ; camera_init           ; work         ;
;       |i2c_control:i2c_control|                 ; 155 (55)            ; 63 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init|i2c_control:i2c_control                                                                     ; i2c_control           ; work         ;
;          |i2c_bit_shift:i2c_bit_shift|          ; 100 (100)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                         ; i2c_bit_shift         ; work         ;
;       |ov5640_init_table_rgb:camera_init_table| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table                                                     ; ov5640_init_table_rgb ; work         ;
;          |altsyncram:rom_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0                                ; altsyncram            ; work         ;
;             |altsyncram_l181:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated ; altsyncram_l181       ; work         ;
;    |dpram:dpram|                                ; 6 (0)               ; 3 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|dpram:dpram                                                                                                         ; dpram                 ; work         ;
;       |altsyncram:altsyncram_component|         ; 6 (0)               ; 3 (0)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|dpram:dpram|altsyncram:altsyncram_component                                                                         ; altsyncram            ; work         ;
;          |altsyncram_ren1:auto_generated|       ; 6 (0)               ; 3 (3)                     ; 327680      ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated                                          ; altsyncram_ren1       ; work         ;
;             |decode_lsa:decode2|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|decode_lsa:decode2                       ; decode_lsa            ; work         ;
;             |decode_lsa:rden_decode_b|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|decode_lsa:rden_decode_b                 ; decode_lsa            ; work         ;
;    |pll:pll|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|pll:pll                                                                                                             ; pll                   ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|pll:pll|altpll:altpll_component                                                                                     ; altpll                ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |OV5640|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                           ; pll_altpll            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; Name                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; db/OV5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif ;
; dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 20480        ; 16           ; 20480        ; 16           ; 327680 ; None                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |OV5640|dpram:dpram ; ../ip/dpram/dpram.v ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |OV5640|pll:pll     ; ../ip/pll/pll.v     ;
+--------+--------------+---------+--------------+--------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |OV5640|camera_init:camera_init|state ;
+----------+----------+----------+----------------------+
; Name     ; state.00 ; state.10 ; state.01             ;
+----------+----------+----------+----------------------+
; state.00 ; 0        ; 0        ; 0                    ;
; state.01 ; 1        ; 0        ; 1                    ;
; state.10 ; 1        ; 1        ; 0                    ;
+----------+----------+----------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OV5640|camera_init:camera_init|i2c_control:i2c_control|state                                                                   ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name               ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE         ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG       ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE  ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG       ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE  ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state                      ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0          ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1          ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1          ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1          ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1          ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                                 ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; camera_init:camera_init|i2c_control:i2c_control|cnt[4..7]                            ; Merged with camera_init:camera_init|i2c_control:i2c_control|cnt[3] ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[4]                               ; Merged with camera_init:camera_init|i2c_control:i2c_control|Cmd[2] ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[5]                               ; Stuck at GND due to stuck port data_in                             ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18 ; Lost fanout                                                        ;
; DVP_capture:DVP_capture|pixel_cnt[1..12]                                             ; Lost fanout                                                        ;
; camera_init:camera_init|i2c_control:i2c_control|cnt[3]                               ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 20                                               ;                                                                    ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 206   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 169   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 84    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o ; 4       ;
; DVP_capture:DVP_capture|imagestate                                                     ; 5       ;
; Total number of inverted registers = 2                                                 ;         ;
+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                            ; Megafunction                                                              ; Type ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|q[0..23] ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |OV5640|camera_init:camera_init|cnt[7]                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OV5640|wraddress[2]                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |OV5640|rdaddress[1]                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |OV5640|TFT_CTRL:TFT_CTRL|TFT_RGB[4]                                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|Cmd[2]                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |OV5640|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector12 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |OV5640 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IMAGE_WIDTH    ; 160   ; Signed Integer                                ;
; IMAGE_HEIGHT   ; 128   ; Signed Integer                                ;
; IMAGE_FLIP     ; 0     ; Signed Integer                                ;
; IMAGE_MIRROR   ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 12                    ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 33                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IMAGE_TYPE     ; 0     ; Signed Integer                              ;
; IMAGE_WIDTH    ; 160   ; Signed Integer                              ;
; IMAGE_HEIGHT   ; 128   ; Signed Integer                              ;
; IMAGE_FLIP     ; 0     ; Signed Integer                              ;
; IMAGE_MIRROR   ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24       ; Signed Integer                                                                   ;
; ADDR_WIDTH     ; 8        ; Signed Integer                                                                   ;
; IMAGE_WIDTH    ; 160      ; Signed Integer                                                                   ;
; IMAGE_HEIGHT   ; 128      ; Signed Integer                                                                   ;
; IMAGE_FLIP     ; 01000000 ; Unsigned Binary                                                                  ;
; IMAGE_MIRROR   ; 0000     ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                               ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_CTRL:TFT_CTRL       ;
+-----------------+----------------------------------+-----------------+
; Parameter Name  ; Value                            ; Type            ;
+-----------------+----------------------------------+-----------------+
; H_Total_Time    ; 1056                             ; Signed Integer  ;
; H_Right_Border  ; 0                                ; Signed Integer  ;
; H_Front_Porch   ; 0                                ; Signed Integer  ;
; H_Sync_Time     ; 128                              ; Signed Integer  ;
; H_Back_Porch    ; 88                               ; Signed Integer  ;
; H_Left_Border   ; 0                                ; Signed Integer  ;
; V_Total_Time    ; 525                              ; Signed Integer  ;
; V_Bottom_Border ; 8                                ; Signed Integer  ;
; V_Front_Porch   ; 2                                ; Signed Integer  ;
; V_Sync_Time     ; 2                                ; Signed Integer  ;
; V_Back_Porch    ; 25                               ; Signed Integer  ;
; V_Top_Border    ; 8                                ; Signed Integer  ;
; TFT_HS_end      ; 00000000000000000000000001111111 ; Unsigned Binary ;
; hdat_begin      ; 00000000000000000000000011010111 ; Unsigned Binary ;
; hdat_end        ; 00000000000000000000010000011111 ; Unsigned Binary ;
; hpixel_end      ; 00000000000000000000010000100001 ; Unsigned Binary ;
; TFT_VS_end      ; 00000000000000000000000000001001 ; Unsigned Binary ;
; vdat_begin      ; 00000000000000000000000000100010 ; Unsigned Binary ;
; vdat_end        ; 00000000000000000000001000000010 ; Unsigned Binary ;
; vline_end       ; 00000000000000000000001000000100 ; Unsigned Binary ;
+-----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram:dpram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer               ;
; NUMWORDS_A                         ; 20480                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 16                   ; Signed Integer               ;
; WIDTHAD_B                          ; 15                   ; Signed Integer               ;
; NUMWORDS_B                         ; 20480                ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ren1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                     ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                                                   ; Untyped                                  ;
; WIDTH_A                            ; 24                                                    ; Untyped                                  ;
; WIDTHAD_A                          ; 8                                                     ; Untyped                                  ;
; NUMWORDS_A                         ; 256                                                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                  ;
; WIDTH_B                            ; 1                                                     ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                                     ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                                     ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                  ;
; INIT_FILE                          ; db/OV5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_l181                                       ; Untyped                                  ;
+------------------------------------+-------------------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                    ;
; Entity Instance                           ; dpram:dpram|altsyncram:altsyncram_component                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                   ;
;     -- NUMWORDS_A                         ; 20480                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 16                                                                                   ;
;     -- NUMWORDS_B                         ; 20480                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "DVP_capture:DVP_capture" ;
+-------+--------+----------+-------------------------+
; Port  ; Type   ; Severity ; Details                 ;
+-------+--------+----------+-------------------------+
; xaddr ; Output ; Info     ; Explicitly unconnected  ;
; yaddr ; Output ; Info     ; Explicitly unconnected  ;
+-------+--------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdreg_req       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdreg_req[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addr_mode       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rddata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 206                         ;
;     CLR               ; 71                          ;
;     CLR SCLR          ; 21                          ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 42                          ;
;     ENA CLR SCLR      ; 35                          ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 14                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 365                         ;
;     arith             ; 117                         ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 248                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 156                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Dec 05 20:50:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/tft_ctrl.v
    Info (12023): Found entity 1: TFT_CTRL File: C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/ov5640_init_table_rgb.v
    Info (12023): Found entity 1: ov5640_init_table_rgb File: C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/ov5640_init_table_jpeg.v
    Info (12023): Found entity 1: ov5640_init_table_jpeg File: C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_jpeg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/i2c_control.v
    Info (12023): Found entity 1: i2c_control File: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift File: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_bit_shift.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/camera_init.v
    Info (12023): Found entity 1: camera_init File: C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/ov5640.v
    Info (12023): Found entity 1: OV5640 File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/rtl/dvp_capture.v
    Info (12023): Found entity 1: DVP_capture File: C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/testbench/dvp_capture_tb.v
    Info (12023): Found entity 1: DVP_capture_tb File: C:/fpga/workspace/fpga-exps/OV5640/testbench/DVP_capture_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/ip/dpram/dpram.v
    Info (12023): Found entity 1: dpram File: C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/testbench/ov5640_tb.v
    Info (12023): Found entity 1: OV5640_tb File: C:/fpga/workspace/fpga-exps/OV5640/testbench/OV5640_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/ov5640/ip/pll/pll.v
    Info (12023): Found entity 1: pll File: C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v Line: 39
Info (12127): Elaborating entity "OV5640" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at OV5640.v(148): truncated value with size 32 to match size of target (15) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 148
Warning (10230): Verilog HDL assignment warning at OV5640.v(163): truncated value with size 32 to match size of target (15) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 163
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 74
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v Line: 94
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: C:/fpga/workspace/fpga-exps/OV5640/ip/pll/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "camera_init" for hierarchy "camera_init:camera_init" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 93
Info (12128): Elaborating entity "ov5640_init_table_rgb" for hierarchy "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v Line: 89
Warning (10030): Net "rom.data_a" at ov5640_init_table_rgb.v(37) has no driver or initial value, using a default initial value '0' File: C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v Line: 37
Warning (10030): Net "rom.waddr_a" at ov5640_init_table_rgb.v(37) has no driver or initial value, using a default initial value '0' File: C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v Line: 37
Warning (10030): Net "rom.we_a" at ov5640_init_table_rgb.v(37) has no driver or initial value, using a default initial value '0' File: C:/fpga/workspace/fpga-exps/OV5640/rtl/ov5640_init_table_rgb.v Line: 37
Info (12128): Elaborating entity "i2c_control" for hierarchy "camera_init:camera_init|i2c_control:i2c_control" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/camera_init.v Line: 194
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_control.v Line: 83
Info (12128): Elaborating entity "DVP_capture" for hierarchy "DVP_capture:DVP_capture" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 112
Warning (10230): Verilog HDL assignment warning at DVP_capture.v(58): truncated value with size 32 to match size of target (4) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v Line: 58
Warning (10230): Verilog HDL assignment warning at DVP_capture.v(67): truncated value with size 32 to match size of target (12) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v Line: 67
Warning (10230): Verilog HDL assignment warning at DVP_capture.v(86): truncated value with size 32 to match size of target (13) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/DVP_capture.v Line: 86
Info (12128): Elaborating entity "TFT_CTRL" for hierarchy "TFT_CTRL:TFT_CTRL" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 125
Warning (10230): Verilog HDL assignment warning at TFT_CTRL.v(74): truncated value with size 32 to match size of target (11) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v Line: 74
Warning (10230): Verilog HDL assignment warning at TFT_CTRL.v(85): truncated value with size 32 to match size of target (11) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v Line: 85
Warning (10230): Verilog HDL assignment warning at TFT_CTRL.v(106): truncated value with size 32 to match size of target (12) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v Line: 106
Warning (10230): Verilog HDL assignment warning at TFT_CTRL.v(107): truncated value with size 32 to match size of target (12) File: C:/fpga/workspace/fpga-exps/OV5640/rtl/TFT_CTRL.v Line: 107
Info (12128): Elaborating entity "dpram" for hierarchy "dpram:dpram" File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 136
Info (12128): Elaborating entity "altsyncram" for hierarchy "dpram:dpram|altsyncram:altsyncram_component" File: C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v Line: 93
Info (12130): Elaborated megafunction instantiation "dpram:dpram|altsyncram:altsyncram_component" File: C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v Line: 93
Info (12133): Instantiated megafunction "dpram:dpram|altsyncram:altsyncram_component" with the following parameter: File: C:/fpga/workspace/fpga-exps/OV5640/ip/dpram/dpram.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20480"
    Info (12134): Parameter "numwords_b" = "20480"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ren1.tdf
    Info (12023): Found entity 1: altsyncram_ren1 File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_ren1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ren1" for hierarchy "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|decode_lsa:decode2" File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_ren1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/mux_kob.tdf Line: 22
Info (12128): Elaborating entity "mux_kob" for hierarchy "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|mux_kob:mux3" File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_ren1.tdf Line: 48
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/OV5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif
Info (12130): Elaborated megafunction instantiation "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/OV5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l181.tdf
    Info (12023): Found entity 1: altsyncram_l181 File: C:/fpga/workspace/fpga-exps/OV5640/proj/db/altsyncram_l181.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/fpga/workspace/fpga-exps/OV5640/rtl/i2c_bit_shift.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Camera_PWDN" is stuck at GND File: C:/fpga/workspace/fpga-exps/OV5640/rtl/OV5640.v Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/fpga/workspace/fpga-exps/OV5640/proj/output_files/OV5640.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 505 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 394 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Tue Dec 05 20:51:08 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/fpga/workspace/fpga-exps/OV5640/proj/output_files/OV5640.map.smsg.


