# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 6763204829 # Weave simulation time
 time: # Simulator time breakdown
  init: 389498684759
  bound: 27397434361
  weave: 7321505168
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 63240 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 632402615 # Simulated unhalted cycles
   cCycles: 142630094 # Cycles due to contention stalls
   instrs: 100000670 # Simulated instructions
   uops: 101912888 # Retired micro-ops
   bbls: 27652648 # Basic blocks
   approxInstrs: 22402 # Instrs with approx uop decoding
   mispredBranches: 1591221 # Mispredicted branches
   condBranches: 25800945 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 35459854 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 0 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 47 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 5828 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22286579 # Filtered GETS hits
   fhGETX: 2290572 # Filtered GETX hits
   hGETS: 1832367 # GETS hits
   hGETX: 3238752 # GETX hits
   mGETS: 12457867 # GETS misses
   mGETXIM: 261888 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 1068201010 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 2415384 # GETS hits
   hGETX: 88426 # GETX hits
   mGETS: 10042530 # GETS misses
   mGETXIM: 173462 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 9460356 # Clean evictions (from lower level)
   PUTX: 3258887 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 941008818 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 2426612 # GETS hits
   hGETX: 57991 # GETX hits
   mGETS: 7615918 # GETS misses
   mGETXIM: 115471 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 7439724 # Clean evictions (from lower level)
   PUTX: 2772172 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 695825010 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 1931494 # Read requests
   wr: 614254 # Write requests
   rdlat: 262991973 # Total latency experienced by read requests
   wrlat: 89271428 # Total latency experienced by write requests
   rdhits: 1769 # Read row hits
   wrhits: 1893 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 223
    12: 355
    13: 1703641
    14: 131663
    15: 48557
    16: 14102
    17: 2591
    18: 945
    19: 935
    20: 1239
    21: 1289
    22: 963
    23: 1271
    24: 2941
    25: 1690
    26: 489
    27: 639
    28: 625
    29: 734
    30: 1013
    31: 1282
    32: 1078
    33: 1113
    34: 1290
    35: 1345
    36: 1282
    37: 1198
    38: 1107
    39: 1177
    40: 1068
    41: 1101
    42: 1028
    43: 527
    44: 237
    45: 160
    46: 117
    47: 234
    48: 148
    49: 58
    50: 13
    51: 9
    52: 9
    53: 1
    54: 5
    55: 1
    56: 0
    57: 1
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 1929162 # Read requests
   wr: 612764 # Write requests
   rdlat: 262656801 # Total latency experienced by read requests
   wrlat: 89141738 # Total latency experienced by write requests
   rdhits: 1761 # Read row hits
   wrhits: 1968 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 209
    12: 375
    13: 1702029
    14: 131445
    15: 48238
    16: 14314
    17: 2500
    18: 914
    19: 987
    20: 1236
    21: 1225
    22: 907
    23: 1153
    24: 2740
    25: 1815
    26: 512
    27: 530
    28: 637
    29: 713
    30: 1054
    31: 1330
    32: 1042
    33: 1137
    34: 1228
    35: 1293
    36: 1307
    37: 1133
    38: 1106
    39: 1176
    40: 1097
    41: 1110
    42: 1115
    43: 537
    44: 258
    45: 158
    46: 125
    47: 231
    48: 158
    49: 48
    50: 14
    51: 5
    52: 5
    53: 5
    54: 8
    55: 3
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 1947887 # Read requests
   wr: 612922 # Write requests
   rdlat: 265366519 # Total latency experienced by read requests
   wrlat: 89230456 # Total latency experienced by write requests
   rdhits: 1902 # Read row hits
   wrhits: 1911 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 227
    12: 511
    13: 1713486
    14: 137655
    15: 48950
    16: 12964
    17: 2194
    18: 936
    19: 1002
    20: 1320
    21: 1648
    22: 867
    23: 1439
    24: 3360
    25: 1806
    26: 569
    27: 587
    28: 656
    29: 709
    30: 1072
    31: 1424
    32: 1204
    33: 1144
    34: 1223
    35: 1302
    36: 1291
    37: 1172
    38: 1086
    39: 1186
    40: 1149
    41: 1136
    42: 1081
    43: 530
    44: 230
    45: 191
    46: 122
    47: 224
    48: 127
    49: 49
    50: 21
    51: 12
    52: 11
    53: 5
    54: 8
    55: 1
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 1922784 # Read requests
   wr: 611352 # Write requests
   rdlat: 261818748 # Total latency experienced by read requests
   wrlat: 88853487 # Total latency experienced by write requests
   rdhits: 1967 # Read row hits
   wrhits: 1898 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 329
    12: 369
    13: 1696355
    14: 130627
    15: 47955
    16: 14459
    17: 2257
    18: 865
    19: 942
    20: 1276
    21: 1244
    22: 920
    23: 1114
    24: 3225
    25: 1711
    26: 515
    27: 617
    28: 609
    29: 724
    30: 1023
    31: 1344
    32: 1167
    33: 1093
    34: 1275
    35: 1349
    36: 1293
    37: 1157
    38: 1109
    39: 1121
    40: 1084
    41: 1081
    42: 1065
    43: 511
    44: 253
    45: 183
    46: 124
    47: 230
    48: 129
    49: 37
    50: 14
    51: 9
    52: 5
    53: 7
    54: 5
    55: 1
    56: 2
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 63240
  rqSzHist: # Run queue size histogram
   0: 63240
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 632402615
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000670
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
