$date
	Thu Oct 29 16:50:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Q2 [1:0] $end
$var wire 4 " Q4 [3:0] $end
$var wire 1 # Q $end
$var reg 1 $ D $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D4 [3:0] $end
$var reg 1 ' EN $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$scope module a1 $end
$var wire 1 $ D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 # Q $end
$upscope $end
$scope module a2 $end
$var wire 2 * D [1:0] $end
$var wire 1 ' EN $end
$var wire 2 + Q [1:0] $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$scope module f1 $end
$var wire 1 , D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 - Q $end
$upscope $end
$scope module f2 $end
$var wire 1 . D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope module a3 $end
$var wire 4 0 D [3:0] $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var wire 4 1 Q [3:0] $end
$scope module f3 $end
$var wire 1 2 D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 3 Q $end
$upscope $end
$scope module f4 $end
$var wire 1 4 D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 5 Q $end
$upscope $end
$scope module f5 $end
$var wire 1 6 D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module f6 $end
$var wire 1 8 D $end
$var wire 1 ' EN $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 9 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
08
17
16
15
14
13
02
b1111 1
b110 0
1/
0.
1-
1,
bz1 +
b1 *
0)
x(
1'
b110 &
b1 %
1$
1#
b1111 "
bz1 !
$end
#11
