
*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 353.738 ; gain = 99.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-426] missing choice(s) -2147483647 to -1 in case statement [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:63]
ERROR: [Synth 8-285] failed synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f2b0/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 405.559 ; gain = 151.492
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May 17 17:16:27 2018...

*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 353.324 ; gain = 98.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 32 bits, source has 256 bits [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:79]
ERROR: [Synth 8-285] failed synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
ERROR: [Synth 8-285] failed synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0934/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 406.199 ; gain = 151.648
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu May 17 17:20:47 2018...

*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 354.539 ; gain = 102.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_SHA256CoProcessorStream_0_1' (4#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 405.879 ; gain = 153.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 405.879 ; gain = 153.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 747.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 747.250 ; gain = 495.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 747.250 ; gain = 495.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 747.250 ; gain = 495.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_chunk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_digest_blk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 747.250 ; gain = 495.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256CoProcessorStream_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SHA256CoProcessorStream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tlast
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[511]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[510]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[509]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[508]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[507]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[506]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[505]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[504]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[503]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[502]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[501]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[500]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[499]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[498]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[497]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[496]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[495]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[494]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[493]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[492]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[491]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[490]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[489]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[488]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[487]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[486]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[485]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[484]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[483]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[482]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[481]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[480]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[479]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[478]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[477]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[476]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[475]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[474]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[473]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[472]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[471]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[470]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[469]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[468]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[467]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[466]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[465]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[464]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[463]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[462]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[461]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[460]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[459]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[458]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[457]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[456]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[455]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[454]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[453]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[452]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[451]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[450]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[449]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[448]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[447]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[446]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[445]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[444]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[443]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[442]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[441]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[440]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[439]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[438]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[437]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[436]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[435]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[434]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[433]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[432]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[431]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[430]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[429]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[428]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[427]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[426]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[425]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[424]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[423]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[422]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[421]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[420]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[419]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[418]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[417]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[416]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[415]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[414]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[413]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[412]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[3] with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[3] with 2nd driver pin 'VCC' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net M_AXIS_TSTRB_reg[3] is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[2] with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[2] with 2nd driver pin 'VCC' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net M_AXIS_TSTRB_reg[2] is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[1] with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[1] with 2nd driver pin 'VCC' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net M_AXIS_TSTRB_reg[1] is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[0] with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[0]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TSTRB_reg[0] with 2nd driver pin 'VCC' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net M_AXIS_TSTRB_reg[0] is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TLAST_reg with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TLAST_reg/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net M_AXIS_TLAST_reg with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:53]
CRITICAL WARNING: [Synth 8-5559] multi-driven net M_AXIS_TLAST_reg is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:53]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[31]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[30]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[29]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[28]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[27]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[26]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[25]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[24]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[23]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[22]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[21]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[20]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[19]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[18]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[17]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[16]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[15]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[14]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[13]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[12]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[11]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[10]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[9]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[8]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[7]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[6]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[5]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[4]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[3]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[2]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[1]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[0]/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 747.250 ; gain = 495.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 749.219 ; gain = 497.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 749.367 ; gain = 497.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net m00_axis_tvalid with 1st driver pin 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut_reg/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:49]
CRITICAL WARNING: [Synth 8-3352] multi-driven net m00_axis_tvalid with 2nd driver pin 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TVALID_reg/Q' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/0b2a/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:52]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     9|
|6     |LUT5   |    35|
|7     |LUT6   |    35|
|8     |FDRE   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |   167|
|2     |  U0                                   |SHA256CoProcessorStream_v1_0          |   166|
|3     |    StreamCopIPCore_v1_0_M00_AXIS_inst |SHA256CoProcessorStream_v1_0_M00_AXIS |    82|
|4     |    StreamCopIPCore_v1_0_S00_AXIS_inst |SHA256CoProcessorStream_v1_0_S00_AXIS |    84|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 113 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 769.598 ; gain = 176.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 769.598 ; gain = 517.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 10 Warnings, 113 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 773.484 ; gain = 530.945
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/design_1_SHA256CoProcessorStream_0_1.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SHA256CoProcessorStream_0_1_utilization_synth.rpt -pb design_1_SHA256CoProcessorStream_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 773.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 17 17:24:12 2018...

*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 353.371 ; gain = 99.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_digest_blk_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/76a6/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_SHA256CoProcessorStream_0_1' (4#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[255]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[254]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[253]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[252]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[251]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[250]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[249]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[248]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[247]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[246]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[245]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[244]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[243]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[242]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[241]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[240]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[239]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[238]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[237]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[236]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[235]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[234]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[233]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[232]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[231]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[230]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[229]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[228]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[227]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[226]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[225]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[224]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[223]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[222]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[221]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[220]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[219]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[218]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[217]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[216]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[215]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[214]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[213]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[212]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[211]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[210]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[209]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[208]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[207]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[206]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[205]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[204]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[203]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[202]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[201]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[200]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[199]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[198]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[197]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[196]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[195]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[194]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[193]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[192]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[191]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[190]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[189]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[188]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[187]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[186]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[185]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[184]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[183]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[182]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[181]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[180]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[179]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[178]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[177]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[176]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[175]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[174]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[173]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[172]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[171]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[170]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[169]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[168]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[167]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[166]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[165]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[164]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[163]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[162]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[161]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[160]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[159]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[158]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[157]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port digest[156]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 405.199 ; gain = 151.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 405.199 ; gain = 151.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 745.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 745.820 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 745.820 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 745.820 ; gain = 492.004
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_chunk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 745.820 ; gain = 492.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256CoProcessorStream_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SHA256CoProcessorStream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[0]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[0]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[1]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[2]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[3]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[4]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[5]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[6]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[7]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[8]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[9]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[10]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[11]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[12]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[13]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[14]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[15]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[16]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[17]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[18]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[19]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[20]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[21]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[22]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[23]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[24]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[25]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[26]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[27]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[28]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[29]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[30]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TDATA_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[511]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[510]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[509]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[508]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[507]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[506]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[505]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[504]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[503]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[502]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[501]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[500]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[499]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[498]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[497]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[496]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[495]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[494]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[493]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[492]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[491]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[490]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[489]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[488]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[487]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[486]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[485]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[484]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[483]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[482]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[481]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[480]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[479]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[478]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[477]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[476]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[475]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[474]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[473]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[472]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[471]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[470]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[469]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[468]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[467]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[466]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[465]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[464]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[463]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[462]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[461]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[460]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[459]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[458]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[457]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[456]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[455]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[454]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[453]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[452]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[451]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[450]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[449]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[448]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[447]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[446]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[445]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[444]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[443]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[442]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[441]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[440]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[439]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[438]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[437]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[436]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[435]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[434]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[433]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[432]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[431]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[430]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[429]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[428]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[427]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[426]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[425]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[424]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[423]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[422]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[421]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[420]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[419]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[418]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[417]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[416]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[415]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[414]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[413]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[412]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 745.820 ; gain = 492.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 748.617 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 748.770 ; gain = 494.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |     8|
|6     |LUT5   |    36|
|7     |LUT6   |    36|
|8     |FDRE   |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |   170|
|2     |  U0                                   |SHA256CoProcessorStream_v1_0          |   170|
|3     |    StreamCopIPCore_v1_0_M00_AXIS_inst |SHA256CoProcessorStream_v1_0_M00_AXIS |    85|
|4     |    StreamCopIPCore_v1_0_S00_AXIS_inst |SHA256CoProcessorStream_v1_0_S00_AXIS |    85|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 768.930 ; gain = 174.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 768.930 ; gain = 515.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 768.930 ; gain = 526.582
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/design_1_SHA256CoProcessorStream_0_1.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SHA256CoProcessorStream_0_1_utilization_synth.rpt -pb design_1_SHA256CoProcessorStream_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 768.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 17 17:35:56 2018...

*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 353.113 ; gain = 98.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_digest_blk_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/c059/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_SHA256CoProcessorStream_0_1' (4#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 405.730 ; gain = 151.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 405.730 ; gain = 151.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 747.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 747.879 ; gain = 493.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 747.879 ; gain = 493.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 747.879 ; gain = 493.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_chunk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 747.879 ; gain = 493.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256CoProcessorStream_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SHA256CoProcessorStream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[0]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[255]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[254]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[253]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[252]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[251]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[250]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[249]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[248]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[247]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[246]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[245]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[244]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[243]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[242]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[241]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[240]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[239]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[238]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[237]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[236]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[235]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[234]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[233]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[232]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[231]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[230]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[229]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[228]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[227]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[226]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[225]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[224]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[223]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[222]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[221]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[220]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[219]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[218]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[217]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[216]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[215]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[214]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[213]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[212]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[211]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[210]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[209]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[208]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[207]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[206]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[205]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[204]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[203]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[202]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[201]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[200]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[199]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[198]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[197]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[196]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[195]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[194]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[193]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[192]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[191]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[190]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[189]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[188]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[187]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[186]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[185]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[184]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[183]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[182]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[181]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[180]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[179]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[178]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[177]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[176]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[175]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[174]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[173]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[172]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[171]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[170]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[169]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[168]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[167]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[166]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[165]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[164]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[163]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[162]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[161]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[160]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[159]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[158]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[157]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[156]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 747.879 ; gain = 493.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 751.758 ; gain = 497.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 752.203 ; gain = 497.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     4|
|4     |LUT3   |     7|
|5     |LUT4   |    12|
|6     |LUT5   |     5|
|7     |LUT6   |   185|
|8     |MUXF7  |    32|
|9     |FDRE   |   355|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |   620|
|2     |  U0                                   |SHA256CoProcessorStream_v1_0          |   620|
|3     |    StreamCopIPCore_v1_0_M00_AXIS_inst |SHA256CoProcessorStream_v1_0_M00_AXIS |   123|
|4     |    StreamCopIPCore_v1_0_S00_AXIS_inst |SHA256CoProcessorStream_v1_0_S00_AXIS |   497|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 775.855 ; gain = 179.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 775.855 ; gain = 521.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 775.855 ; gain = 532.836
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/design_1_SHA256CoProcessorStream_0_1.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SHA256CoProcessorStream_0_1_utilization_synth.rpt -pb design_1_SHA256CoProcessorStream_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 775.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 17 18:31:12 2018...

*** Running vivado
    with args -log design_1_SHA256CoProcessorStream_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.125 ; gain = 98.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_digest_blk_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/7b03/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_SHA256CoProcessorStream_0_1' (4#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 405.641 ; gain = 151.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 405.641 ; gain = 151.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 747.285 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 747.285 ; gain = 492.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 747.285 ; gain = 492.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 747.285 ; gain = 492.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_chunk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TVALID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TLAST" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M_AXIS_TDATA" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 747.285 ; gain = 492.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256CoProcessorStream_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SHA256CoProcessorStream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[0]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[1]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[2]' (FDSE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/StreamCopIPCore_v1_0_M00_AXIS_inst/M_AXIS_TSTRB_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[255]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[254]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[253]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[252]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[251]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[250]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[249]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[248]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[247]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[246]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[245]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[244]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[243]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[242]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[241]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[240]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[239]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[238]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[237]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[236]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[235]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[234]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[233]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[232]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[231]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[230]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[229]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[228]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[227]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[226]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[225]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[224]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[223]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[222]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[221]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[220]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[219]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[218]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[217]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[216]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[215]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[214]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[213]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[212]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[211]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[210]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[209]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[208]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[207]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[206]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[205]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[204]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[203]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[202]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[201]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[200]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[199]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[198]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[197]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[196]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[195]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[194]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[193]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[192]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[191]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[190]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[189]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[188]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[187]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[186]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[185]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[184]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[183]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[182]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[181]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[180]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[179]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[178]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[177]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[176]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[175]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[174]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[173]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[172]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[171]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[170]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[169]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[168]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[167]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[166]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[165]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[164]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[163]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[162]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[161]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[160]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[159]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[158]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[157]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg[156]) is unused and will be removed from module design_1_SHA256CoProcessorStream_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 747.285 ; gain = 492.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 751.227 ; gain = 496.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 751.523 ; gain = 497.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     8|
|4     |LUT3   |     4|
|5     |LUT4   |    11|
|6     |LUT5   |    76|
|7     |LUT6   |   115|
|8     |MUXF7  |    32|
|9     |FDRE   |   355|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |   621|
|2     |  U0                                   |SHA256CoProcessorStream_v1_0          |   621|
|3     |    StreamCopIPCore_v1_0_M00_AXIS_inst |SHA256CoProcessorStream_v1_0_M00_AXIS |   118|
|4     |    StreamCopIPCore_v1_0_S00_AXIS_inst |SHA256CoProcessorStream_v1_0_S00_AXIS |   503|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 773.570 ; gain = 177.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 773.570 ; gain = 519.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 773.570 ; gain = 530.563
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
