/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd50140)
 * 
 * On Mon May  2 19:31:35 KST 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkProc.h"


/* Literal declarations */
static unsigned int const UWide_literal_65_h1aaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									2863311530u,
									1u };
static tUWide const UWide_literal_65_h1aaaaaaaaaaaaaaaa(65u,
							UWide_literal_65_h1aaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_43("", 0u);
static std::string const __str_literal_51("\n", 1u);
static std::string const __str_literal_45(" [r%d 0x%0x] = r%d", 18u);
static std::string const __str_literal_46(" r%d = [r%d 0x%0x]", 18u);
static std::string const __str_literal_49(" r%d = r%d ", 11u);
static std::string const __str_literal_48(" r%d = r%d r%d", 14u);
static std::string const __str_literal_44(" r%d csr0x%0x r%d", 17u);
static std::string const __str_literal_47(" r%d r%d 0x%0x", 14u);
static std::string const __str_literal_50("0x%0x", 5u);
static std::string const __str_literal_1("Fetch : from Pc %d , expanded inst : %x, \n", 42u);
static std::string const __str_literal_12("add", 3u);
static std::string const __str_literal_2("addi", 4u);
static std::string const __str_literal_15("and", 3u);
static std::string const __str_literal_5("andi", 4u);
static std::string const __str_literal_22("auipc r%d 0x%0x", 15u);
static std::string const __str_literal_25("beq", 3u);
static std::string const __str_literal_29("bge", 3u);
static std::string const __str_literal_30("bgeu", 4u);
static std::string const __str_literal_27("blt", 3u);
static std::string const __str_literal_28("bltu", 4u);
static std::string const __str_literal_26("bne", 3u);
static std::string const __str_literal_39("csrrs", 5u);
static std::string const __str_literal_38("csrrw", 5u);
static std::string const __str_literal_23("jal r%d 0x%0x", 13u);
static std::string const __str_literal_24("jalr r%d [r%d 0x%0x]", 20u);
static std::string const __str_literal_21("lui r%d 0x%0x", 13u);
static std::string const __str_literal_32("lw", 2u);
static std::string const __str_literal_16("or", 2u);
static std::string const __str_literal_6("ori", 3u);
static std::string const __str_literal_18("sll", 3u);
static std::string const __str_literal_8("slli", 4u);
static std::string const __str_literal_13("slt", 3u);
static std::string const __str_literal_3("slti", 4u);
static std::string const __str_literal_4("sltiu", 5u);
static std::string const __str_literal_14("sltu", 4u);
static std::string const __str_literal_19("sra", 3u);
static std::string const __str_literal_9("srai", 4u);
static std::string const __str_literal_20("srl", 3u);
static std::string const __str_literal_10("srli", 4u);
static std::string const __str_literal_11("sub", 3u);
static std::string const __str_literal_34("sw", 2u);
static std::string const __str_literal_42("unsupport 0x%0x", 15u);
static std::string const __str_literal_37("unsupport Amo 0x%0x", 19u);
static std::string const __str_literal_31("unsupport Branch 0x%0x", 22u);
static std::string const __str_literal_33("unsupport Load 0x%0x", 20u);
static std::string const __str_literal_36("unsupport MiscMem 0x%0x", 23u);
static std::string const __str_literal_35("unsupport Store 0x%0x", 21u);
static std::string const __str_literal_41("unsupport System 0x%0x", 22u);
static std::string const __str_literal_40("unsupport System PRIV 0x%0x", 27u);
static std::string const __str_literal_17("xor", 3u);
static std::string const __str_literal_7("xori", 4u);


/* Constructor */
MOD_mkProc::MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_csrf(simHdl, "csrf", this),
    INST_dMem(simHdl, "dMem", this),
    INST_e2mw(simHdl, "e2mw", this, 89u),
    INST_f2e(simHdl, "f2e", this, 32u),
    INST_iMem(simHdl, "iMem", this),
    INST_pc(simHdl, "pc", this, 32u),
    INST_rf(simHdl, "rf", this),
    INST_stage(simHdl, "stage", this, 2u),
    INST_stat(simHdl, "stat", this, 2u),
    INST_statRedirect_data_0_ehrReg(simHdl,
				    "statRedirect_data_0_ehrReg",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_statRedirect_data_0_ignored_wires_0(simHdl,
					     "statRedirect_data_0_ignored_wires_0",
					     this,
					     2u,
					     (tUInt8)0u),
    INST_statRedirect_data_0_ignored_wires_1(simHdl,
					     "statRedirect_data_0_ignored_wires_1",
					     this,
					     2u,
					     (tUInt8)0u),
    INST_statRedirect_data_0_virtual_reg_0(simHdl,
					   "statRedirect_data_0_virtual_reg_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_statRedirect_data_0_virtual_reg_1(simHdl,
					   "statRedirect_data_0_virtual_reg_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_statRedirect_data_0_wires_0(simHdl, "statRedirect_data_0_wires_0", this, 2u, (tUInt8)0u),
    INST_statRedirect_data_0_wires_1(simHdl, "statRedirect_data_0_wires_1", this, 2u, (tUInt8)0u),
    INST_statRedirect_deqP_ignored_wires_0(simHdl, "statRedirect_deqP_ignored_wires_0", this, 0u),
    INST_statRedirect_deqP_ignored_wires_1(simHdl, "statRedirect_deqP_ignored_wires_1", this, 0u),
    INST_statRedirect_deqP_virtual_reg_0(simHdl,
					 "statRedirect_deqP_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_deqP_virtual_reg_1(simHdl,
					 "statRedirect_deqP_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_deqP_wires_0(simHdl, "statRedirect_deqP_wires_0", this, 0u),
    INST_statRedirect_deqP_wires_1(simHdl, "statRedirect_deqP_wires_1", this, 0u),
    INST_statRedirect_empty_ehrReg(simHdl,
				   "statRedirect_empty_ehrReg",
				   this,
				   1u,
				   (tUInt8)1u,
				   (tUInt8)0u),
    INST_statRedirect_empty_ignored_wires_0(simHdl,
					    "statRedirect_empty_ignored_wires_0",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_statRedirect_empty_ignored_wires_1(simHdl,
					    "statRedirect_empty_ignored_wires_1",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_statRedirect_empty_ignored_wires_2(simHdl,
					    "statRedirect_empty_ignored_wires_2",
					    this,
					    1u,
					    (tUInt8)0u),
    INST_statRedirect_empty_virtual_reg_0(simHdl,
					  "statRedirect_empty_virtual_reg_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_statRedirect_empty_virtual_reg_1(simHdl,
					  "statRedirect_empty_virtual_reg_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_statRedirect_empty_virtual_reg_2(simHdl,
					  "statRedirect_empty_virtual_reg_2",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_statRedirect_empty_wires_0(simHdl, "statRedirect_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_statRedirect_empty_wires_1(simHdl, "statRedirect_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_statRedirect_empty_wires_2(simHdl, "statRedirect_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_statRedirect_enqP_ignored_wires_0(simHdl, "statRedirect_enqP_ignored_wires_0", this, 0u),
    INST_statRedirect_enqP_ignored_wires_1(simHdl, "statRedirect_enqP_ignored_wires_1", this, 0u),
    INST_statRedirect_enqP_virtual_reg_0(simHdl,
					 "statRedirect_enqP_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_enqP_virtual_reg_1(simHdl,
					 "statRedirect_enqP_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_enqP_wires_0(simHdl, "statRedirect_enqP_wires_0", this, 0u),
    INST_statRedirect_enqP_wires_1(simHdl, "statRedirect_enqP_wires_1", this, 0u),
    INST_statRedirect_full_ehrReg(simHdl, "statRedirect_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_statRedirect_full_ignored_wires_0(simHdl,
					   "statRedirect_full_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_statRedirect_full_ignored_wires_1(simHdl,
					   "statRedirect_full_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_statRedirect_full_ignored_wires_2(simHdl,
					   "statRedirect_full_ignored_wires_2",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_statRedirect_full_virtual_reg_0(simHdl,
					 "statRedirect_full_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_full_virtual_reg_1(simHdl,
					 "statRedirect_full_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_full_virtual_reg_2(simHdl,
					 "statRedirect_full_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_statRedirect_full_wires_0(simHdl, "statRedirect_full_wires_0", this, 1u, (tUInt8)0u),
    INST_statRedirect_full_wires_1(simHdl, "statRedirect_full_wires_1", this, 1u, (tUInt8)0u),
    INST_statRedirect_full_wires_2(simHdl, "statRedirect_full_wires_2", this, 1u, (tUInt8)0u),
    INST_instance_exec_1(simHdl, "instance_exec_1", this),
    INST_instance_decode_0(simHdl, "instance_decode_0", this),
    PORT_RST_N((tUInt8)1u),
    DEF_exec___d219(89u),
    DEF_decode___d203(75u),
    DEF_e2mw___d227(89u),
    DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243(89u),
    DEF__1_CONCAT_DONTCARE___d37(65u),
    DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239(65u)
{
  PORT_EN_dMemInit_request_put = false;
  PORT_EN_iMemInit_request_put = false;
  PORT_dMemInit_request_put.setSize(65u);
  PORT_dMemInit_request_put.clear();
  PORT_iMemInit_request_put.setSize(65u);
  PORT_iMemInit_request_put.clear();
  symbol_count = 64u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkProc::init_symbols_0()
{
  init_symbol(&symbols[0u], "csrf", SYM_MODULE, &INST_csrf);
  init_symbol(&symbols[1u], "dMem", SYM_MODULE, &INST_dMem);
  init_symbol(&symbols[2u], "dMemInit_request_put", SYM_PORT, &PORT_dMemInit_request_put, 65u);
  init_symbol(&symbols[3u], "EN_dMemInit_request_put", SYM_PORT, &PORT_EN_dMemInit_request_put, 1u);
  init_symbol(&symbols[4u], "EN_iMemInit_request_put", SYM_PORT, &PORT_EN_iMemInit_request_put, 1u);
  init_symbol(&symbols[5u], "e2mw", SYM_MODULE, &INST_e2mw);
  init_symbol(&symbols[6u], "f2e", SYM_MODULE, &INST_f2e);
  init_symbol(&symbols[7u], "iMem", SYM_MODULE, &INST_iMem);
  init_symbol(&symbols[8u], "iMemInit_request_put", SYM_PORT, &PORT_iMemInit_request_put, 65u);
  init_symbol(&symbols[9u], "instance_decode_0", SYM_MODULE, &INST_instance_decode_0);
  init_symbol(&symbols[10u], "instance_exec_1", SYM_MODULE, &INST_instance_exec_1);
  init_symbol(&symbols[11u], "pc", SYM_MODULE, &INST_pc);
  init_symbol(&symbols[12u], "RL_doExecute", SYM_RULE);
  init_symbol(&symbols[13u], "RL_doFetch", SYM_RULE);
  init_symbol(&symbols[14u], "RL_doMemory", SYM_RULE);
  init_symbol(&symbols[15u], "RL_doWriteBack", SYM_RULE);
  init_symbol(&symbols[16u], "RL_statRedirect_data_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[17u], "RL_statRedirect_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[18u], "RL_statRedirect_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[19u], "RL_test", SYM_RULE);
  init_symbol(&symbols[20u], "rf", SYM_MODULE, &INST_rf);
  init_symbol(&symbols[21u], "stage", SYM_MODULE, &INST_stage);
  init_symbol(&symbols[22u], "stat", SYM_MODULE, &INST_stat);
  init_symbol(&symbols[23u],
	      "statRedirect_data_0_ehrReg",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_ehrReg);
  init_symbol(&symbols[24u],
	      "statRedirect_data_0_ignored_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_ignored_wires_0);
  init_symbol(&symbols[25u],
	      "statRedirect_data_0_ignored_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_ignored_wires_1);
  init_symbol(&symbols[26u],
	      "statRedirect_data_0_virtual_reg_0",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_virtual_reg_0);
  init_symbol(&symbols[27u],
	      "statRedirect_data_0_virtual_reg_1",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_virtual_reg_1);
  init_symbol(&symbols[28u],
	      "statRedirect_data_0_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_wires_0);
  init_symbol(&symbols[29u],
	      "statRedirect_data_0_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_data_0_wires_1);
  init_symbol(&symbols[30u],
	      "statRedirect_deqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_ignored_wires_0);
  init_symbol(&symbols[31u],
	      "statRedirect_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_ignored_wires_1);
  init_symbol(&symbols[32u],
	      "statRedirect_deqP_virtual_reg_0",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_virtual_reg_0);
  init_symbol(&symbols[33u],
	      "statRedirect_deqP_virtual_reg_1",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_virtual_reg_1);
  init_symbol(&symbols[34u],
	      "statRedirect_deqP_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_wires_0);
  init_symbol(&symbols[35u],
	      "statRedirect_deqP_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_deqP_wires_1);
  init_symbol(&symbols[36u],
	      "statRedirect_empty_ehrReg",
	      SYM_MODULE,
	      &INST_statRedirect_empty_ehrReg);
  init_symbol(&symbols[37u],
	      "statRedirect_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_empty_ignored_wires_0);
  init_symbol(&symbols[38u],
	      "statRedirect_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_empty_ignored_wires_1);
  init_symbol(&symbols[39u],
	      "statRedirect_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_statRedirect_empty_ignored_wires_2);
  init_symbol(&symbols[40u],
	      "statRedirect_empty_virtual_reg_0",
	      SYM_MODULE,
	      &INST_statRedirect_empty_virtual_reg_0);
  init_symbol(&symbols[41u],
	      "statRedirect_empty_virtual_reg_1",
	      SYM_MODULE,
	      &INST_statRedirect_empty_virtual_reg_1);
  init_symbol(&symbols[42u],
	      "statRedirect_empty_virtual_reg_2",
	      SYM_MODULE,
	      &INST_statRedirect_empty_virtual_reg_2);
  init_symbol(&symbols[43u],
	      "statRedirect_empty_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_empty_wires_0);
  init_symbol(&symbols[44u],
	      "statRedirect_empty_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_empty_wires_1);
  init_symbol(&symbols[45u],
	      "statRedirect_empty_wires_2",
	      SYM_MODULE,
	      &INST_statRedirect_empty_wires_2);
  init_symbol(&symbols[46u],
	      "statRedirect_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_ignored_wires_0);
  init_symbol(&symbols[47u],
	      "statRedirect_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_ignored_wires_1);
  init_symbol(&symbols[48u],
	      "statRedirect_enqP_virtual_reg_0",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_virtual_reg_0);
  init_symbol(&symbols[49u],
	      "statRedirect_enqP_virtual_reg_1",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_virtual_reg_1);
  init_symbol(&symbols[50u],
	      "statRedirect_enqP_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_wires_0);
  init_symbol(&symbols[51u],
	      "statRedirect_enqP_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_enqP_wires_1);
  init_symbol(&symbols[52u], "statRedirect_full_ehrReg", SYM_MODULE, &INST_statRedirect_full_ehrReg);
  init_symbol(&symbols[53u],
	      "statRedirect_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_full_ignored_wires_0);
  init_symbol(&symbols[54u],
	      "statRedirect_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_full_ignored_wires_1);
  init_symbol(&symbols[55u],
	      "statRedirect_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_statRedirect_full_ignored_wires_2);
  init_symbol(&symbols[56u],
	      "statRedirect_full_virtual_reg_0",
	      SYM_MODULE,
	      &INST_statRedirect_full_virtual_reg_0);
  init_symbol(&symbols[57u],
	      "statRedirect_full_virtual_reg_1",
	      SYM_MODULE,
	      &INST_statRedirect_full_virtual_reg_1);
  init_symbol(&symbols[58u],
	      "statRedirect_full_virtual_reg_2",
	      SYM_MODULE,
	      &INST_statRedirect_full_virtual_reg_2);
  init_symbol(&symbols[59u],
	      "statRedirect_full_wires_0",
	      SYM_MODULE,
	      &INST_statRedirect_full_wires_0);
  init_symbol(&symbols[60u],
	      "statRedirect_full_wires_1",
	      SYM_MODULE,
	      &INST_statRedirect_full_wires_1);
  init_symbol(&symbols[61u],
	      "statRedirect_full_wires_2",
	      SYM_MODULE,
	      &INST_statRedirect_full_wires_2);
  init_symbol(&symbols[62u],
	      "WILL_FIRE_dMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_dMemInit_request_put,
	      1u);
  init_symbol(&symbols[63u],
	      "WILL_FIRE_iMemInit_request_put",
	      SYM_DEF,
	      &DEF_WILL_FIRE_iMemInit_request_put,
	      1u);
}


/* Rule actions */

void MOD_mkProc::RL_statRedirect_data_0_canonicalize()
{
  tUInt8 DEF_IF_statRedirect_data_0_wires_1_whas_THEN_statR_ETC___d7;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1216;
  DEF_statRedirect_data_0_ehrReg__h1216 = INST_statRedirect_data_0_ehrReg.METH_read();
  DEF_IF_statRedirect_data_0_wires_1_whas_THEN_statR_ETC___d7 = INST_statRedirect_data_0_wires_1.METH_whas() ? INST_statRedirect_data_0_wires_1.METH_wget() : (INST_statRedirect_data_0_wires_0.METH_whas() ? INST_statRedirect_data_0_wires_0.METH_wget() : DEF_statRedirect_data_0_ehrReg__h1216);
  INST_statRedirect_data_0_ehrReg.METH_write(DEF_IF_statRedirect_data_0_wires_1_whas_THEN_statR_ETC___d7);
}

void MOD_mkProc::RL_statRedirect_empty_canonicalize()
{
  tUInt8 DEF_IF_statRedirect_empty_wires_2_whas_THEN_statRe_ETC___d17;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3521;
  DEF_statRedirect_empty_ehrReg__h3521 = INST_statRedirect_empty_ehrReg.METH_read();
  DEF_IF_statRedirect_empty_wires_2_whas_THEN_statRe_ETC___d17 = INST_statRedirect_empty_wires_2.METH_whas() ? INST_statRedirect_empty_wires_2.METH_wget() : (INST_statRedirect_empty_wires_1.METH_whas() ? INST_statRedirect_empty_wires_1.METH_wget() : (INST_statRedirect_empty_wires_0.METH_whas() ? INST_statRedirect_empty_wires_0.METH_wget() : DEF_statRedirect_empty_ehrReg__h3521));
  INST_statRedirect_empty_ehrReg.METH_write(DEF_IF_statRedirect_empty_wires_2_whas_THEN_statRe_ETC___d17);
}

void MOD_mkProc::RL_statRedirect_full_canonicalize()
{
  tUInt8 DEF_IF_statRedirect_full_wires_2_whas__8_THEN_stat_ETC___d27;
  tUInt8 DEF_statRedirect_full_ehrReg__h4637;
  DEF_statRedirect_full_ehrReg__h4637 = INST_statRedirect_full_ehrReg.METH_read();
  DEF_IF_statRedirect_full_wires_2_whas__8_THEN_stat_ETC___d27 = INST_statRedirect_full_wires_2.METH_whas() ? INST_statRedirect_full_wires_2.METH_wget() : (INST_statRedirect_full_wires_1.METH_whas() ? INST_statRedirect_full_wires_1.METH_wget() : (INST_statRedirect_full_wires_0.METH_whas() ? INST_statRedirect_full_wires_0.METH_wget() : DEF_statRedirect_full_ehrReg__h4637));
  INST_statRedirect_full_ehrReg.METH_write(DEF_IF_statRedirect_full_wires_2_whas__8_THEN_stat_ETC___d27);
}

void MOD_mkProc::RL_test()
{
  DEF__1_CONCAT_DONTCARE___d37.set_bits_in_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_bits_in_word8(2u,
												      0u,
												      1u),
						2u,
						0u,
						1u).set_whole_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_whole_word(1u),
								   1u).set_whole_word(UWide_literal_65_h1aaaaaaaaaaaaaaaa.get_whole_word(0u),
										      0u);
  INST_iMem.METH_init_request_put(DEF__1_CONCAT_DONTCARE___d37);
  INST_dMem.METH_init_request_put(DEF__1_CONCAT_DONTCARE___d37);
}

void MOD_mkProc::RL_doFetch()
{
  tUInt32 DEF_immU__h4941;
  tUInt32 DEF_x__h5535;
  tUInt32 DEF_immS__h4939;
  tUInt32 DEF_x__h5430;
  tUInt32 DEF_immB__h4940;
  tUInt32 DEF_x__h5279;
  tUInt32 DEF_immJ__h4942;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d53;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d51;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d55;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d57;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d59;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d61;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d63;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d67;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d70;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d196;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d199;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BIT_30_5___d68;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d76;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d77;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d78;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d79;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d80;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d81;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d66;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d82;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d69;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d83;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d75;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d73;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d102;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d107;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d105;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d104;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d103;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d106;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d119;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4___d112;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2___d109;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_i_ETC___d121;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_N_ETC___d123;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d125;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10_2___d122;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d126;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d131;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d132;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d130;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d162;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d135;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d160;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0_0___d108;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2_0_ETC___d133;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24___d144;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20___d143;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d194;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d158;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d174;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d181;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136;
  tUInt8 DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d193;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b11___d54;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1111___d127;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b101111___d128;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89;
  tUInt8 DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129;
  tUInt8 DEF_iMem_req_pc_5_6_BIT_30___d65;
  tUInt8 DEF_iMem_req_pc_5_6_BIT_31___d90;
  tUInt8 DEF_funct3__h4934;
  tUInt8 DEF_rd__h4933;
  tUInt8 DEF_rs1__h4935;
  tUInt8 DEF_rs2__h4936;
  tUInt8 DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_4_ETC___d197;
  tUInt8 DEF_opcode__h4932;
  tUInt32 DEF_x__h5130;
  tUInt32 DEF_immI__h4938;
  tUInt32 DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_1_ETC___d161;
  tUInt32 DEF_iMem_req_pc_5___d46;
  DEF_pc___d45 = INST_pc.METH_read();
  DEF_iMem_req_pc_5___d46 = INST_iMem.METH_req(DEF_pc___d45);
  DEF_x__h5130 = (tUInt32)(DEF_iMem_req_pc_5___d46 >> 20u);
  DEF_immI__h4938 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h5130));
  DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_1_ETC___d161 = (tUInt32)(4095u & DEF_immI__h4938);
  DEF_opcode__h4932 = (tUInt8)((tUInt8)127u & DEF_iMem_req_pc_5___d46);
  DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_4_ETC___d197 = (tUInt8)((tUInt8)31u & DEF_immI__h4938);
  DEF_rs2__h4936 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_5___d46 >> 20u));
  DEF_rs1__h4935 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_5___d46 >> 15u));
  DEF_rd__h4933 = (tUInt8)((tUInt8)31u & (DEF_iMem_req_pc_5___d46 >> 7u));
  DEF_funct3__h4934 = (tUInt8)((tUInt8)7u & (DEF_iMem_req_pc_5___d46 >> 12u));
  DEF_iMem_req_pc_5_6_BIT_30___d65 = (tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_5___d46 >> 30u));
  DEF_iMem_req_pc_5_6_BIT_31___d90 = (tUInt8)(DEF_iMem_req_pc_5___d46 >> 31u);
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 = DEF_opcode__h4932 == (tUInt8)115u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97 = DEF_opcode__h4932 == (tUInt8)103u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89 = DEF_opcode__h4932 == (tUInt8)111u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 = DEF_opcode__h4932 == (tUInt8)99u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 = DEF_opcode__h4932 == (tUInt8)51u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84 = DEF_opcode__h4932 == (tUInt8)55u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b101111___d128 = DEF_opcode__h4932 == (tUInt8)47u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124 = DEF_opcode__h4932 == (tUInt8)35u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88 = DEF_opcode__h4932 == (tUInt8)23u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 = DEF_opcode__h4932 == (tUInt8)19u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120 = DEF_opcode__h4932 == (tUInt8)3u;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1111___d127 = DEF_opcode__h4932 == (tUInt8)15u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56 = DEF_funct3__h4934 == (tUInt8)7u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58 = DEF_funct3__h4934 == (tUInt8)6u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64 = DEF_funct3__h4934 == (tUInt8)5u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60 = DEF_funct3__h4934 == (tUInt8)4u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52 = DEF_funct3__h4934 == (tUInt8)2u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b11___d54 = DEF_funct3__h4934 == (tUInt8)3u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62 = DEF_funct3__h4934 == (tUInt8)1u;
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50 = DEF_funct3__h4934 == (tUInt8)0u;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d194 = DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 && DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d193 = DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141 && DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142)))));
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24___d144 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20___d143 = !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120;
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d181 = DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142 && DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20___d143))))));
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d174 = DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20___d143 && DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24___d144)))))));
  DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d158 = DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1___d137 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111_4___d138 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111_8___d139 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111_9___d140 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111_7___d141 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01___d142 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20___d143 && (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24___d144 && (!DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1111___d127 && (!DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b101111___d128 && !DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129))))))))));
  DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0_0___d108 = !DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d160 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && (DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62 || DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52);
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d130 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d132 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d131 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10_2___d122 = !DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d126 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10_2___d122;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d125 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_N_ETC___d123 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10_2___d122;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_i_ETC___d121 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2___d109 = !DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2_0_ETC___d133 = DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2___d109 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10_2___d122;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d135 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && (DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2_0_ETC___d133 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0_0___d108);
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d162 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011___d129 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2_0_ETC___d133;
  DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4___d112 = !DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d119 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && (DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0_0___d108 && (DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2___d109 && (!DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60 && (!DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58 && (DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4___d112 && !DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56)))));
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d106 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d103 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d104 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d105 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d107 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d102 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d73 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && (DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_iMem_req_pc_5_6_BIT_30___d65);
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d66 = DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_iMem_req_pc_5_6_BIT_30___d65;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d82 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d66;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d81 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d80 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d79 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d78 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d77 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b11___d54;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d76 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_NOT_iMem_req_pc_5_6_BIT_30_5___d68 = !DEF_iMem_req_pc_5_6_BIT_30___d65;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d75 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && (DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50 && DEF_NOT_iMem_req_pc_5_6_BIT_30_5___d68);
  DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d69 = DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64 && DEF_NOT_iMem_req_pc_5_6_BIT_30_5___d68;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d83 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d69;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d199 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && (DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1_2___d109 && DEF_NOT_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4___d112);
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d196 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && (DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62 || DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101___d64);
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d70 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d69;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d67 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b101_4_AND_ETC___d66;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d63 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b1___d62;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d61 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b100___d60;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d59 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b110___d58;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d55 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b11___d54;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d57 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b111___d56;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d51 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b0___d50;
  DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d53 = DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48 && DEF_iMem_req_pc_5_6_BITS_14_TO_12_9_EQ_0b10___d52;
  DEF_x__h5279 = 2097151u & (((((((tUInt32)(DEF_iMem_req_pc_5_6_BIT_31___d90)) << 20u) | (((tUInt32)((tUInt8)((tUInt8)255u & (DEF_iMem_req_pc_5___d46 >> 12u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_5___d46 >> 20u)))) << 11u)) | (((tUInt32)(1023u & (DEF_iMem_req_pc_5___d46 >> 21u))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_immJ__h4942 = primSignExt32(32u, 21u, (tUInt32)(DEF_x__h5279));
  DEF_x__h5430 = 8191u & (((((((tUInt32)(DEF_iMem_req_pc_5_6_BIT_31___d90)) << 12u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_iMem_req_pc_5___d46 >> 7u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_iMem_req_pc_5___d46 >> 25u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_iMem_req_pc_5___d46 >> 8u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_immB__h4940 = primSignExt32(32u, 13u, (tUInt32)(DEF_x__h5430));
  DEF_x__h5535 = 4095u & ((((tUInt32)((tUInt8)(DEF_iMem_req_pc_5___d46 >> 25u))) << 5u) | (tUInt32)(DEF_rd__h4933));
  DEF_immS__h4939 = primSignExt32(32u, 12u, (tUInt32)(DEF_x__h5535));
  DEF_immU__h4941 = ((tUInt32)(DEF_iMem_req_pc_5___d46 >> 12u)) << 12u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_write(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_pc___d45, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d51)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d53)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d57)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d59)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d61)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d63)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d67)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d70)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d73)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d75)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d76)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d77)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d78)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d79)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d80)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d81)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d82)
      dollar_write(sim_hdl, this, "s", &__str_literal_19);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011_1_AN_ETC___d83)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_21, DEF_rd__h4933, DEF_immU__h4941);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_22, DEF_rd__h4933, DEF_immU__h4941);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89)
      dollar_write(sim_hdl, this, "s,5,32", &__str_literal_23, DEF_rd__h4933, DEF_immJ__h4942);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_24,
		   DEF_rd__h4933,
		   DEF_rs1__h4935,
		   DEF_immI__h4938);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d102)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d103)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d104)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d105)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d106)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d107)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011_01__ETC___d119)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_31, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_i_ETC___d121)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11_20_AND_N_ETC___d123)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_33, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d125)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011_24_A_ETC___d126)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_35, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1111___d127)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_36, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b101111___d128)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_37, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d130)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d131)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d132)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_40, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d135)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_41, DEF_iMem_req_pc_5___d46);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d158)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_42, DEF_iMem_req_pc_5___d46);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1111___d127)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b101111___d128)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d160)
      dollar_write(sim_hdl,
		   this,
		   "s,5,12,5",
		   &__str_literal_44,
		   DEF_rd__h4933,
		   DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_1_ETC___d161,
		   DEF_rs1__h4935);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1110011_29__ETC___d162)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d158)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b100011___d124)
      dollar_write(sim_hdl,
		   this,
		   "s,5,32,5",
		   &__str_literal_45,
		   DEF_rs1__h4935,
		   DEF_immS__h4939,
		   DEF_rs2__h4936);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d174)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b11___d120)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_46,
		   DEF_rd__h4933,
		   DEF_rs1__h4935,
		   DEF_immI__h4938);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d181)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110111___d84)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10111___d88)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1101111___d89)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100111___d97)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b1100011___d101)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,32",
		   &__str_literal_47,
		   DEF_rs1__h4935,
		   DEF_rs2__h4936,
		   DEF_immB__h4940);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d193)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b110011___d71)
      dollar_write(sim_hdl,
		   this,
		   "s,5,5,5",
		   &__str_literal_48,
		   DEF_rd__h4933,
		   DEF_rs1__h4935,
		   DEF_rs2__h4936);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_ETC___d194)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011___d48)
      dollar_write(sim_hdl, this, "s,5,5", &__str_literal_49, DEF_rd__h4933, DEF_rs1__h4935);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d196)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_50,
		   DEF_SEXT_iMem_req_pc_5_6_BITS_31_TO_20_9_00_BITS_4_ETC___d197);
    if (DEF_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8_AND_ETC___d199)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_50, DEF_immI__h4938);
    if (DEF_NOT_iMem_req_pc_5_6_BITS_6_TO_0_7_EQ_0b10011_8___d136)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    dollar_write(sim_hdl, this, "s", &__str_literal_51);
  }
  INST_stage.METH_write((tUInt8)1u);
  INST_f2e.METH_write(DEF_iMem_req_pc_5___d46);
}

void MOD_mkProc::RL_doExecute()
{
  tUInt8 DEF_IF_exec_19_BITS_88_TO_85_20_EQ_2_21_OR_exec_19_ETC___d224;
  tUInt8 DEF_x__h5997;
  tUInt8 DEF_x__h5928;
  tUInt32 DEF_x__h6071;
  tUInt32 DEF_x__h6183;
  tUInt32 DEF_x__h6227;
  tUInt32 DEF_x__h6276;
  tUInt32 DEF_inst__h5711;
  tUInt32 DEF_csrVal__h5715;
  tUInt32 DEF_rVal2__h5714;
  tUInt32 DEF_rVal1__h5713;
  DEF_pc___d45 = INST_pc.METH_read();
  DEF_inst__h5711 = INST_f2e.METH_read();
  DEF_decode___d203 = INST_instance_decode_0.METH_decode(DEF_inst__h5711);
  DEF_x__h6071 = DEF_decode___d203.get_bits_in_word32(1u, 1u, 12u);
  DEF_x__h6276 = INST_csrf.METH_rd(DEF_x__h6071);
  DEF_csrVal__h5715 = DEF_x__h6276;
  DEF_x__h5928 = DEF_decode___d203.get_bits_in_word8(1u, 20u, 5u);
  DEF_x__h6183 = INST_rf.METH_rd1(DEF_x__h5928);
  DEF_rVal1__h5713 = DEF_x__h6183;
  DEF_x__h5997 = DEF_decode___d203.get_bits_in_word8(1u, 14u, 5u);
  DEF_x__h6227 = INST_rf.METH_rd2(DEF_x__h5997);
  DEF_rVal2__h5714 = DEF_x__h6227;
  DEF_exec___d219 = INST_instance_exec_1.METH_exec(DEF_decode___d203,
						   DEF_rVal1__h5713,
						   DEF_rVal2__h5714,
						   DEF_pc___d45,
						   2863311530u,
						   DEF_csrVal__h5715);
  switch (DEF_exec___d219.get_bits_in_word8(2u, 21u, 4u)) {
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF_IF_exec_19_BITS_88_TO_85_20_EQ_2_21_OR_exec_19_ETC___d224 = (tUInt8)2u;
    break;
  default:
    DEF_IF_exec_19_BITS_88_TO_85_20_EQ_2_21_OR_exec_19_ETC___d224 = (tUInt8)3u;
  }
  INST_e2mw.METH_write(DEF_exec___d219);
  INST_stage.METH_write(DEF_IF_exec_19_BITS_88_TO_85_20_EQ_2_21_OR_exec_19_ETC___d224);
}

void MOD_mkProc::RL_doMemory()
{
  tUInt8 DEF_e2mw_27_BITS_88_TO_85_28_EQ_2_29_OR_e2mw_27_BI_ETC___d231;
  tUInt32 DEF_x__h6838;
  tUInt8 DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229;
  tUInt64 DEF_e2mw_27_BITS_33_TO_0___d233;
  tUInt32 DEF_v__h6561;
  tUInt32 DEF_AVMeth_dMem_req;
  DEF_e2mw___d227 = INST_e2mw.METH_read();
  DEF_e2mw_27_BITS_33_TO_0___d233 = primExtract64(34u, 89u, DEF_e2mw___d227, 32u, 33u, 32u, 0u);
  DEF__read_data__h6531 = primExtract32(32u, 89u, DEF_e2mw___d227, 32u, 65u, 32u, 34u);
  DEF__read_addr__h6532 = primExtract32(32u, 89u, DEF_e2mw___d227, 32u, 33u, 32u, 2u);
  DEF_e2mw_27_BITS_88_TO_85___d228 = DEF_e2mw___d227.get_bits_in_word8(2u, 21u, 4u);
  DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229 = DEF_e2mw_27_BITS_88_TO_85___d228 == (tUInt8)2u;
  DEF_e2mw_27_BITS_88_TO_85_28_EQ_2_29_OR_e2mw_27_BI_ETC___d231 = DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229 || DEF_e2mw_27_BITS_88_TO_85___d228 == (tUInt8)3u;
  DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239.build_concat(8589934591llu & ((((tUInt64)(!DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229)) << 32u) | (tUInt64)((tUInt32)((DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229 ? (DEF_e2mw_27_BITS_33_TO_0___d233 << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF__read_addr__h6532)) << 32u) | (tUInt64)(DEF__read_data__h6531)) >> 32u))),
									     32u,
									     33u).set_whole_word((tUInt32)(DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229 ? (DEF_e2mw_27_BITS_33_TO_0___d233 << 30u) | (tUInt64)(715827882u) : (((tUInt64)(DEF__read_addr__h6532)) << 32u) | (tUInt64)(DEF__read_data__h6531)),
												 0u);
  if (DEF_e2mw_27_BITS_88_TO_85_28_EQ_2_29_OR_e2mw_27_BI_ETC___d231)
    DEF_AVMeth_dMem_req = INST_dMem.METH_req(DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239);
  else
    DEF_AVMeth_dMem_req = 2863311530u;
  DEF_v__h6561 = DEF_AVMeth_dMem_req;
  DEF_x__h6838 = DEF_e2mw_27_BITS_88_TO_85_28_EQ_2___d229 ? DEF_v__h6561 : DEF__read_data__h6531;
  DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243.set_bits_in_word(33554431u & ((DEF_e2mw___d227.get_bits_in_word32(2u,
																  2u,
																  23u) << 2u) | (tUInt32)((tUInt8)(DEF_x__h6838 >> 30u))),
										 2u,
										 0u,
										 25u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h6838)) << 2u) | (tUInt32)((tUInt8)(DEF_e2mw_27_BITS_33_TO_0___d233 >> 32u)),
												     1u).set_whole_word((tUInt32)(DEF_e2mw_27_BITS_33_TO_0___d233),
															0u);
  INST_e2mw.METH_write(DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243);
  INST_stage.METH_write((tUInt8)3u);
}

void MOD_mkProc::RL_doWriteBack()
{
  tUInt32 DEF_e2mw_27_BITS_88_TO_85_28_EQ_8_53_AND_e2mw_27_B_ETC___d257;
  tUInt32 DEF_x__h6974;
  tUInt8 DEF_e2mw_27_BIT_84___d248;
  tUInt8 DEF_x__h6756;
  tUInt32 DEF_x__h6828;
  DEF_pc___d45 = INST_pc.METH_read();
  DEF_e2mw___d227 = INST_e2mw.METH_read();
  DEF__read_data__h6531 = primExtract32(32u, 89u, DEF_e2mw___d227, 32u, 65u, 32u, 34u);
  DEF__read_addr__h6532 = primExtract32(32u, 89u, DEF_e2mw___d227, 32u, 33u, 32u, 2u);
  DEF_x__h6828 = DEF_e2mw___d227.get_bits_in_word32(2u, 2u, 12u);
  DEF_x__h6756 = DEF_e2mw___d227.get_bits_in_word8(2u, 15u, 5u);
  DEF_e2mw_27_BITS_88_TO_85___d228 = DEF_e2mw___d227.get_bits_in_word8(2u, 21u, 4u);
  DEF_e2mw_27_BIT_84___d248 = DEF_e2mw___d227.get_bits_in_word8(2u, 20u, 1u);
  DEF_x__h6974 = DEF_e2mw___d227.get_bits_in_word8(0u,
						   0u,
						   1u) ? DEF__read_addr__h6532 : DEF_pc___d45 + 4u;
  DEF_e2mw_27_BITS_88_TO_85_28_EQ_8_53_AND_e2mw_27_B_ETC___d257 = 8191u & ((((tUInt32)(DEF_e2mw_27_BITS_88_TO_85___d228 == (tUInt8)8u && DEF_e2mw___d227.get_bits_in_word8(2u,
																					   14u,
																					   1u))) << 12u) | DEF_x__h6828);
  if (DEF_e2mw_27_BIT_84___d248)
    INST_rf.METH_wr(DEF_x__h6756, DEF__read_data__h6531);
  INST_pc.METH_write(DEF_x__h6974);
  INST_csrf.METH_wr(DEF_e2mw_27_BITS_88_TO_85_28_EQ_8_53_AND_e2mw_27_B_ETC___d257,
		    DEF__read_data__h6531);
  INST_stage.METH_write((tUInt8)0u);
  INST_e2mw.METH_write(DEF_e2mw___d227);
}


/* Methods */

tUInt64 MOD_mkProc::METH_cpuToHost()
{
  tUInt64 PORT_cpuToHost;
  tUInt64 DEF_AVMeth_csrf_cpuToHost;
  DEF_AVMeth_csrf_cpuToHost = INST_csrf.METH_cpuToHost();
  PORT_cpuToHost = DEF_AVMeth_csrf_cpuToHost;
  return PORT_cpuToHost;
}

tUInt8 MOD_mkProc::METH_RDY_cpuToHost()
{
  tUInt8 PORT_RDY_cpuToHost;
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  DEF_CAN_FIRE_cpuToHost = INST_csrf.METH_RDY_cpuToHost();
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}

void MOD_mkProc::METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc)
{
  INST_csrf.METH_start(0u);
  INST_stage.METH_write((tUInt8)0u);
  INST_pc.METH_write(ARG_hostToCpu_startpc);
  INST_stat.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkProc::METH_RDY_hostToCpu()
{
  tUInt8 PORT_RDY_hostToCpu;
  tUInt8 DEF_CAN_FIRE_hostToCpu;
  DEF_csrf_started____d38 = INST_csrf.METH_started();
  DEF_CAN_FIRE_hostToCpu = !DEF_csrf_started____d38 && INST_csrf.METH_RDY_start();
  PORT_RDY_hostToCpu = DEF_CAN_FIRE_hostToCpu;
  return PORT_RDY_hostToCpu;
}

void MOD_mkProc::METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put)
{
  PORT_EN_iMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_iMemInit_request_put = (tUInt8)1u;
  PORT_iMemInit_request_put = ARG_iMemInit_request_put;
  INST_iMem.METH_init_request_put(ARG_iMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_request_put()
{
  tUInt8 PORT_RDY_iMemInit_request_put;
  tUInt8 DEF_CAN_FIRE_iMemInit_request_put;
  DEF_iMem_RDY_init_request_put____d28 = INST_iMem.METH_RDY_init_request_put();
  DEF_CAN_FIRE_iMemInit_request_put = DEF_iMem_RDY_init_request_put____d28;
  PORT_RDY_iMemInit_request_put = DEF_CAN_FIRE_iMemInit_request_put;
  return PORT_RDY_iMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_iMemInit_done()
{
  tUInt8 PORT_iMemInit_done;
  DEF_iMem_init_done____d31 = INST_iMem.METH_init_done();
  PORT_iMemInit_done = DEF_iMem_init_done____d31;
  return PORT_iMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_iMemInit_done()
{
  tUInt8 PORT_RDY_iMemInit_done;
  tUInt8 DEF_CAN_FIRE_iMemInit_done;
  DEF_CAN_FIRE_iMemInit_done = (tUInt8)1u;
  PORT_RDY_iMemInit_done = DEF_CAN_FIRE_iMemInit_done;
  return PORT_RDY_iMemInit_done;
}

void MOD_mkProc::METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put)
{
  PORT_EN_dMemInit_request_put = (tUInt8)1u;
  DEF_WILL_FIRE_dMemInit_request_put = (tUInt8)1u;
  PORT_dMemInit_request_put = ARG_dMemInit_request_put;
  INST_dMem.METH_init_request_put(ARG_dMemInit_request_put);
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_request_put()
{
  tUInt8 PORT_RDY_dMemInit_request_put;
  tUInt8 DEF_CAN_FIRE_dMemInit_request_put;
  DEF_dMem_RDY_init_request_put____d29 = INST_dMem.METH_RDY_init_request_put();
  DEF_CAN_FIRE_dMemInit_request_put = DEF_dMem_RDY_init_request_put____d29;
  PORT_RDY_dMemInit_request_put = DEF_CAN_FIRE_dMemInit_request_put;
  return PORT_RDY_dMemInit_request_put;
}

tUInt8 MOD_mkProc::METH_dMemInit_done()
{
  tUInt8 PORT_dMemInit_done;
  DEF_dMem_init_done____d33 = INST_dMem.METH_init_done();
  PORT_dMemInit_done = DEF_dMem_init_done____d33;
  return PORT_dMemInit_done;
}

tUInt8 MOD_mkProc::METH_RDY_dMemInit_done()
{
  tUInt8 PORT_RDY_dMemInit_done;
  tUInt8 DEF_CAN_FIRE_dMemInit_done;
  DEF_CAN_FIRE_dMemInit_done = (tUInt8)1u;
  PORT_RDY_dMemInit_done = DEF_CAN_FIRE_dMemInit_done;
  return PORT_RDY_dMemInit_done;
}


/* Reset routines */

void MOD_mkProc::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_statRedirect_full_ehrReg.reset_RST(ARG_rst_in);
  INST_statRedirect_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_statRedirect_data_0_ehrReg.reset_RST(ARG_rst_in);
  INST_rf.reset_RST_N(ARG_rst_in);
  INST_iMem.reset_RST_N(ARG_rst_in);
  INST_dMem.reset_RST_N(ARG_rst_in);
  INST_csrf.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkProc::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkProc::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_csrf.dump_state(indent + 2u);
  INST_dMem.dump_state(indent + 2u);
  INST_e2mw.dump_state(indent + 2u);
  INST_f2e.dump_state(indent + 2u);
  INST_iMem.dump_state(indent + 2u);
  INST_pc.dump_state(indent + 2u);
  INST_rf.dump_state(indent + 2u);
  INST_stage.dump_state(indent + 2u);
  INST_stat.dump_state(indent + 2u);
  INST_statRedirect_data_0_ehrReg.dump_state(indent + 2u);
  INST_statRedirect_data_0_ignored_wires_0.dump_state(indent + 2u);
  INST_statRedirect_data_0_ignored_wires_1.dump_state(indent + 2u);
  INST_statRedirect_data_0_virtual_reg_0.dump_state(indent + 2u);
  INST_statRedirect_data_0_virtual_reg_1.dump_state(indent + 2u);
  INST_statRedirect_data_0_wires_0.dump_state(indent + 2u);
  INST_statRedirect_data_0_wires_1.dump_state(indent + 2u);
  INST_statRedirect_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_statRedirect_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_statRedirect_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_statRedirect_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_statRedirect_deqP_wires_0.dump_state(indent + 2u);
  INST_statRedirect_deqP_wires_1.dump_state(indent + 2u);
  INST_statRedirect_empty_ehrReg.dump_state(indent + 2u);
  INST_statRedirect_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_statRedirect_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_statRedirect_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_statRedirect_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_statRedirect_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_statRedirect_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_statRedirect_empty_wires_0.dump_state(indent + 2u);
  INST_statRedirect_empty_wires_1.dump_state(indent + 2u);
  INST_statRedirect_empty_wires_2.dump_state(indent + 2u);
  INST_statRedirect_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_statRedirect_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_statRedirect_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_statRedirect_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_statRedirect_enqP_wires_0.dump_state(indent + 2u);
  INST_statRedirect_enqP_wires_1.dump_state(indent + 2u);
  INST_statRedirect_full_ehrReg.dump_state(indent + 2u);
  INST_statRedirect_full_ignored_wires_0.dump_state(indent + 2u);
  INST_statRedirect_full_ignored_wires_1.dump_state(indent + 2u);
  INST_statRedirect_full_ignored_wires_2.dump_state(indent + 2u);
  INST_statRedirect_full_virtual_reg_0.dump_state(indent + 2u);
  INST_statRedirect_full_virtual_reg_1.dump_state(indent + 2u);
  INST_statRedirect_full_virtual_reg_2.dump_state(indent + 2u);
  INST_statRedirect_full_wires_0.dump_state(indent + 2u);
  INST_statRedirect_full_wires_1.dump_state(indent + 2u);
  INST_statRedirect_full_wires_2.dump_state(indent + 2u);
  INST_instance_exec_1.dump_state(indent + 2u);
  INST_instance_decode_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkProc::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 66u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239", 65u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_DONTCARE___d37", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_addr__h6532", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_data__h6531", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrf_started____d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_RDY_init_request_put____d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMem_init_done____d33", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "decode___d203", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2mw_27_BITS_88_TO_85___d228", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "e2mw___d227", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "exec___d219", 89u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_RDY_init_request_put____d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMem_init_done____d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "pc___d45", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_dMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_iMemInit_request_put", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dMemInit_request_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "iMemInit_request_put", 65u);
  num = INST_e2mw.dump_VCD_defs(num);
  num = INST_f2e.dump_VCD_defs(num);
  num = INST_pc.dump_VCD_defs(num);
  num = INST_stage.dump_VCD_defs(num);
  num = INST_stat.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_ehrReg.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_ignored_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_ignored_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_virtual_reg_0.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_virtual_reg_1.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_data_0_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_deqP_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_empty_ehrReg.dump_VCD_defs(num);
  num = INST_statRedirect_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_statRedirect_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_statRedirect_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_statRedirect_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_statRedirect_empty_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_empty_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_empty_wires_2.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_enqP_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_full_ehrReg.dump_VCD_defs(num);
  num = INST_statRedirect_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_statRedirect_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_statRedirect_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_statRedirect_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_statRedirect_full_wires_0.dump_VCD_defs(num);
  num = INST_statRedirect_full_wires_1.dump_VCD_defs(num);
  num = INST_statRedirect_full_wires_2.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_csrf.dump_VCD_defs(l);
    num = INST_dMem.dump_VCD_defs(l);
    num = INST_iMem.dump_VCD_defs(l);
    num = INST_instance_decode_0.dump_VCD_defs(l);
    num = INST_instance_exec_1.dump_VCD_defs(l);
    num = INST_rf.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkProc::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkProc::vcd_defs(tVCDDumpType dt, MOD_mkProc &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 89u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239) != DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239, 65u);
	backing.DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239 = DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_dMemInit_request_put) != DEF_WILL_FIRE_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_dMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_iMemInit_request_put) != DEF_WILL_FIRE_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_iMemInit_request_put, 1u);
	backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_DONTCARE___d37) != DEF__1_CONCAT_DONTCARE___d37)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_DONTCARE___d37, 65u);
	backing.DEF__1_CONCAT_DONTCARE___d37 = DEF__1_CONCAT_DONTCARE___d37;
      }
      ++num;
      if ((backing.DEF__read_addr__h6532) != DEF__read_addr__h6532)
      {
	vcd_write_val(sim_hdl, num, DEF__read_addr__h6532, 32u);
	backing.DEF__read_addr__h6532 = DEF__read_addr__h6532;
      }
      ++num;
      if ((backing.DEF__read_data__h6531) != DEF__read_data__h6531)
      {
	vcd_write_val(sim_hdl, num, DEF__read_data__h6531, 32u);
	backing.DEF__read_data__h6531 = DEF__read_data__h6531;
      }
      ++num;
      if ((backing.DEF_csrf_started____d38) != DEF_csrf_started____d38)
      {
	vcd_write_val(sim_hdl, num, DEF_csrf_started____d38, 1u);
	backing.DEF_csrf_started____d38 = DEF_csrf_started____d38;
      }
      ++num;
      if ((backing.DEF_dMem_RDY_init_request_put____d29) != DEF_dMem_RDY_init_request_put____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_RDY_init_request_put____d29, 1u);
	backing.DEF_dMem_RDY_init_request_put____d29 = DEF_dMem_RDY_init_request_put____d29;
      }
      ++num;
      if ((backing.DEF_dMem_init_done____d33) != DEF_dMem_init_done____d33)
      {
	vcd_write_val(sim_hdl, num, DEF_dMem_init_done____d33, 1u);
	backing.DEF_dMem_init_done____d33 = DEF_dMem_init_done____d33;
      }
      ++num;
      if ((backing.DEF_decode___d203) != DEF_decode___d203)
      {
	vcd_write_val(sim_hdl, num, DEF_decode___d203, 75u);
	backing.DEF_decode___d203 = DEF_decode___d203;
      }
      ++num;
      if ((backing.DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243) != DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243)
      {
	vcd_write_val(sim_hdl, num, DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243, 89u);
	backing.DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243 = DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243;
      }
      ++num;
      if ((backing.DEF_e2mw_27_BITS_88_TO_85___d228) != DEF_e2mw_27_BITS_88_TO_85___d228)
      {
	vcd_write_val(sim_hdl, num, DEF_e2mw_27_BITS_88_TO_85___d228, 4u);
	backing.DEF_e2mw_27_BITS_88_TO_85___d228 = DEF_e2mw_27_BITS_88_TO_85___d228;
      }
      ++num;
      if ((backing.DEF_e2mw___d227) != DEF_e2mw___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_e2mw___d227, 89u);
	backing.DEF_e2mw___d227 = DEF_e2mw___d227;
      }
      ++num;
      if ((backing.DEF_exec___d219) != DEF_exec___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_exec___d219, 89u);
	backing.DEF_exec___d219 = DEF_exec___d219;
      }
      ++num;
      if ((backing.DEF_iMem_RDY_init_request_put____d28) != DEF_iMem_RDY_init_request_put____d28)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_RDY_init_request_put____d28, 1u);
	backing.DEF_iMem_RDY_init_request_put____d28 = DEF_iMem_RDY_init_request_put____d28;
      }
      ++num;
      if ((backing.DEF_iMem_init_done____d31) != DEF_iMem_init_done____d31)
      {
	vcd_write_val(sim_hdl, num, DEF_iMem_init_done____d31, 1u);
	backing.DEF_iMem_init_done____d31 = DEF_iMem_init_done____d31;
      }
      ++num;
      if ((backing.DEF_pc___d45) != DEF_pc___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_pc___d45, 32u);
	backing.DEF_pc___d45 = DEF_pc___d45;
      }
      ++num;
      if ((backing.PORT_EN_dMemInit_request_put) != PORT_EN_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_dMemInit_request_put, 1u);
	backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_EN_iMemInit_request_put) != PORT_EN_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_iMemInit_request_put, 1u);
	backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_dMemInit_request_put) != PORT_dMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_dMemInit_request_put, 65u);
	backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      }
      ++num;
      if ((backing.PORT_iMemInit_request_put) != PORT_iMemInit_request_put)
      {
	vcd_write_val(sim_hdl, num, PORT_iMemInit_request_put, 65u);
	backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239, 65u);
      backing.DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239 = DEF_NOT_e2mw_27_BITS_88_TO_85_28_EQ_2_29_32_CONCAT_ETC___d239;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_dMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_dMemInit_request_put = DEF_WILL_FIRE_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_iMemInit_request_put, 1u);
      backing.DEF_WILL_FIRE_iMemInit_request_put = DEF_WILL_FIRE_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_DONTCARE___d37, 65u);
      backing.DEF__1_CONCAT_DONTCARE___d37 = DEF__1_CONCAT_DONTCARE___d37;
      vcd_write_val(sim_hdl, num++, DEF__read_addr__h6532, 32u);
      backing.DEF__read_addr__h6532 = DEF__read_addr__h6532;
      vcd_write_val(sim_hdl, num++, DEF__read_data__h6531, 32u);
      backing.DEF__read_data__h6531 = DEF__read_data__h6531;
      vcd_write_val(sim_hdl, num++, DEF_csrf_started____d38, 1u);
      backing.DEF_csrf_started____d38 = DEF_csrf_started____d38;
      vcd_write_val(sim_hdl, num++, DEF_dMem_RDY_init_request_put____d29, 1u);
      backing.DEF_dMem_RDY_init_request_put____d29 = DEF_dMem_RDY_init_request_put____d29;
      vcd_write_val(sim_hdl, num++, DEF_dMem_init_done____d33, 1u);
      backing.DEF_dMem_init_done____d33 = DEF_dMem_init_done____d33;
      vcd_write_val(sim_hdl, num++, DEF_decode___d203, 75u);
      backing.DEF_decode___d203 = DEF_decode___d203;
      vcd_write_val(sim_hdl, num++, DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243, 89u);
      backing.DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243 = DEF_e2mw_27_BITS_88_TO_66_40_CONCAT_IF_e2mw_27_BIT_ETC___d243;
      vcd_write_val(sim_hdl, num++, DEF_e2mw_27_BITS_88_TO_85___d228, 4u);
      backing.DEF_e2mw_27_BITS_88_TO_85___d228 = DEF_e2mw_27_BITS_88_TO_85___d228;
      vcd_write_val(sim_hdl, num++, DEF_e2mw___d227, 89u);
      backing.DEF_e2mw___d227 = DEF_e2mw___d227;
      vcd_write_val(sim_hdl, num++, DEF_exec___d219, 89u);
      backing.DEF_exec___d219 = DEF_exec___d219;
      vcd_write_val(sim_hdl, num++, DEF_iMem_RDY_init_request_put____d28, 1u);
      backing.DEF_iMem_RDY_init_request_put____d28 = DEF_iMem_RDY_init_request_put____d28;
      vcd_write_val(sim_hdl, num++, DEF_iMem_init_done____d31, 1u);
      backing.DEF_iMem_init_done____d31 = DEF_iMem_init_done____d31;
      vcd_write_val(sim_hdl, num++, DEF_pc___d45, 32u);
      backing.DEF_pc___d45 = DEF_pc___d45;
      vcd_write_val(sim_hdl, num++, PORT_EN_dMemInit_request_put, 1u);
      backing.PORT_EN_dMemInit_request_put = PORT_EN_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_EN_iMemInit_request_put, 1u);
      backing.PORT_EN_iMemInit_request_put = PORT_EN_iMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_dMemInit_request_put, 65u);
      backing.PORT_dMemInit_request_put = PORT_dMemInit_request_put;
      vcd_write_val(sim_hdl, num++, PORT_iMemInit_request_put, 65u);
      backing.PORT_iMemInit_request_put = PORT_iMemInit_request_put;
    }
}

void MOD_mkProc::vcd_prims(tVCDDumpType dt, MOD_mkProc &backing)
{
  INST_e2mw.dump_VCD(dt, backing.INST_e2mw);
  INST_f2e.dump_VCD(dt, backing.INST_f2e);
  INST_pc.dump_VCD(dt, backing.INST_pc);
  INST_stage.dump_VCD(dt, backing.INST_stage);
  INST_stat.dump_VCD(dt, backing.INST_stat);
  INST_statRedirect_data_0_ehrReg.dump_VCD(dt, backing.INST_statRedirect_data_0_ehrReg);
  INST_statRedirect_data_0_ignored_wires_0.dump_VCD(dt,
						    backing.INST_statRedirect_data_0_ignored_wires_0);
  INST_statRedirect_data_0_ignored_wires_1.dump_VCD(dt,
						    backing.INST_statRedirect_data_0_ignored_wires_1);
  INST_statRedirect_data_0_virtual_reg_0.dump_VCD(dt, backing.INST_statRedirect_data_0_virtual_reg_0);
  INST_statRedirect_data_0_virtual_reg_1.dump_VCD(dt, backing.INST_statRedirect_data_0_virtual_reg_1);
  INST_statRedirect_data_0_wires_0.dump_VCD(dt, backing.INST_statRedirect_data_0_wires_0);
  INST_statRedirect_data_0_wires_1.dump_VCD(dt, backing.INST_statRedirect_data_0_wires_1);
  INST_statRedirect_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_statRedirect_deqP_ignored_wires_0);
  INST_statRedirect_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_statRedirect_deqP_ignored_wires_1);
  INST_statRedirect_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_statRedirect_deqP_virtual_reg_0);
  INST_statRedirect_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_statRedirect_deqP_virtual_reg_1);
  INST_statRedirect_deqP_wires_0.dump_VCD(dt, backing.INST_statRedirect_deqP_wires_0);
  INST_statRedirect_deqP_wires_1.dump_VCD(dt, backing.INST_statRedirect_deqP_wires_1);
  INST_statRedirect_empty_ehrReg.dump_VCD(dt, backing.INST_statRedirect_empty_ehrReg);
  INST_statRedirect_empty_ignored_wires_0.dump_VCD(dt,
						   backing.INST_statRedirect_empty_ignored_wires_0);
  INST_statRedirect_empty_ignored_wires_1.dump_VCD(dt,
						   backing.INST_statRedirect_empty_ignored_wires_1);
  INST_statRedirect_empty_ignored_wires_2.dump_VCD(dt,
						   backing.INST_statRedirect_empty_ignored_wires_2);
  INST_statRedirect_empty_virtual_reg_0.dump_VCD(dt, backing.INST_statRedirect_empty_virtual_reg_0);
  INST_statRedirect_empty_virtual_reg_1.dump_VCD(dt, backing.INST_statRedirect_empty_virtual_reg_1);
  INST_statRedirect_empty_virtual_reg_2.dump_VCD(dt, backing.INST_statRedirect_empty_virtual_reg_2);
  INST_statRedirect_empty_wires_0.dump_VCD(dt, backing.INST_statRedirect_empty_wires_0);
  INST_statRedirect_empty_wires_1.dump_VCD(dt, backing.INST_statRedirect_empty_wires_1);
  INST_statRedirect_empty_wires_2.dump_VCD(dt, backing.INST_statRedirect_empty_wires_2);
  INST_statRedirect_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_statRedirect_enqP_ignored_wires_0);
  INST_statRedirect_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_statRedirect_enqP_ignored_wires_1);
  INST_statRedirect_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_statRedirect_enqP_virtual_reg_0);
  INST_statRedirect_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_statRedirect_enqP_virtual_reg_1);
  INST_statRedirect_enqP_wires_0.dump_VCD(dt, backing.INST_statRedirect_enqP_wires_0);
  INST_statRedirect_enqP_wires_1.dump_VCD(dt, backing.INST_statRedirect_enqP_wires_1);
  INST_statRedirect_full_ehrReg.dump_VCD(dt, backing.INST_statRedirect_full_ehrReg);
  INST_statRedirect_full_ignored_wires_0.dump_VCD(dt, backing.INST_statRedirect_full_ignored_wires_0);
  INST_statRedirect_full_ignored_wires_1.dump_VCD(dt, backing.INST_statRedirect_full_ignored_wires_1);
  INST_statRedirect_full_ignored_wires_2.dump_VCD(dt, backing.INST_statRedirect_full_ignored_wires_2);
  INST_statRedirect_full_virtual_reg_0.dump_VCD(dt, backing.INST_statRedirect_full_virtual_reg_0);
  INST_statRedirect_full_virtual_reg_1.dump_VCD(dt, backing.INST_statRedirect_full_virtual_reg_1);
  INST_statRedirect_full_virtual_reg_2.dump_VCD(dt, backing.INST_statRedirect_full_virtual_reg_2);
  INST_statRedirect_full_wires_0.dump_VCD(dt, backing.INST_statRedirect_full_wires_0);
  INST_statRedirect_full_wires_1.dump_VCD(dt, backing.INST_statRedirect_full_wires_1);
  INST_statRedirect_full_wires_2.dump_VCD(dt, backing.INST_statRedirect_full_wires_2);
}

void MOD_mkProc::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing)
{
  INST_csrf.dump_VCD(dt, levels, backing.INST_csrf);
  INST_dMem.dump_VCD(dt, levels, backing.INST_dMem);
  INST_iMem.dump_VCD(dt, levels, backing.INST_iMem);
  INST_instance_decode_0.dump_VCD(dt, levels, backing.INST_instance_decode_0);
  INST_instance_exec_1.dump_VCD(dt, levels, backing.INST_instance_exec_1);
  INST_rf.dump_VCD(dt, levels, backing.INST_rf);
}
