// Seed: 2194898016
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2
    , id_4
);
  assign id_4 = id_0 - id_1;
  assign module_1.id_10 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    input wire module_1,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input supply0 id_13
);
  logic id_15;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6
  );
endmodule
