Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort high
        -verbose
Design : secded_encoder_72_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:29:25 2025
****************************************


Library(s) Used:

    saed14rvt_base_tt0p8v25c (File: /home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db)


Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
secded_encoder_72_64   8000              saed14rvt_base_tt0p8v25c


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  33.4730 uW   (29%)
  Net Switching Power  =  80.5257 uW   (71%)
                         ---------
Total Dynamic Power    = 113.9986 uW  (100%)

Cell Leakage Power     =  23.7668 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)
                 Internal         Switching           Leakage            Total                         Cell
Power Group      Power            Power               Power              Power   (   %    )  Attrs  Count
---------------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
                                                                                             i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
combinational  3.3473e-02        8.0526e-02        2.3767e+04            0.1140  ( 100.00%)            64
---------------------------------------------------------------------------------------------------------
Total          3.3473e-02 mW     8.0526e-02 mW     2.3767e+04 pW         0.1140 mW
1
