module tbcpha;
 
    reg clk = 0;
    reg rst = 0;
    reg tx_enable = 0;
    wire mosi;
    wire ss;
    wire sclk;
    
    always #5 clk = ~clk;
    
    initial begin
    rst = 0;
    repeat(5) @(posedge clk);
    rst = 0;
    end
 
    initial begin
    tx_enable = 0;
    #20 tx_enable = 1;
    #2000 tx_enable=0;
    end
 
cphakkk dut (clk, rst, tx_enable, mosi, cs, sclk);
initial
begin
$dumpfile("fsm.vcd"); $dumpvars(0, tbcpha);
#1500 $finish;
end
endmodule