design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_quad_spi_0_0/sim/design_1_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
