#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001eda7041470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001eda6fdfaf0 .scope module, "find_keypts_tb" "find_keypts_tb" 3 10;
 .timescale -9 -12;
P_000001eda70091e0 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001eda7009218 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001eda7009250 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001eda7009288 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001eda70a8370_0 .net "O1_keypoint_out", 12 0, v000001eda70a3520_0;  1 drivers
v000001eda70a84b0_0 .net "O1key_wea", 0 0, v000001eda70a2580_0;  1 drivers
v000001eda70a7dd0_0 .net "O1key_write_addr", 11 0, v000001eda70a6720_0;  1 drivers
v000001eda70a89b0_0 .var "clk_in", 0 0;
v000001eda70a75b0_0 .net "dog_one_done", 0 0, v000001eda709fec0_0;  1 drivers
v000001eda70a7e70_0 .net "first_address", 11 0, v000001eda70a6860_0;  1 drivers
v000001eda70a7470_0 .net/s "first_data", 7 0, L_000001eda701cec0;  1 drivers
v000001eda70a7ab0_0 .net "keypoints_done", 0 0, L_000001eda701d240;  1 drivers
v000001eda70a7150_0 .var "number_keypt", 10 0;
v000001eda70a78d0_0 .var "rst_in", 0 0;
v000001eda70a7fb0_0 .net "second_address", 11 0, v000001eda70a69a0_0;  1 drivers
v000001eda70a7510_0 .net/s "second_data", 7 0, L_000001eda701cd70;  1 drivers
v000001eda70a71f0_0 .var "start_keypt", 0 0;
v000001eda70a7290_0 .net "third_address", 11 0, v000001eda70a5460_0;  1 drivers
v000001eda70a8050_0 .net/s "third_data", 7 0, L_000001eda701d9b0;  1 drivers
S_000001eda6efbd10 .scope module, "finder" "find_keypoints" 3 31, 4 10 0, S_000001eda6fdfaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "O1key_write_addr";
    .port_info 3 /OUTPUT 1 "O1key_wea";
    .port_info 4 /OUTPUT 13 "O1_keypoint_out";
    .port_info 5 /OUTPUT 12 "O1L1_read_addr";
    .port_info 6 /INPUT 8 "O1L1_data";
    .port_info 7 /OUTPUT 12 "O1L2_read_addr";
    .port_info 8 /INPUT 8 "O1L2_data";
    .port_info 9 /OUTPUT 12 "O1L3_read_addr";
    .port_info 10 /INPUT 8 "O1L3_data";
    .port_info 11 /OUTPUT 1 "O1_DOG_L2L3_done";
    .port_info 12 /OUTPUT 1 "found_zero";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /OUTPUT 1 "keypoints_done";
P_000001eda6fa1a80 .param/l "DIMENSION" 0 4 11, +C4<00000000000000000000000001000000>;
P_000001eda6fa1ab8 .param/l "DOG_IMAGES_PER_OCTAVE" 0 4 14, +C4<00000000000000000000000000000010>;
P_000001eda6fa1af0 .param/l "IMG_BIT_DEPTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_000001eda6fa1b28 .param/l "NUMBER_KEYPOINTS" 0 4 12, +C4<00000000000000000000001111101000>;
P_000001eda6fa1b60 .param/l "NUMBER_OCTAVES" 0 4 13, +C4<00000000000000000000000000000011>;
P_000001eda6fa1b98 .param/l "TOP_HEIGHT" 0 4 77, +C4<00000000000000000000000001000000>;
P_000001eda6fa1bd0 .param/l "TOP_WIDTH" 0 4 78, +C4<00000000000000000000000001000000>;
L_000001eda701d240 .functor BUFZ 1, v000001eda70a3d40_0, C4<0>, C4<0>, C4<0>;
v000001eda70a50a0_0 .net "O1L1L2_address", 11 0, v000001eda70a0be0_0;  1 drivers
v000001eda70a6180_0 .net/s "O1L1L2_data_write", 8 0, v000001eda709f380_0;  1 drivers
v000001eda70a6f40_0 .net "O1L1L2_read_address", 11 0, v000001eda70a0aa0_0;  1 drivers
v000001eda70a51e0_0 .net/s "O1L1L2_read_data", 8 0, L_000001eda701cf30;  1 drivers
v000001eda70a5c80_0 .net "O1L1L2_state", 1 0, v000001eda709fc40_0;  1 drivers
v000001eda70a6e00_0 .net "O1L1L2_wea", 0 0, v000001eda70a06e0_0;  1 drivers
v000001eda70a60e0_0 .net "O1L1_data", 7 0, L_000001eda701cec0;  alias, 1 drivers
v000001eda70a6860_0 .var "O1L1_read_addr", 11 0;
v000001eda70a5320_0 .net "O1L2L3_address", 11 0, v000001eda709fba0_0;  1 drivers
v000001eda70a5aa0_0 .net "O1L2L3_busy", 0 0, v000001eda709f880_0;  1 drivers
v000001eda70a58c0_0 .net/s "O1L2L3_data_write", 8 0, v000001eda70a0320_0;  1 drivers
v000001eda70a67c0_0 .net "O1L2L3_read_address", 11 0, v000001eda70a3980_0;  1 drivers
v000001eda70a6900_0 .net/s "O1L2L3_read_data", 8 0, L_000001eda701cd00;  1 drivers
v000001eda70a6400_0 .net "O1L2L3_state", 1 0, v000001eda709fce0_0;  1 drivers
v000001eda70a6ea0_0 .net "O1L2L3_wea", 0 0, v000001eda70a0820_0;  1 drivers
v000001eda70a5140_0 .net "O1L2_data", 7 0, L_000001eda701cd70;  alias, 1 drivers
v000001eda70a69a0_0 .var "O1L2_read_addr", 11 0;
v000001eda70a6540_0 .net "O1L3_data", 7 0, L_000001eda701d9b0;  alias, 1 drivers
v000001eda70a5460_0 .var "O1L3_read_addr", 11 0;
v000001eda70a64a0_0 .net "O1_DOG_L1L2_done", 0 0, v000001eda70a0140_0;  1 drivers
v000001eda70a5500_0 .net "O1_DOG_L2L3_done", 0 0, v000001eda709fec0_0;  alias, 1 drivers
v000001eda70a6cc0_0 .net "O1_key_done", 0 0, v000001eda70a3d40_0;  1 drivers
v000001eda70a6b80_0 .net "O1_keypoint_out", 12 0, v000001eda70a3520_0;  alias, 1 drivers
v000001eda70a55a0_0 .net "O1key_wea", 0 0, v000001eda70a2580_0;  alias, 1 drivers
v000001eda70a6720_0 .var "O1key_write_addr", 11 0;
v000001eda70a5640_0 .net "clk", 0 0, v000001eda70a89b0_0;  1 drivers
v000001eda70a56e0_0 .var "found_zero", 0 0;
v000001eda70a6ae0_0 .net "gave_zero", 0 0, v000001eda70a35c0_0;  1 drivers
v000001eda70a6a40_0 .net "keypoints_done", 0 0, L_000001eda701d240;  alias, 1 drivers
v000001eda70a6c20_0 .var "old_O1key_wea", 0 0;
v000001eda70a53c0_0 .net "rst_in", 0 0, v000001eda70a78d0_0;  1 drivers
v000001eda70a65e0_0 .net "start", 0 0, v000001eda70a71f0_0;  1 drivers
E_000001eda703a830 .event anyedge, v000001eda709f880_0, v000001eda7036b40_0, v000001eda7036820_0;
S_000001eda6fa1d10 .scope module, "O1L1L2" "xilinx_true_dual_port_read_first_2_clock_ram" 4 86, 5 10 0, S_000001eda6efbd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001eda6f99a00 .param/str "INIT_FILE" 0 5 14, "\000";
P_000001eda6f99a38 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001eda6f99a70 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001eda6f99aa8 .param/l "RAM_WIDTH" 0 5 11, +C4<000000000000000000000000000001001>;
v000001eda7037d60 .array "BRAM", 0 4095, 8 0;
v000001eda7036820_0 .net "addra", 11 0, v000001eda70a0be0_0;  alias, 1 drivers
v000001eda70374a0_0 .net "addrb", 11 0, v000001eda70a0aa0_0;  alias, 1 drivers
v000001eda70375e0_0 .net "clka", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda7037fe0_0 .net "clkb", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda7036a00_0 .net "dina", 8 0, v000001eda709f380_0;  alias, 1 drivers
o000001eda70459d8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001eda7037400_0 .net "dinb", 8 0, o000001eda70459d8;  0 drivers
v000001eda7036e60_0 .net "douta", 8 0, L_000001eda701cde0;  1 drivers
v000001eda70383a0_0 .net "doutb", 8 0, L_000001eda701cf30;  alias, 1 drivers
L_000001eda70ab0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70377c0_0 .net "ena", 0 0, L_000001eda70ab0d0;  1 drivers
L_000001eda70ab118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda7038440_0 .net "enb", 0 0, L_000001eda70ab118;  1 drivers
v000001eda7037a40_0 .var/i "idx", 31 0;
v000001eda7037c20_0 .var "ram_data_a", 8 0;
v000001eda7037680_0 .var "ram_data_b", 8 0;
L_000001eda70ab160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda7037e00_0 .net "regcea", 0 0, L_000001eda70ab160;  1 drivers
L_000001eda70ab1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70366e0_0 .net "regceb", 0 0, L_000001eda70ab1a8;  1 drivers
v000001eda7036aa0_0 .net "rsta", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda7037540_0 .net "rstb", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda7037720_0 .net "wea", 0 0, v000001eda70a06e0_0;  alias, 1 drivers
L_000001eda70ab088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eda7036780_0 .net "web", 0 0, L_000001eda70ab088;  1 drivers
S_000001eda6f99af0 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_000001eda6fa1d10;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001eda6f99af0
v000001eda7036f00_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L1L2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001eda7036f00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001eda7036f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001eda7036f00_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001eda6f99c80 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_000001eda6fa1d10;
 .timescale -9 -12;
v000001eda70372c0_0 .var/i "ram_index", 31 0;
S_000001eda6fbde10 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_000001eda6fa1d10;
 .timescale -9 -12;
L_000001eda701cde0 .functor BUFZ 9, v000001eda7037900_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001eda701cf30 .functor BUFZ 9, v000001eda7037360_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001eda7037900_0 .var "douta_reg", 8 0;
v000001eda7037360_0 .var "doutb_reg", 8 0;
E_000001eda703a870 .event posedge, v000001eda70375e0_0;
S_000001eda6fbdfa0 .scope module, "O1L2L3" "xilinx_true_dual_port_read_first_2_clock_ram" 4 109, 5 10 0, S_000001eda6efbd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 9 "dina";
    .port_info 3 /INPUT 9 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 9 "douta";
    .port_info 15 /OUTPUT 9 "doutb";
P_000001eda6fbe130 .param/str "INIT_FILE" 0 5 14, "\000";
P_000001eda6fbe168 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001eda6fbe1a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001eda6fbe1d8 .param/l "RAM_WIDTH" 0 5 11, +C4<000000000000000000000000000001001>;
v000001eda7038080 .array "BRAM", 0 4095, 8 0;
v000001eda7036b40_0 .net "addra", 11 0, v000001eda709fba0_0;  alias, 1 drivers
v000001eda7037ea0_0 .net "addrb", 11 0, v000001eda70a3980_0;  alias, 1 drivers
v000001eda7036960_0 .net "clka", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda7036be0_0 .net "clkb", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda7036d20_0 .net "dina", 8 0, v000001eda70a0320_0;  alias, 1 drivers
o000001eda70460c8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000001eda7037f40_0 .net "dinb", 8 0, o000001eda70460c8;  0 drivers
v000001eda70381c0_0 .net "douta", 8 0, L_000001eda701d940;  1 drivers
v000001eda7038300_0 .net "doutb", 8 0, L_000001eda701cd00;  alias, 1 drivers
L_000001eda70ab238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70384e0_0 .net "ena", 0 0, L_000001eda70ab238;  1 drivers
L_000001eda70ab280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda6ffea00_0 .net "enb", 0 0, L_000001eda70ab280;  1 drivers
v000001eda6ffe780_0 .var/i "idx", 31 0;
v000001eda6ffe460_0 .var "ram_data_a", 8 0;
v000001eda6ffeb40_0 .var "ram_data_b", 8 0;
L_000001eda70ab2c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda6ffe640_0 .net "regcea", 0 0, L_000001eda70ab2c8;  1 drivers
L_000001eda70ab310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda6ffe140_0 .net "regceb", 0 0, L_000001eda70ab310;  1 drivers
v000001eda6ffe820_0 .net "rsta", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda6ffe1e0_0 .net "rstb", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda6ffdce0_0 .net "wea", 0 0, v000001eda70a0820_0;  alias, 1 drivers
L_000001eda70ab1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eda70a08c0_0 .net "web", 0 0, L_000001eda70ab1f0;  1 drivers
S_000001eda6fb0910 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_000001eda6fbdfa0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001eda6fb0910
v000001eda7036c80_0 .var/i "depth", 31 0;
TD_find_keypts_tb.finder.O1L2L3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001eda7036c80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001eda7036c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001eda7036c80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001eda6fb0aa0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_000001eda6fbdfa0;
 .timescale -9 -12;
v000001eda70368c0_0 .var/i "ram_index", 31 0;
S_000001eda6f521e0 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_000001eda6fbdfa0;
 .timescale -9 -12;
L_000001eda701d940 .functor BUFZ 9, v000001eda7038260_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_000001eda701cd00 .functor BUFZ 9, v000001eda7036fa0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000001eda7038260_0 .var "douta_reg", 8 0;
v000001eda7036fa0_0 .var "doutb_reg", 8 0;
S_000001eda6f52370 .scope module, "O1_DOG_L1L2" "dog" 4 146, 6 15 0, S_000001eda6efbd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001eda6fd18c0 .param/l "BRAM_LENGTH" 0 6 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_000001eda6fd18f8 .param/l "DIMENSION" 0 6 15, +C4<00000000000000000000000001000000>;
enum000001eda6fce820 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001eda70a0be0_0 .var "address", 11 0;
v000001eda70a0640_0 .net "bram_ready", 0 0, v000001eda70a71f0_0;  alias, 1 drivers
v000001eda709f1a0_0 .var "busy", 0 0;
v000001eda70a0280_0 .net "clk", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda709f7e0_0 .var "counter", 1 0;
v000001eda709f380_0 .var/s "data_out", 8 0;
v000001eda70a0140_0 .var "done", 0 0;
v000001eda70a0d20_0 .var/s "fuzz_sign", 8 0;
v000001eda709fe20_0 .net "fuzzier_pix", 7 0, L_000001eda701cd70;  alias, 1 drivers
v000001eda709f240_0 .var "old_bram", 0 0;
v000001eda70a0000_0 .net "rst_in", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda70a0460_0 .var/s "sharp_sign", 8 0;
v000001eda70a05a0_0 .net "sharper_pix", 7 0, L_000001eda701cec0;  alias, 1 drivers
v000001eda70a0dc0_0 .var/2s "state", 31 0;
v000001eda709fc40_0 .var "state_num", 1 0;
v000001eda70a06e0_0 .var "wea", 0 0;
v000001eda709fb00_0 .var "write", 0 0;
S_000001eda6f12830 .scope module, "O1_DOG_L2L3" "dog" 4 160, 6 15 0, S_000001eda6efbd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "bram_ready";
    .port_info 3 /INPUT 8 "sharper_pix";
    .port_info 4 /INPUT 8 "fuzzier_pix";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 12 "address";
    .port_info 8 /OUTPUT 9 "data_out";
    .port_info 9 /OUTPUT 1 "wea";
    .port_info 10 /OUTPUT 2 "state_num";
P_000001eda6fd2740 .param/l "BRAM_LENGTH" 0 6 30, +C4<00000000000000000000000000000000000000000000000000000111111111111>;
P_000001eda6fd2778 .param/l "DIMENSION" 0 6 15, +C4<00000000000000000000000001000000>;
enum000001eda6fcee40 .enum2/s (32)
   "INACTIVE" 0,
   "WAIT" 1,
   "WRITE" 2
 ;
v000001eda709fba0_0 .var "address", 11 0;
v000001eda70a0b40_0 .net "bram_ready", 0 0, v000001eda70a0140_0;  alias, 1 drivers
v000001eda709f880_0 .var "busy", 0 0;
v000001eda70a0e60_0 .net "clk", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda70a00a0_0 .var "counter", 1 0;
v000001eda70a0320_0 .var/s "data_out", 8 0;
v000001eda709fec0_0 .var "done", 0 0;
v000001eda709f060_0 .var/s "fuzz_sign", 8 0;
v000001eda70a03c0_0 .net "fuzzier_pix", 7 0, L_000001eda701d9b0;  alias, 1 drivers
v000001eda709f2e0_0 .var "old_bram", 0 0;
v000001eda709f420_0 .net "rst_in", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda70a0500_0 .var/s "sharp_sign", 8 0;
v000001eda70a0780_0 .net "sharper_pix", 7 0, L_000001eda701cd70;  alias, 1 drivers
v000001eda70a0f00_0 .var/2s "state", 31 0;
v000001eda709fce0_0 .var "state_num", 1 0;
v000001eda70a0820_0 .var "wea", 0 0;
v000001eda709fd80_0 .var "write", 0 0;
S_000001eda6f129c0 .scope module, "finder" "check_extrema" 4 183, 7 20 0, S_000001eda6efbd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 1 "key_wea";
    .port_info 3 /OUTPUT 13 "key_out";
    .port_info 4 /INPUT 9 "first_data";
    .port_info 5 /OUTPUT 12 "first_address";
    .port_info 6 /INPUT 9 "second_data";
    .port_info 7 /OUTPUT 12 "second_address";
    .port_info 8 /INPUT 1 "enable";
    .port_info 9 /OUTPUT 6 "x";
    .port_info 10 /OUTPUT 6 "y";
    .port_info 11 /OUTPUT 1 "first_is_extremum";
    .port_info 12 /OUTPUT 1 "second_is_extremum";
    .port_info 13 /OUTPUT 1 "done_checking";
    .port_info 14 /OUTPUT 3 "state_number";
    .port_info 15 /OUTPUT 1 "first_is_min";
    .port_info 16 /OUTPUT 1 "first_is_max";
    .port_info 17 /OUTPUT 1 "second_is_min";
    .port_info 18 /OUTPUT 1 "second_is_max";
    .port_info 19 /OUTPUT 6 "read_x";
    .port_info 20 /OUTPUT 6 "read_y";
    .port_info 21 /OUTPUT 1 "read";
    .port_info 22 /OUTPUT 1 "gave_zero_latched";
P_000001eda6fdfc80 .param/l "ABS_CONTRAST_THRESHOLD" 0 7 22, +C4<00000000000000000000000000000100>;
P_000001eda6fdfcb8 .param/l "BIT_DEPTH" 0 7 21, +C4<00000000000000000000000000001001>;
P_000001eda6fdfcf0 .param/l "DIMENSION" 0 7 23, +C4<00000000000000000000000001000000>;
enum000001eda6fceee0 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum000001eda6efbbd0 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4,
   "WRITE_ANOTHER" 5,
   "FINISH_WRITE" 6,
   "WRAP_UP" 7
 ;
v000001eda70a2300_0 .net "clk", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda70a3d40_0 .var "done_checking", 0 0;
v000001eda70a2f80_0 .net "enable", 0 0, v000001eda709fec0_0;  alias, 1 drivers
v000001eda70a2d00_0 .net "first_address", 11 0, v000001eda70a0aa0_0;  alias, 1 drivers
v000001eda70a2da0_0 .var/s "first_bottom", 8 0;
v000001eda70a3480_0 .var/s "first_bottom_left", 8 0;
v000001eda70a3f20_0 .var/s "first_bottom_right", 8 0;
v000001eda70a3840_0 .net/s "first_data", 8 0, L_000001eda701cf30;  alias, 1 drivers
v000001eda70a2c60_0 .var "first_is_extremum", 0 0;
v000001eda70a3b60_0 .var "first_is_max", 0 0;
v000001eda70a21c0_0 .var "first_is_min", 0 0;
v000001eda70a38e0_0 .var/s "first_left", 8 0;
v000001eda70a23a0_0 .var/s "first_middle", 8 0;
v000001eda70a3c00_0 .var/s "first_right", 8 0;
v000001eda70a3200_0 .var/s "first_top", 8 0;
v000001eda70a2440_0 .var/s "first_top_left", 8 0;
v000001eda70a2260_0 .var/s "first_top_right", 8 0;
v000001eda70a24e0_0 .var "gave_zero", 0 0;
v000001eda70a35c0_0 .var "gave_zero_latched", 0 0;
v000001eda70a3520_0 .var "key_out", 12 0;
v000001eda70a2580_0 .var "key_wea", 0 0;
v000001eda70a3a20_0 .var/2s "pixel_pos", 31 0;
v000001eda70a2620_0 .var "read", 0 0;
v000001eda70a3ca0_0 .var "read_x", 5 0;
v000001eda70a3660_0 .var "read_y", 5 0;
v000001eda70a2e40_0 .net "reader_busy", 0 0, v000001eda709f6a0_0;  1 drivers
v000001eda70a30c0_0 .net "reader_done", 0 0, v000001eda70a0a00_0;  1 drivers
v000001eda70a2b20_0 .net "rst_in", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda70a2ee0_0 .net "second_address", 11 0, v000001eda70a3980_0;  alias, 1 drivers
v000001eda70a3de0_0 .var/s "second_bottom", 8 0;
v000001eda70a3700_0 .var/s "second_bottom_left", 8 0;
v000001eda70a3ac0_0 .var/s "second_bottom_right", 8 0;
v000001eda70a2760_0 .net/s "second_data", 8 0, L_000001eda701cd00;  alias, 1 drivers
v000001eda70a3160_0 .var "second_is_extremum", 0 0;
v000001eda70a3e80_0 .var "second_is_max", 0 0;
v000001eda70a2940_0 .var "second_is_min", 0 0;
v000001eda70a2800_0 .var/s "second_left", 8 0;
v000001eda70a3340_0 .var/s "second_middle", 8 0;
v000001eda70a33e0_0 .var/s "second_right", 8 0;
v000001eda70a28a0_0 .var/s "second_top", 8 0;
v000001eda70a2120_0 .var/s "second_top_left", 8 0;
v000001eda70a29e0_0 .var/s "second_top_right", 8 0;
v000001eda70a2a80_0 .var/2s "state", 31 0;
v000001eda70a2bc0_0 .var "state_number", 2 0;
v000001eda70a5dc0_0 .var "x", 5 0;
v000001eda70a6d60_0 .var "y", 5 0;
E_000001eda703b430/0 .event anyedge, v000001eda70a3a20_0, v000001eda70a5dc0_0, v000001eda70a6d60_0, v000001eda70a23a0_0;
E_000001eda703b430/1 .event anyedge, v000001eda70a38e0_0, v000001eda70a3c00_0, v000001eda70a3200_0, v000001eda70a2260_0;
E_000001eda703b430/2 .event anyedge, v000001eda70a2440_0, v000001eda70a2da0_0, v000001eda70a3f20_0, v000001eda70a3480_0;
E_000001eda703b430/3 .event anyedge, v000001eda70a3340_0, v000001eda70a2800_0, v000001eda70a33e0_0, v000001eda70a28a0_0;
E_000001eda703b430/4 .event anyedge, v000001eda70a29e0_0, v000001eda70a2120_0, v000001eda70a3de0_0, v000001eda70a3ac0_0;
E_000001eda703b430/5 .event anyedge, v000001eda70a3700_0;
E_000001eda703b430 .event/or E_000001eda703b430/0, E_000001eda703b430/1, E_000001eda703b430/2, E_000001eda703b430/3, E_000001eda703b430/4, E_000001eda703b430/5;
E_000001eda703ac70 .event anyedge, v000001eda70a2a80_0;
S_000001eda70a1070 .scope module, "reader" "read_pixel" 7 187, 7 425 0, S_000001eda6f129c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 12 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 12 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 6 "x";
    .port_info 8 /INPUT 6 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000001eda6fd1bc0 .param/l "BIT_DEPTH" 0 7 426, +C4<00000000000000000000000000001001>;
P_000001eda6fd1bf8 .param/l "DIMENSION" 0 7 427, +C4<00000000000000000000000001000000>;
enum000001eda6efbc70 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000001eda70a0c80_0 .net *"_ivl_0", 31 0, L_000001eda70a7330;  1 drivers
L_000001eda70ab3e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eda709ff60_0 .net *"_ivl_11", 25 0, L_000001eda70ab3e8;  1 drivers
v000001eda70a01e0_0 .net *"_ivl_12", 31 0, L_000001eda70a8a50;  1 drivers
L_000001eda70ab358 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eda70a0960_0 .net *"_ivl_3", 25 0, L_000001eda70ab358;  1 drivers
L_000001eda70ab3a0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001eda709f4c0_0 .net/2u *"_ivl_4", 31 0, L_000001eda70ab3a0;  1 drivers
v000001eda709f100_0 .net *"_ivl_7", 31 0, L_000001eda70a7650;  1 drivers
v000001eda709f560_0 .net *"_ivl_8", 31 0, L_000001eda70a7970;  1 drivers
v000001eda709f600_0 .net "address", 11 0, L_000001eda70a8cd0;  1 drivers
v000001eda709f6a0_0 .var "busy", 0 0;
v000001eda709fa60_0 .net "clk", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
v000001eda709f740_0 .var "counter", 1 0;
v000001eda70a0a00_0 .var "done", 0 0;
v000001eda70a0aa0_0 .var "first_address", 11 0;
v000001eda709f920_0 .net/s "first_data", 8 0, L_000001eda701cf30;  alias, 1 drivers
v000001eda709f9c0_0 .net "input_ready", 0 0, v000001eda70a2620_0;  1 drivers
v000001eda70a37a0_0 .net "rst_in", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
v000001eda70a3980_0 .var "second_address", 11 0;
v000001eda70a3020_0 .net/s "second_data", 8 0, L_000001eda701cd00;  alias, 1 drivers
v000001eda70a26c0_0 .var/2s "state", 31 0;
v000001eda70a32a0_0 .net "x", 5 0, v000001eda70a3ca0_0;  1 drivers
v000001eda70a2080_0 .net "y", 5 0, v000001eda70a3660_0;  1 drivers
L_000001eda70a7330 .concat [ 6 26 0 0], v000001eda70a3660_0, L_000001eda70ab358;
L_000001eda70a7650 .arith/mult 32, L_000001eda70a7330, L_000001eda70ab3a0;
L_000001eda70a7970 .concat [ 6 26 0 0], v000001eda70a3ca0_0, L_000001eda70ab3e8;
L_000001eda70a8a50 .arith/sum 32, L_000001eda70a7650, L_000001eda70a7970;
L_000001eda70a8cd0 .part L_000001eda70a8a50, 0, 12;
S_000001eda70a1520 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 60, 8 12 0, S_000001eda6fdfaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001eda6f52500 .param/str "INIT_FILE" 0 8 16, "first_test_bram.mem";
P_000001eda6f52538 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001eda6f52570 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_000001eda6f525a8 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v000001eda70a6360 .array "BRAM", 0 4095, 7 0;
v000001eda70a5a00_0 .net "addra", 11 0, v000001eda70a6860_0;  alias, 1 drivers
v000001eda70a5960_0 .net "clka", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
L_000001eda70ab430 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001eda70a6680_0 .net "dina", 7 0, L_000001eda70ab430;  1 drivers
v000001eda70a5b40_0 .net "douta", 7 0, L_000001eda701cec0;  alias, 1 drivers
L_000001eda70ab4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a6040_0 .net "ena", 0 0, L_000001eda70ab4c0;  1 drivers
v000001eda70a5be0_0 .var "ram_data", 7 0;
L_000001eda70ab508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a5d20_0 .net "regcea", 0 0, L_000001eda70ab508;  1 drivers
v000001eda70a5e60_0 .net "rsta", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
L_000001eda70ab478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eda70a5f00_0 .net "wea", 0 0, L_000001eda70ab478;  1 drivers
S_000001eda70a1840 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_000001eda70a1520;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001eda70a1840
v000001eda70a5780_0 .var/i "depth", 31 0;
TD_find_keypts_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001eda70a5780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001eda70a5780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001eda70a5780_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001eda70a19d0 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_000001eda70a1520;
 .timescale -9 -12;
L_000001eda701cec0 .functor BUFZ 8, v000001eda70a5820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001eda70a5820_0 .var "douta_reg", 7 0;
S_000001eda70a16b0 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_000001eda70a1520;
 .timescale -9 -12;
S_000001eda70a1b60 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 76, 8 12 0, S_000001eda6fdfaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001eda6fb0c30 .param/str "INIT_FILE" 0 8 16, "second_test_bram.mem";
P_000001eda6fb0c68 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001eda6fb0ca0 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_000001eda6fb0cd8 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v000001eda70a76f0 .array "BRAM", 0 4095, 7 0;
v000001eda70a8410_0 .net "addra", 11 0, v000001eda70a69a0_0;  alias, 1 drivers
v000001eda70a8230_0 .net "clka", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
L_000001eda70ab550 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001eda70a73d0_0 .net "dina", 7 0, L_000001eda70ab550;  1 drivers
v000001eda70a70b0_0 .net "douta", 7 0, L_000001eda701cd70;  alias, 1 drivers
L_000001eda70ab5e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a8730_0 .net "ena", 0 0, L_000001eda70ab5e0;  1 drivers
v000001eda70a8550_0 .var "ram_data", 7 0;
L_000001eda70ab628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a85f0_0 .net "regcea", 0 0, L_000001eda70ab628;  1 drivers
v000001eda70a7f10_0 .net "rsta", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
L_000001eda70ab598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eda70a7d30_0 .net "wea", 0 0, L_000001eda70ab598;  1 drivers
S_000001eda70a1cf0 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_000001eda70a1b60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001eda70a1cf0
v000001eda70a6220_0 .var/i "depth", 31 0;
TD_find_keypts_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001eda70a6220_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001eda70a6220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001eda70a6220_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001eda70a1e80 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_000001eda70a1b60;
 .timescale -9 -12;
L_000001eda701cd70 .functor BUFZ 8, v000001eda70a62c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001eda70a62c0_0 .var "douta_reg", 7 0;
S_000001eda70a1390 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_000001eda70a1b60;
 .timescale -9 -12;
S_000001eda70a1200 .scope module, "third_bram" "xilinx_single_port_ram_read_first" 3 92, 8 12 0, S_000001eda6fdfaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001eda6fdef50 .param/str "INIT_FILE" 0 8 16, "third_test_bram.mem";
P_000001eda6fdef88 .param/l "RAM_DEPTH" 0 8 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001eda6fdefc0 .param/str "RAM_PERFORMANCE" 0 8 15, "HIGH_PERFORMANCE";
P_000001eda6fdeff8 .param/l "RAM_WIDTH" 0 8 13, +C4<00000000000000000000000000001000>;
v000001eda70a8690 .array "BRAM", 0 4095, 7 0;
v000001eda70a7790_0 .net "addra", 11 0, v000001eda70a5460_0;  alias, 1 drivers
v000001eda70a7c90_0 .net "clka", 0 0, v000001eda70a89b0_0;  alias, 1 drivers
L_000001eda70ab670 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001eda70a7bf0_0 .net "dina", 7 0, L_000001eda70ab670;  1 drivers
v000001eda70a7830_0 .net "douta", 7 0, L_000001eda701d9b0;  alias, 1 drivers
L_000001eda70ab700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a87d0_0 .net "ena", 0 0, L_000001eda70ab700;  1 drivers
v000001eda70a8f50_0 .var "ram_data", 7 0;
L_000001eda70ab748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eda70a8910_0 .net "regcea", 0 0, L_000001eda70ab748;  1 drivers
v000001eda70a8190_0 .net "rsta", 0 0, v000001eda70a78d0_0;  alias, 1 drivers
L_000001eda70ab6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eda70a82d0_0 .net "wea", 0 0, L_000001eda70ab6b8;  1 drivers
S_000001eda70a9700 .scope function.vec4.u32, "clogb2" "clogb2" 8 76, 8 76 0, S_000001eda70a1200;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001eda70a9700
v000001eda70a7b50_0 .var/i "depth", 31 0;
TD_find_keypts_tb.third_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001eda70a7b50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001eda70a7b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001eda70a7b50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001eda70aa6a0 .scope generate, "output_register" "output_register" 8 53, 8 53 0, S_000001eda70a1200;
 .timescale -9 -12;
L_000001eda701d9b0 .functor BUFZ 8, v000001eda70a8870_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001eda70a8870_0 .var "douta_reg", 7 0;
S_000001eda70a9570 .scope generate, "use_init_file" "use_init_file" 8 33, 8 33 0, S_000001eda70a1200;
 .timescale -9 -12;
    .scope S_000001eda6f99c80;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eda70372c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001eda70372c0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001eda70372c0_0;
    %store/vec4a v000001eda7037d60, 4, 0;
    %load/vec4 v000001eda70372c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eda70372c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001eda6fbde10;
T_6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7037900_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7037360_0, 0, 9;
    %end;
    .thread T_6, $init;
    .scope S_000001eda6fbde10;
T_7 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda7036aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eda7037900_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001eda7037e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001eda7037c20_0;
    %assign/vec4 v000001eda7037900_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eda6fbde10;
T_8 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda7037540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eda7037360_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001eda70366e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001eda7037680_0;
    %assign/vec4 v000001eda7037360_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001eda6fa1d10;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7037c20_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7037680_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_000001eda6fa1d10;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eda7037a40_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001eda7037a40_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_10.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001eda7037d60, v000001eda7037a40_0 > {0 0 0};
    %load/vec4 v000001eda7037a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eda7037a40_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000001eda6fa1d10;
T_11 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70377c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001eda7037720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001eda7036a00_0;
    %load/vec4 v000001eda7036820_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda7037d60, 0, 4;
T_11.2 ;
    %load/vec4 v000001eda7036820_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda7037d60, 4;
    %assign/vec4 v000001eda7037c20_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001eda6fa1d10;
T_12 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda7038440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001eda7036780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001eda7037400_0;
    %load/vec4 v000001eda70374a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda7037d60, 0, 4;
T_12.2 ;
    %load/vec4 v000001eda70374a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda7037d60, 4;
    %assign/vec4 v000001eda7037680_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001eda6fb0aa0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eda70368c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001eda70368c0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 9;
    %ix/getv/s 4, v000001eda70368c0_0;
    %store/vec4a v000001eda7038080, 4, 0;
    %load/vec4 v000001eda70368c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eda70368c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_000001eda6f521e0;
T_14 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7038260_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda7036fa0_0, 0, 9;
    %end;
    .thread T_14, $init;
    .scope S_000001eda6f521e0;
T_15 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda6ffe820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eda7038260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001eda6ffe640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001eda6ffe460_0;
    %assign/vec4 v000001eda7038260_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001eda6f521e0;
T_16 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda6ffe1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eda7036fa0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001eda6ffe140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001eda6ffeb40_0;
    %assign/vec4 v000001eda7036fa0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001eda6fbdfa0;
T_17 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda6ffe460_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eda6ffeb40_0, 0, 9;
    %end;
    .thread T_17, $init;
    .scope S_000001eda6fbdfa0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eda6ffe780_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001eda6ffe780_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_18.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001eda7038080, v000001eda6ffe780_0 > {0 0 0};
    %load/vec4 v000001eda6ffe780_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eda6ffe780_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001eda6fbdfa0;
T_19 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70384e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001eda6ffdce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001eda7036d20_0;
    %load/vec4 v000001eda7036b40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda7038080, 0, 4;
T_19.2 ;
    %load/vec4 v000001eda7036b40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda7038080, 4;
    %assign/vec4 v000001eda6ffe460_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001eda6fbdfa0;
T_20 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda6ffea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001eda70a08c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001eda7037f40_0;
    %load/vec4 v000001eda7037ea0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda7038080, 0, 4;
T_20.2 ;
    %load/vec4 v000001eda7037ea0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda7038080, 4;
    %assign/vec4 v000001eda6ffeb40_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001eda6f52370;
T_21 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a0640_0;
    %assign/vec4 v000001eda709f240_0, 0;
    %load/vec4 v000001eda70a0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a0dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709fc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709f7e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda70a0be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a06e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001eda70a0dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v000001eda70a0640_0;
    %load/vec4 v000001eda709f240_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0140_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a0dc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eda709fc40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda70a0be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709f7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a06e0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0140_0, 0;
T_21.7 ;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v000001eda709f7e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001eda70a0dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709f7e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eda709fc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eda70a05a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eda70a0460_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eda709fe20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eda70a0d20_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v000001eda709f7e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001eda709f7e0_0, 0;
T_21.9 ;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v000001eda709fb00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709fb00_0, 0;
    %load/vec4 v000001eda70a0460_0;
    %load/vec4 v000001eda70a0d20_0;
    %sub;
    %assign/vec4 v000001eda709f380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a06e0_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a06e0_0, 0;
    %load/vec4 v000001eda70a0be0_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_21.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda70a0be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a0dc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709fc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709f1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a0140_0, 0;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v000001eda70a0be0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001eda70a0be0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a0dc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eda709fc40_0, 0;
T_21.13 ;
T_21.11 ;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001eda6f12830;
T_22 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a0b40_0;
    %assign/vec4 v000001eda709f2e0_0, 0;
    %load/vec4 v000001eda709f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a0f00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709fce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda70a00a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda709fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0820_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001eda70a0f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.5;
T_22.2 ;
    %load/vec4 v000001eda70a0b40_0;
    %load/vec4 v000001eda709f2e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709f880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fec0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a0f00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eda709fce0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda709fba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda70a00a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0820_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fec0_0, 0;
T_22.7 ;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v000001eda70a00a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001eda70a0f00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda70a00a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eda709fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eda70a0780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eda70a0500_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eda70a03c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eda709f060_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v000001eda70a00a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001eda70a00a0_0, 0;
T_22.9 ;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v000001eda709fd80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709fd80_0, 0;
    %load/vec4 v000001eda70a0500_0;
    %load/vec4 v000001eda709f060_0;
    %sub;
    %assign/vec4 v000001eda70a0320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a0820_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709fd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0820_0, 0;
    %load/vec4 v000001eda709fba0_0;
    %pad/u 65;
    %cmpi/e 4095, 0, 65;
    %jmp/0xz  T_22.12, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda709fba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a0f00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709fce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709f880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709fec0_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v000001eda709fba0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001eda709fba0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a0f00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eda709fce0_0, 0;
T_22.13 ;
T_22.11 ;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001eda70a1070;
T_23 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a37a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709f740_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001eda70a26c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v000001eda709f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a26c0_0, 0;
    %load/vec4 v000001eda709f600_0;
    %assign/vec4 v000001eda70a0aa0_0, 0;
    %load/vec4 v000001eda709f600_0;
    %assign/vec4 v000001eda70a3980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eda709f740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda709f6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0a00_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a26c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a0a00_0, 0;
T_23.6 ;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v000001eda709f740_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a26c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a0a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda709f6a0_0, 0;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v000001eda709f740_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001eda709f740_0, 0;
T_23.8 ;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001eda6f129c0;
T_24 ;
Ewait_0 .event/or E_000001eda703ac70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001eda70a2a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001eda70a2bc0_0, 0, 3;
    %jmp T_24.5;
T_24.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001eda70a2bc0_0, 0, 3;
    %jmp T_24.5;
T_24.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001eda70a2bc0_0, 0, 3;
    %jmp T_24.5;
T_24.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001eda70a2bc0_0, 0, 3;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001eda70a2bc0_0, 0, 3;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001eda6f129c0;
T_25 ;
Ewait_1 .event/or E_000001eda703b430, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001eda70a3a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v000001eda70a5dc0_0;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v000001eda70a5dc0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v000001eda70a5dc0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v000001eda70a5dc0_0;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v000001eda70a5dc0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v000001eda70a5dc0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v000001eda70a5dc0_0;
    %addi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v000001eda70a5dc0_0;
    %subi 1, 0, 6;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v000001eda70a5dc0_0;
    %store/vec4 v000001eda70a3ca0_0, 0, 6;
    %load/vec4 v000001eda70a6d60_0;
    %store/vec4 v000001eda70a3660_0, 0, 6;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a38e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.25, 5;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3c00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.24, 22;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3200_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.23, 21;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a2260_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.22, 20;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a2440_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.21, 19;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a2da0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.20, 18;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3f20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.19, 17;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3480_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.18, 16;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.17, 15;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a2800_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.16, 14;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a33e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.15, 13;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a28a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.14, 12;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a29e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.13, 11;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a2120_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.12, 10;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3de0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.11, 9;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3ac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.10, 8;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3700_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.10;
    %store/vec4 v000001eda70a21c0_0, 0, 1;
    %load/vec4 v000001eda70a38e0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.41, 5;
    %load/vec4 v000001eda70a3c00_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.40, 22;
    %load/vec4 v000001eda70a3200_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.39, 21;
    %load/vec4 v000001eda70a2260_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.38, 20;
    %load/vec4 v000001eda70a2440_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.37, 19;
    %load/vec4 v000001eda70a2da0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.36, 18;
    %load/vec4 v000001eda70a3f20_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.35, 17;
    %load/vec4 v000001eda70a3480_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.34, 16;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.33, 15;
    %load/vec4 v000001eda70a2800_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.32, 14;
    %load/vec4 v000001eda70a33e0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.31, 13;
    %load/vec4 v000001eda70a28a0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.30, 12;
    %load/vec4 v000001eda70a29e0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.29, 11;
    %load/vec4 v000001eda70a2120_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.28, 10;
    %load/vec4 v000001eda70a3de0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.27, 9;
    %load/vec4 v000001eda70a3ac0_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.26, 8;
    %load/vec4 v000001eda70a3700_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.26;
    %store/vec4 v000001eda70a3b60_0, 0, 1;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a2800_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.57, 5;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a33e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.56, 22;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a28a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.55, 21;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a29e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.54, 20;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a2120_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.53, 19;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3de0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.52, 18;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3ac0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.51, 17;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3700_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.50, 16;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a23a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.49, 15;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a38e0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.48, 14;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3c00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.47, 13;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3200_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.46, 12;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a2260_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.45, 11;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a2440_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.44, 10;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a2da0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.43, 9;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3f20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.42, 8;
    %load/vec4 v000001eda70a3340_0;
    %load/vec4 v000001eda70a3480_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.42;
    %store/vec4 v000001eda70a2940_0, 0, 1;
    %load/vec4 v000001eda70a2800_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_25.73, 5;
    %load/vec4 v000001eda70a33e0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_25.72, 22;
    %load/vec4 v000001eda70a28a0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_25.71, 21;
    %load/vec4 v000001eda70a29e0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_25.70, 20;
    %load/vec4 v000001eda70a2120_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_25.69, 19;
    %load/vec4 v000001eda70a3de0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_25.68, 18;
    %load/vec4 v000001eda70a3ac0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_25.67, 17;
    %load/vec4 v000001eda70a3700_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_25.66, 16;
    %load/vec4 v000001eda70a23a0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_25.65, 15;
    %load/vec4 v000001eda70a38e0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_25.64, 14;
    %load/vec4 v000001eda70a3c00_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_25.63, 13;
    %load/vec4 v000001eda70a3200_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_25.62, 12;
    %load/vec4 v000001eda70a2260_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_25.61, 11;
    %load/vec4 v000001eda70a2440_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_25.60, 10;
    %load/vec4 v000001eda70a2da0_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.59, 9;
    %load/vec4 v000001eda70a3f20_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_25.58, 8;
    %load/vec4 v000001eda70a3480_0;
    %load/vec4 v000001eda70a3340_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_25.58;
    %store/vec4 v000001eda70a3e80_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001eda6f129c0;
T_26 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a2b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3160_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001eda70a5dc0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001eda70a6d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001eda70a3520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a24e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001eda70a24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a35c0_0, 0;
T_26.2 ;
    %load/vec4 v000001eda70a2a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %jmp T_26.12;
T_26.4 ;
    %load/vec4 v000001eda70a2f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001eda70a5dc0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001eda70a6d60_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3d40_0, 0;
    %jmp T_26.14;
T_26.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3d40_0, 0;
T_26.14 ;
    %jmp T_26.12;
T_26.5 ;
    %load/vec4 v000001eda70a3a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.22, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_26.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_26.24, 6;
    %jmp T_26.25;
T_26.15 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.26, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3200_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a28a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.27;
T_26.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.27 ;
    %jmp T_26.25;
T_26.16 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.28, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a2260_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a29e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.29;
T_26.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.29 ;
    %jmp T_26.25;
T_26.17 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.30, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3c00_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a33e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.31;
T_26.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.31 ;
    %jmp T_26.25;
T_26.18 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.32, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3f20_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a3ac0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.33;
T_26.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.33 ;
    %jmp T_26.25;
T_26.19 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.34, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a2da0_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a3de0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.35;
T_26.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.35 ;
    %jmp T_26.25;
T_26.20 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.36, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3480_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a3700_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.37;
T_26.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.37 ;
    %jmp T_26.25;
T_26.21 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.38, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a38e0_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a2800_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.39;
T_26.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.39 ;
    %jmp T_26.25;
T_26.22 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.40, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a2440_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a2120_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.41;
T_26.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.41 ;
    %jmp T_26.25;
T_26.23 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.42, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a23a0_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a3340_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.43;
T_26.42 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.43 ;
    %jmp T_26.25;
T_26.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.25;
T_26.25 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.6 ;
    %load/vec4 v000001eda70a21c0_0;
    %flag_set/vec4 9;
    %jmp/1 T_26.47, 9;
    %load/vec4 v000001eda70a3b60_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_26.47;
    %flag_get/vec4 9;
    %jmp/0 T_26.46, 9;
    %load/vec4 v000001eda70a23a0_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_26.48, 5;
    %load/vec4 v000001eda70a23a0_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_26.48;
    %and;
T_26.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.44, 8;
    %load/vec4 v000001eda70a5dc0_0;
    %load/vec4 v000001eda70a6d60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %load/vec4 v000001eda70a5dc0_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_26.49, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.50, 8;
T_26.49 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.50, 8;
 ; End of false expr.
    %blend;
T_26.50;
    %assign/vec4 v000001eda70a24e0_0, 0;
    %load/vec4 v000001eda70a2940_0;
    %flag_set/vec4 9;
    %jmp/1 T_26.54, 9;
    %load/vec4 v000001eda70a3e80_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_26.54;
    %flag_get/vec4 9;
    %jmp/0 T_26.53, 9;
    %load/vec4 v000001eda70a3340_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_26.55, 5;
    %load/vec4 v000001eda70a3340_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_26.55;
    %and;
T_26.53;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.51, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.52;
T_26.51 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
T_26.52 ;
    %jmp T_26.45;
T_26.44 ;
    %load/vec4 v000001eda70a2940_0;
    %flag_set/vec4 9;
    %jmp/1 T_26.59, 9;
    %load/vec4 v000001eda70a3e80_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_26.59;
    %flag_get/vec4 9;
    %jmp/0 T_26.58, 9;
    %load/vec4 v000001eda70a3340_0;
    %pad/s 32;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_26.60, 5;
    %load/vec4 v000001eda70a3340_0;
    %pad/s 32;
    %cmpi/s 4294967286, 0, 32;
    %flag_get/vec4 5;
    %or;
T_26.60;
    %and;
T_26.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.56, 8;
    %load/vec4 v000001eda70a5dc0_0;
    %load/vec4 v000001eda70a6d60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a3520_0, 0;
    %load/vec4 v000001eda70a5dc0_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_26.61, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.62, 8;
T_26.61 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.62, 8;
 ; End of false expr.
    %blend;
T_26.62;
    %assign/vec4 v000001eda70a24e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.57;
T_26.56 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
T_26.57 ;
T_26.45 ;
    %jmp T_26.12;
T_26.7 ;
    %load/vec4 v000001eda70a2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.63, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %jmp T_26.64;
T_26.63 ;
    %load/vec4 v000001eda70a5dc0_0;
    %load/vec4 v000001eda70a6d60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a3520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
T_26.64 ;
    %jmp T_26.12;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.12;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a3160_0, 0;
    %load/vec4 v000001eda70a5dc0_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_26.65, 5;
    %load/vec4 v000001eda70a5dc0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001eda70a5dc0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %jmp T_26.66;
T_26.65 ;
    %load/vec4 v000001eda70a6d60_0;
    %pad/u 32;
    %cmpi/u 62, 0, 32;
    %jmp/0xz  T_26.67, 5;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001eda70a5dc0_0, 0;
    %load/vec4 v000001eda70a6d60_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001eda70a6d60_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %jmp T_26.68;
T_26.67 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a3d40_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001eda70a3520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
T_26.68 ;
T_26.66 ;
    %jmp T_26.12;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v000001eda70a3a20_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_26.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.71, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.72, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %jmp T_26.74;
T_26.69 ;
    %load/vec4 v000001eda70a3200_0;
    %assign/vec4 v000001eda70a2440_0, 0;
    %load/vec4 v000001eda70a2da0_0;
    %assign/vec4 v000001eda70a3480_0, 0;
    %load/vec4 v000001eda70a23a0_0;
    %assign/vec4 v000001eda70a38e0_0, 0;
    %load/vec4 v000001eda70a2260_0;
    %assign/vec4 v000001eda70a3200_0, 0;
    %load/vec4 v000001eda70a3f20_0;
    %assign/vec4 v000001eda70a2da0_0, 0;
    %load/vec4 v000001eda70a3c00_0;
    %assign/vec4 v000001eda70a23a0_0, 0;
    %load/vec4 v000001eda70a28a0_0;
    %assign/vec4 v000001eda70a2120_0, 0;
    %load/vec4 v000001eda70a3de0_0;
    %assign/vec4 v000001eda70a3700_0, 0;
    %load/vec4 v000001eda70a3340_0;
    %assign/vec4 v000001eda70a2800_0, 0;
    %load/vec4 v000001eda70a29e0_0;
    %assign/vec4 v000001eda70a28a0_0, 0;
    %load/vec4 v000001eda70a3ac0_0;
    %assign/vec4 v000001eda70a3de0_0, 0;
    %load/vec4 v000001eda70a33e0_0;
    %assign/vec4 v000001eda70a3340_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.74;
T_26.70 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.75, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a2260_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a29e0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.76;
T_26.75 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.76 ;
    %jmp T_26.74;
T_26.71 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.77, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3c00_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a33e0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
    %jmp T_26.78;
T_26.77 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.78 ;
    %jmp T_26.74;
T_26.72 ;
    %load/vec4 v000001eda70a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.79, 8;
    %load/vec4 v000001eda70a3840_0;
    %assign/vec4 v000001eda70a3f20_0, 0;
    %load/vec4 v000001eda70a2760_0;
    %assign/vec4 v000001eda70a3ac0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001eda70a3a20_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001eda70a2a80_0, 0;
    %jmp T_26.80;
T_26.79 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a2620_0, 0;
T_26.80 ;
    %jmp T_26.74;
T_26.74 ;
    %pop/vec4 1;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001eda6efbd10;
T_27 ;
Ewait_2 .event/or E_000001eda703a830, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001eda70a5aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000001eda70a5320_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000001eda70a50a0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000001eda70a6860_0, 0, 12;
    %load/vec4 v000001eda70a5aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v000001eda70a5320_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v000001eda70a50a0_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v000001eda70a69a0_0, 0, 12;
    %load/vec4 v000001eda70a5aa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000001eda70a5320_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000001eda70a50a0_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v000001eda70a5460_0, 0, 12;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001eda6efbd10;
T_28 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a53c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001eda70a6720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a6c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eda70a56e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000001eda70a55a0_0;
    %assign/vec4 v000001eda70a6c20_0, 0;
    %load/vec4 v000001eda70a6c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.4, 9;
    %load/vec4 v000001eda70a55a0_0;
    %inv;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v000001eda70a6720_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001eda70a6720_0, 0;
    %load/vec4 v000001eda70a6b80_0;
    %parti/s 6, 7, 4;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_28.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eda70a56e0_0, 0;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001eda70a16b0;
T_29 ;
    %vpi_call/w 8 35 "$readmemb", P_000001eda6f52500, v000001eda70a6360, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_29;
    .scope S_000001eda70a19d0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a5820_0, 0, 8;
    %end;
    .thread T_30, $init;
    .scope S_000001eda70a19d0;
T_31 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001eda70a5820_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001eda70a5d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001eda70a5be0_0;
    %assign/vec4 v000001eda70a5820_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001eda70a1520;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a5be0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001eda70a1520;
T_33 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000001eda70a5f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v000001eda70a6680_0;
    %load/vec4 v000001eda70a5a00_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda70a6360, 0, 4;
T_33.2 ;
    %load/vec4 v000001eda70a5a00_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda70a6360, 4;
    %assign/vec4 v000001eda70a5be0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001eda70a1390;
T_34 ;
    %vpi_call/w 8 35 "$readmemb", P_000001eda6fb0c30, v000001eda70a76f0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_34;
    .scope S_000001eda70a1e80;
T_35 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a62c0_0, 0, 8;
    %end;
    .thread T_35, $init;
    .scope S_000001eda70a1e80;
T_36 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001eda70a62c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001eda70a85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000001eda70a8550_0;
    %assign/vec4 v000001eda70a62c0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001eda70a1b60;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a8550_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000001eda70a1b60;
T_38 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a8730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v000001eda70a7d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001eda70a73d0_0;
    %load/vec4 v000001eda70a8410_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda70a76f0, 0, 4;
T_38.2 ;
    %load/vec4 v000001eda70a8410_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda70a76f0, 4;
    %assign/vec4 v000001eda70a8550_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001eda70a9570;
T_39 ;
    %vpi_call/w 8 35 "$readmemb", P_000001eda6fdef50, v000001eda70a8690, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_39;
    .scope S_000001eda70aa6a0;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a8870_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_000001eda70aa6a0;
T_41 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001eda70a8870_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001eda70a8910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v000001eda70a8f50_0;
    %assign/vec4 v000001eda70a8870_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001eda70a1200;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001eda70a8f50_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_000001eda70a1200;
T_43 ;
    %wait E_000001eda703a870;
    %load/vec4 v000001eda70a87d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001eda70a82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001eda70a7bf0_0;
    %load/vec4 v000001eda70a7790_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eda70a8690, 0, 4;
T_43.2 ;
    %load/vec4 v000001eda70a7790_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001eda70a8690, 4;
    %assign/vec4 v000001eda70a8f50_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001eda6fdfaf0;
T_44 ;
    %delay 5000, 0;
    %load/vec4 v000001eda70a89b0_0;
    %nor/r;
    %store/vec4 v000001eda70a89b0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_000001eda6fdfaf0;
T_45 ;
    %vpi_call/w 3 126 "$dumpfile", "find_keypt.vcd" {0 0 0};
    %vpi_call/w 3 127 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eda6fdfaf0 {0 0 0};
    %vpi_call/w 3 128 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eda70a89b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eda70a78d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eda70a78d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eda70a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001eda70a7150_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eda70a71f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eda70a71f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eda70a71f0_0, 0, 1;
T_45.0 ;
    %load/vec4 v000001eda70a7ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_45.1, 8;
    %load/vec4 v000001eda70a75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %vpi_call/w 3 147 "$display", "DOG ONE DONE" {0 0 0};
T_45.2 ;
    %load/vec4 v000001eda70a84b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %vpi_call/w 3 151 "$display", "Writing  (", v000001eda70a8370_0, ", ", v000001eda70a8370_0, ") in BRAM ", &PV<v000001eda70a8370_0, 0, 1>, ", at address ", v000001eda70a7dd0_0 {0 0 0};
    %load/vec4 v000001eda70a7150_0;
    %addi 1, 0, 11;
    %store/vec4 v000001eda70a7150_0, 0, 11;
T_45.4 ;
    %delay 10000, 0;
    %jmp T_45.0;
T_45.1 ;
    %vpi_call/w 3 156 "$display", "found ", v000001eda70a7150_0, " extrema total" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "sim\find_keypoints_tb.sv";
    "hdl\find_keypoints.sv";
    "hdt\xilinx_true_dual_port_read_first_2_clock_ram_binary_bram.v";
    "hdl\dog.sv";
    "hdl\check_extrema.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
