#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Jun 19 07:54:40 2017
# Process ID: 26372
# Log file: D:/FPGA_basys3/code_key/code_key.runs/impl_1/clk_div.vdi
# Journal file: D:/FPGA_basys3/code_key/code_key.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source clk_div.tcl -notrace
