// Seed: 2652864865
`define pp_8 0
`define pp_9 0
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output reg id_6,
    input id_7
);
  reg   id_8;
  reg   id_9;
  logic id_10;
  assign id_6 = id_3;
  always id_6 <= id_9;
  assign id_9 = 1;
  assign id_8 = id_9;
  logic id_11;
  assign id_8  = 1 == 1;
  assign id_11 = 1;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1 ps
