

================================================================
== Vivado HLS Report for 'operator_double_div3'
================================================================
* Date:           Fri Aug 31 15:13:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_122  |lut_div3_chunk  |    1|    1|    1|    1|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 40 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:241]   --->   Operation 41 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:241]   --->   Operation 42 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:241]   --->   Operation 43 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:241]   --->   Operation 44 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 51)" [test.cpp:247]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.65ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i11 1, i11 2" [test.cpp:247]   --->   Operation 46 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.32ns)   --->   "%tmp_3 = icmp eq i11 %new_exp_V_1, 0" [test.cpp:253]   --->   Operation 47 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.32ns)   --->   "%tmp_4 = icmp ult i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:256]   --->   Operation 48 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:257]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%icmp = icmp eq i10 %tmp_7, 0" [test.cpp:257]   --->   Operation 50 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.42ns)   --->   "%shift_V = sub i11 1, %new_exp_V_1" [test.cpp:258]   --->   Operation 51 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -1, %new_exp_V_1" [test.cpp:260]   --->   Operation 52 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 53 [1/1] (1.32ns)   --->   "%tmp_1 = icmp ugt i11 %shift_V_cast_cast, %new_exp_V_1" [test.cpp:249]   --->   Operation 53 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.42ns)   --->   "%new_exp_V = sub i11 %new_exp_V_1, %shift_V_cast_cast" [test.cpp:252]   --->   Operation 54 'sub' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:253]   --->   Operation 55 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:253]   --->   Operation 56 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:257]   --->   Operation 57 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i11 %shift_V, i11 %shift_V_1" [test.cpp:257]   --->   Operation 58 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i11 0, i11 %shift_V_2" [test.cpp:253]   --->   Operation 59 'select' 'shift_V_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:253]   --->   Operation 60 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:256]   --->   Operation 61 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i11 %shift_V_cast_cast, i11 %shift_V_3" [test.cpp:256]   --->   Operation 62 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.32ns)   --->   "%tmp_2 = icmp eq i11 %new_exp_V_1, -1" [test.cpp:271]   --->   Operation 63 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_2, i11 -1, i11 0" [test.cpp:271]   --->   Operation 64 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_2, %tmp_1" [test.cpp:271]   --->   Operation 65 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_s, i11 %new_exp_V" [test.cpp:271]   --->   Operation 66 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%xf_V = zext i52 %new_mant_V_1 to i55" [test.cpp:246]   --->   Operation 67 'zext' 'xf_V' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = zext i11 %shift_V_4 to i55" [test.cpp:264]   --->   Operation 68 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i11 %shift_V_4 to i52" [test.cpp:264]   --->   Operation 69 'zext' 'tmp_9_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_3 : Operation 70 [7/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 70 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [7/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 71 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 72 [6/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 72 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [6/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 73 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 74 [5/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 74 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [5/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 75 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 76 [4/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 76 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [4/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 77 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 78 [3/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 78 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 79 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 80 [2/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 80 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [2/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 81 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 82 [1/7] (2.29ns)   --->   "%r_V_15 = lshr i52 %new_mant_V_1, %tmp_9_cast" [test.cpp:264]   --->   Operation 82 'lshr' 'r_V_15' <Predicate = (icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/7] (2.29ns)   --->   "%r_V_16 = shl i55 %xf_V, %tmp_9" [test.cpp:266]   --->   Operation 83 'shl' 'r_V_16' <Predicate = (!icmp)> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_13_cast = zext i52 %r_V_15 to i55" [test.cpp:264]   --->   Operation 84 'zext' 'r_V_13_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.68ns)   --->   "%xf_V_7 = select i1 %icmp, i55 %r_V_13_cast, i55 %r_V_16" [test.cpp:263]   --->   Operation 85 'select' 'xf_V_7' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%p_Result_s = call i55 @_ssdm_op_BitSet.i55.i55.i32.i1(i55 %xf_V_7, i32 52, i1 true)" [test.cpp:268]   --->   Operation 86 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xf_V_8)   --->   "%xf_V_5 = select i1 %tmp_3, i55 %xf_V_7, i55 %p_Result_s" [test.cpp:253]   --->   Operation 87 'select' 'xf_V_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.87ns) (out node of the LUT)   --->   "%xf_V_8 = add i55 1, %xf_V_5" [test.cpp:269]   --->   Operation 88 'add' 'xf_V_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i3 @_ssdm_op_PartSelect.i3.i55.i32.i32(i55 %xf_V_8, i32 52, i32 54) nounwind" [test.cpp:180->test.cpp:226->test.cpp:270]   --->   Operation 89 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 48, i32 51) nounwind" [test.cpp:183->test.cpp:226->test.cpp:270]   --->   Operation 90 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 44, i32 47) nounwind" [test.cpp:186->test.cpp:226->test.cpp:270]   --->   Operation 91 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 40, i32 43) nounwind" [test.cpp:189->test.cpp:226->test.cpp:270]   --->   Operation 92 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 36, i32 39) nounwind" [test.cpp:192->test.cpp:226->test.cpp:270]   --->   Operation 93 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 32, i32 35) nounwind" [test.cpp:195->test.cpp:226->test.cpp:270]   --->   Operation 94 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 28, i32 31) nounwind" [test.cpp:198->test.cpp:226->test.cpp:270]   --->   Operation 95 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 24, i32 27) nounwind" [test.cpp:201->test.cpp:226->test.cpp:270]   --->   Operation 96 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 20, i32 23) nounwind" [test.cpp:204->test.cpp:226->test.cpp:270]   --->   Operation 97 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 16, i32 19) nounwind" [test.cpp:207->test.cpp:226->test.cpp:270]   --->   Operation 98 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 12, i32 15) nounwind" [test.cpp:210->test.cpp:226->test.cpp:270]   --->   Operation 99 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 8, i32 11) nounwind" [test.cpp:213->test.cpp:226->test.cpp:270]   --->   Operation 100 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i4 @_ssdm_op_PartSelect.i4.i55.i32.i32(i55 %xf_V_8, i32 4, i32 7) nounwind" [test.cpp:216->test.cpp:226->test.cpp:270]   --->   Operation 101 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = trunc i55 %xf_V_8 to i4" [test.cpp:219->test.cpp:226->test.cpp:270]   --->   Operation 102 'trunc' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i3 %p_Result_i_i to i4" [test.cpp:180->test.cpp:226->test.cpp:270]   --->   Operation 103 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [2/2] (2.34ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:181->test.cpp:226->test.cpp:270]   --->   Operation 104 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 105 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:181->test.cpp:226->test.cpp:270]   --->   Operation 105 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret1_i_i, 1" [test.cpp:181->test.cpp:226->test.cpp:270]   --->   Operation 106 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 107 [2/2] (2.34ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:184->test.cpp:226->test.cpp:270]   --->   Operation 107 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 108 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_1, i2 %r_V) nounwind" [test.cpp:184->test.cpp:226->test.cpp:270]   --->   Operation 108 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i4, i2 } %call_ret2_i_i, 1" [test.cpp:184->test.cpp:226->test.cpp:270]   --->   Operation 109 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 110 [2/2] (2.34ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:187->test.cpp:226->test.cpp:270]   --->   Operation 110 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 111 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_2, i2 %r_V_1) nounwind" [test.cpp:187->test.cpp:226->test.cpp:270]   --->   Operation 111 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i4, i2 } %call_ret3_i_i, 1" [test.cpp:187->test.cpp:226->test.cpp:270]   --->   Operation 112 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 113 [2/2] (2.34ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:190->test.cpp:226->test.cpp:270]   --->   Operation 113 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 114 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_3, i2 %r_V_2) nounwind" [test.cpp:190->test.cpp:226->test.cpp:270]   --->   Operation 114 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:190->test.cpp:226->test.cpp:270]   --->   Operation 115 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 116 [2/2] (2.34ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:193->test.cpp:226->test.cpp:270]   --->   Operation 116 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 117 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_4, i2 %r_V_3) nounwind" [test.cpp:193->test.cpp:226->test.cpp:270]   --->   Operation 117 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i4, i2 } %call_ret5_i_i, 1" [test.cpp:193->test.cpp:226->test.cpp:270]   --->   Operation 118 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 119 [2/2] (2.34ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:196->test.cpp:226->test.cpp:270]   --->   Operation 119 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 120 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_5, i2 %r_V_4) nounwind" [test.cpp:196->test.cpp:226->test.cpp:270]   --->   Operation 120 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i4, i2 } %call_ret6_i_i, 1" [test.cpp:196->test.cpp:226->test.cpp:270]   --->   Operation 121 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 122 [2/2] (2.34ns)   --->   "%call_ret7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:199->test.cpp:226->test.cpp:270]   --->   Operation 122 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 123 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_6, i2 %r_V_5) nounwind" [test.cpp:199->test.cpp:226->test.cpp:270]   --->   Operation 123 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i4, i2 } %call_ret7_i_i, 1" [test.cpp:199->test.cpp:226->test.cpp:270]   --->   Operation 124 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 125 [2/2] (2.34ns)   --->   "%call_ret8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:202->test.cpp:226->test.cpp:270]   --->   Operation 125 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 126 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_7, i2 %r_V_6) nounwind" [test.cpp:202->test.cpp:226->test.cpp:270]   --->   Operation 126 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i4, i2 } %call_ret8_i_i, 1" [test.cpp:202->test.cpp:226->test.cpp:270]   --->   Operation 127 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 128 [2/2] (2.34ns)   --->   "%call_ret9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:205->test.cpp:226->test.cpp:270]   --->   Operation 128 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.33>
ST_29 : Operation 129 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_8, i2 %r_V_7) nounwind" [test.cpp:205->test.cpp:226->test.cpp:270]   --->   Operation 129 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i4, i2 } %call_ret9_i_i, 1" [test.cpp:205->test.cpp:226->test.cpp:270]   --->   Operation 130 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 131 [2/2] (2.34ns)   --->   "%call_ret10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:208->test.cpp:226->test.cpp:270]   --->   Operation 131 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.33>
ST_31 : Operation 132 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_9, i2 %r_V_8) nounwind" [test.cpp:208->test.cpp:226->test.cpp:270]   --->   Operation 132 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i4, i2 } %call_ret10_i_i, 1" [test.cpp:208->test.cpp:226->test.cpp:270]   --->   Operation 133 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 134 [2/2] (2.34ns)   --->   "%call_ret11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:211->test.cpp:226->test.cpp:270]   --->   Operation 134 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.33>
ST_33 : Operation 135 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_10, i2 %r_V_9) nounwind" [test.cpp:211->test.cpp:226->test.cpp:270]   --->   Operation 135 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i4, i2 } %call_ret11_i_i, 1" [test.cpp:211->test.cpp:226->test.cpp:270]   --->   Operation 136 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 137 [2/2] (2.34ns)   --->   "%call_ret12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_12) nounwind" [test.cpp:214->test.cpp:226->test.cpp:270]   --->   Operation 137 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 1.33>
ST_35 : Operation 138 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_11, i2 %r_V_12) nounwind" [test.cpp:214->test.cpp:226->test.cpp:270]   --->   Operation 138 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_13 = extractvalue { i4, i2 } %call_ret12_i_i, 1" [test.cpp:214->test.cpp:226->test.cpp:270]   --->   Operation 139 'extractvalue' 'r_V_13' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 140 [2/2] (2.34ns)   --->   "%call_ret13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_13) nounwind" [test.cpp:217->test.cpp:226->test.cpp:270]   --->   Operation 140 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 1.33>
ST_37 : Operation 141 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_12, i2 %r_V_13) nounwind" [test.cpp:217->test.cpp:226->test.cpp:270]   --->   Operation 141 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 142 [1/1] (0.00ns)   --->   "%r_V_14 = extractvalue { i4, i2 } %call_ret13_i_i, 1" [test.cpp:217->test.cpp:226->test.cpp:270]   --->   Operation 142 'extractvalue' 'r_V_14' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 143 [2/2] (2.34ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_14) nounwind" [test.cpp:220->test.cpp:226->test.cpp:270]   --->   Operation 143 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 2.03>
ST_39 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div3_1) nounwind"   --->   Operation 146 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret2_i_i, 0" [test.cpp:184->test.cpp:226->test.cpp:270]   --->   Operation 147 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i4, i2 } %call_ret3_i_i, 0" [test.cpp:187->test.cpp:226->test.cpp:270]   --->   Operation 148 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:190->test.cpp:226->test.cpp:270]   --->   Operation 149 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i4, i2 } %call_ret5_i_i, 0" [test.cpp:193->test.cpp:226->test.cpp:270]   --->   Operation 150 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i4, i2 } %call_ret6_i_i, 0" [test.cpp:196->test.cpp:226->test.cpp:270]   --->   Operation 151 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i4, i2 } %call_ret7_i_i, 0" [test.cpp:199->test.cpp:226->test.cpp:270]   --->   Operation 152 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i4, i2 } %call_ret8_i_i, 0" [test.cpp:202->test.cpp:226->test.cpp:270]   --->   Operation 153 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i4, i2 } %call_ret9_i_i, 0" [test.cpp:205->test.cpp:226->test.cpp:270]   --->   Operation 154 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i4, i2 } %call_ret10_i_i, 0" [test.cpp:208->test.cpp:226->test.cpp:270]   --->   Operation 155 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i4, i2 } %call_ret11_i_i, 0" [test.cpp:211->test.cpp:226->test.cpp:270]   --->   Operation 156 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i4, i2 } %call_ret12_i_i, 0" [test.cpp:214->test.cpp:226->test.cpp:270]   --->   Operation 157 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i4, i2 } %call_ret13_i_i, 0" [test.cpp:217->test.cpp:226->test.cpp:270]   --->   Operation 158 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 159 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V_13, i2 %r_V_14) nounwind" [test.cpp:220->test.cpp:226->test.cpp:270]   --->   Operation 159 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_12 = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:220->test.cpp:226->test.cpp:270]   --->   Operation 160 'extractvalue' 'q_chunk_V_12' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i52 @_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V, i4 %q_chunk_V_1, i4 %q_chunk_V_2, i4 %q_chunk_V_3, i4 %q_chunk_V_4, i4 %q_chunk_V_5, i4 %q_chunk_V_6, i4 %q_chunk_V_7, i4 %q_chunk_V_8, i4 %q_chunk_V_9, i4 %q_chunk_V_10, i4 %q_chunk_V_11, i4 %q_chunk_V_12)" [test.cpp:270]   --->   Operation 161 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_39 : Operation 162 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_2, i52 %new_mant_V_1, i52 %new_mant_V" [test.cpp:271]   --->   Operation 162 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:275]   --->   Operation 163 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 164 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_1 to double" [test.cpp:97->test.cpp:275]   --->   Operation 164 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 165 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:276]   --->   Operation 165 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 0000000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 0000000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 0011111111111111111111111111111111111111]
new_exp_V_1       (partselect    ) [ 0010000000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 0011111111111111111111111111111111111111]
tmp               (bitselect     ) [ 0000000000000000000000000000000000000000]
shift_V_cast_cast (select        ) [ 0010000000000000000000000000000000000000]
tmp_3             (icmp          ) [ 0011111111110000000000000000000000000000]
tmp_4             (icmp          ) [ 0010000000000000000000000000000000000000]
tmp_7             (partselect    ) [ 0000000000000000000000000000000000000000]
icmp              (icmp          ) [ 0011111111100000000000000000000000000000]
shift_V           (sub           ) [ 0010000000000000000000000000000000000000]
shift_V_1         (add           ) [ 0010000000000000000000000000000000000000]
tmp_1             (icmp          ) [ 0000000000000000000000000000000000000000]
new_exp_V         (sub           ) [ 0000000000000000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 0000000000000000000000000000000000000000]
sel_tmp2          (xor           ) [ 0000000000000000000000000000000000000000]
sel_tmp3          (and           ) [ 0000000000000000000000000000000000000000]
shift_V_2         (select        ) [ 0000000000000000000000000000000000000000]
shift_V_3         (select        ) [ 0000000000000000000000000000000000000000]
sel_tmp6          (xor           ) [ 0000000000000000000000000000000000000000]
sel_tmp7          (and           ) [ 0000000000000000000000000000000000000000]
shift_V_4         (select        ) [ 0001000000000000000000000000000000000000]
tmp_2             (icmp          ) [ 0001111111111111111111111111111111111111]
p_s               (select        ) [ 0000000000000000000000000000000000000000]
tmp_6             (or            ) [ 0000000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 0001111111111111111111111111111111111111]
xf_V              (zext          ) [ 0000111111000000000000000000000000000000]
tmp_9             (zext          ) [ 0000111111000000000000000000000000000000]
tmp_9_cast        (zext          ) [ 0000111111000000000000000000000000000000]
r_V_15            (lshr          ) [ 0000000000100000000000000000000000000000]
r_V_16            (shl           ) [ 0000000000100000000000000000000000000000]
r_V_13_cast       (zext          ) [ 0000000000000000000000000000000000000000]
xf_V_7            (select        ) [ 0000000000010000000000000000000000000000]
p_Result_s        (bitset        ) [ 0000000000000000000000000000000000000000]
xf_V_5            (select        ) [ 0000000000000000000000000000000000000000]
xf_V_8            (add           ) [ 0000000000000000000000000000000000000000]
p_Result_i_i      (partselect    ) [ 0000000000001000000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 0000000000001111000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 0000000000001111110000000000000000000000]
d_chunk_V_3       (partselect    ) [ 0000000000001111111100000000000000000000]
d_chunk_V_4       (partselect    ) [ 0000000000001111111111000000000000000000]
d_chunk_V_5       (partselect    ) [ 0000000000001111111111110000000000000000]
d_chunk_V_6       (partselect    ) [ 0000000000001111111111111100000000000000]
d_chunk_V_7       (partselect    ) [ 0000000000001111111111111111000000000000]
d_chunk_V_8       (partselect    ) [ 0000000000001111111111111111110000000000]
d_chunk_V_9       (partselect    ) [ 0000000000001111111111111111111100000000]
d_chunk_V_10      (partselect    ) [ 0000000000001111111111111111111111000000]
d_chunk_V_11      (partselect    ) [ 0000000000001111111111111111111111110000]
d_chunk_V_12      (partselect    ) [ 0000000000001111111111111111111111111100]
d_chunk_V_13      (trunc         ) [ 0000000000001111111111111111111111111111]
d_chunk_V         (zext          ) [ 0000000000000100000000000000000000000000]
call_ret1_i_i     (call          ) [ 0000000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 0000000000000011000000000000000000000000]
call_ret2_i_i     (call          ) [ 0000000000000000111111111111111111111111]
r_V_1             (extractvalue  ) [ 0000000000000000110000000000000000000000]
call_ret3_i_i     (call          ) [ 0000000000000000001111111111111111111111]
r_V_2             (extractvalue  ) [ 0000000000000000001100000000000000000000]
call_ret4_i_i     (call          ) [ 0000000000000000000011111111111111111111]
r_V_3             (extractvalue  ) [ 0000000000000000000011000000000000000000]
call_ret5_i_i     (call          ) [ 0000000000000000000000111111111111111111]
r_V_4             (extractvalue  ) [ 0000000000000000000000110000000000000000]
call_ret6_i_i     (call          ) [ 0000000000000000000000001111111111111111]
r_V_5             (extractvalue  ) [ 0000000000000000000000001100000000000000]
call_ret7_i_i     (call          ) [ 0000000000000000000000000011111111111111]
r_V_6             (extractvalue  ) [ 0000000000000000000000000011000000000000]
call_ret8_i_i     (call          ) [ 0000000000000000000000000000111111111111]
r_V_7             (extractvalue  ) [ 0000000000000000000000000000110000000000]
call_ret9_i_i     (call          ) [ 0000000000000000000000000000001111111111]
r_V_8             (extractvalue  ) [ 0000000000000000000000000000001100000000]
call_ret10_i_i    (call          ) [ 0000000000000000000000000000000011111111]
r_V_9             (extractvalue  ) [ 0000000000000000000000000000000011000000]
call_ret11_i_i    (call          ) [ 0000000000000000000000000000000000111111]
r_V_12            (extractvalue  ) [ 0000000000000000000000000000000000110000]
call_ret12_i_i    (call          ) [ 0000000000000000000000000000000000001111]
r_V_13            (extractvalue  ) [ 0000000000000000000000000000000000001100]
call_ret13_i_i    (call          ) [ 0000000000000000000000000000000000000011]
r_V_14            (extractvalue  ) [ 0000000000000000000000000000000000000011]
StgValue_144      (specbitsmap   ) [ 0000000000000000000000000000000000000000]
StgValue_145      (specbitsmap   ) [ 0000000000000000000000000000000000000000]
StgValue_146      (spectopmodule ) [ 0000000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 0000000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 0000000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 0000000000000000000000000000000000000000]
q_chunk_V_12      (extractvalue  ) [ 0000000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 0000000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 0000000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 0000000000000000000000000000000000000000]
out               (bitcast       ) [ 0000000000000000000000000000000000000000]
StgValue_165      (ret           ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i55.i55.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div3_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_lut_div3_chunk_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="1" slack="0"/>
<pin id="132" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/12 call_ret2_i_i/14 call_ret3_i_i/16 call_ret4_i_i/18 call_ret5_i_i/20 call_ret6_i_i/22 call_ret7_i_i/24 call_ret8_i_i/26 call_ret9_i_i/28 call_ret10_i_i/30 call_ret11_i_i/32 call_ret12_i_i/34 call_ret13_i_i/36 call_ret_i_i/38 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/13 r_V_1/15 r_V_2/17 r_V_3/19 r_V_4/21 r_V_5/23 r_V_6/25 r_V_7/27 r_V_8/29 r_V_9/31 r_V_12/33 r_V_13/35 r_V_14/37 "/>
</bind>
</comp>

<comp id="145" class="1005" name="reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="1"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_12 r_V_13 r_V_14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Val2_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Repl2_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="38"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="new_exp_V_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="new_mant_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shift_V_cast_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="0" index="3" bw="7" slack="0"/>
<pin id="209" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shift_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shift_V_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="1"/>
<pin id="234" dir="0" index="1" bw="11" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="new_exp_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="1"/>
<pin id="238" dir="0" index="1" bw="3" slack="1"/>
<pin id="239" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sel_tmp2_demorgan_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="1" slack="1"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sel_tmp2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sel_tmp3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shift_V_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="1"/>
<pin id="258" dir="0" index="2" bw="11" slack="1"/>
<pin id="259" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="shift_V_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sel_tmp6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sel_tmp7_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shift_V_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="1"/>
<pin id="281" dir="0" index="2" bw="11" slack="0"/>
<pin id="282" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Repl2_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="11" slack="0"/>
<pin id="307" dir="0" index="2" bw="11" slack="0"/>
<pin id="308" dir="1" index="3" bw="11" slack="37"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xf_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="52" slack="2"/>
<pin id="314" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_9_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="1"/>
<pin id="320" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="52" slack="2"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="52" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_16/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="r_V_13_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="52" slack="1"/>
<pin id="334" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_13_cast/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xf_V_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="9"/>
<pin id="337" dir="0" index="1" bw="52" slack="0"/>
<pin id="338" dir="0" index="2" bw="55" slack="1"/>
<pin id="339" dir="1" index="3" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_7/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="55" slack="0"/>
<pin id="343" dir="0" index="1" bw="55" slack="1"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="1" slack="0"/>
<pin id="346" dir="1" index="4" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xf_V_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="10"/>
<pin id="352" dir="0" index="1" bw="55" slack="1"/>
<pin id="353" dir="0" index="2" bw="55" slack="0"/>
<pin id="354" dir="1" index="3" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_5/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xf_V_8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="55" slack="0"/>
<pin id="359" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_8/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_i_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="55" slack="0"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="d_chunk_V_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="55" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="0" index="3" bw="7" slack="0"/>
<pin id="377" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/11 "/>
</bind>
</comp>

<comp id="382" class="1004" name="d_chunk_V_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="55" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="d_chunk_V_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="55" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="0" index="3" bw="7" slack="0"/>
<pin id="397" dir="1" index="4" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="d_chunk_V_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="55" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="d_chunk_V_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="55" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="d_chunk_V_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="55" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="d_chunk_V_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="55" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="4" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="d_chunk_V_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="55" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="6" slack="0"/>
<pin id="447" dir="1" index="4" bw="4" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="d_chunk_V_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="55" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="0" index="3" bw="6" slack="0"/>
<pin id="457" dir="1" index="4" bw="4" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="d_chunk_V_10_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="0" index="1" bw="55" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="5" slack="0"/>
<pin id="467" dir="1" index="4" bw="4" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="d_chunk_V_11_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="55" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="0" index="3" bw="5" slack="0"/>
<pin id="477" dir="1" index="4" bw="4" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="d_chunk_V_12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="0" index="1" bw="55" slack="0"/>
<pin id="485" dir="0" index="2" bw="4" slack="0"/>
<pin id="486" dir="0" index="3" bw="4" slack="0"/>
<pin id="487" dir="1" index="4" bw="4" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="d_chunk_V_13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="55" slack="0"/>
<pin id="494" dir="1" index="1" bw="4" slack="27"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_13/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="d_chunk_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="q_chunk_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="24"/>
<pin id="502" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/39 "/>
</bind>
</comp>

<comp id="503" class="1004" name="q_chunk_V_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="22"/>
<pin id="505" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/39 "/>
</bind>
</comp>

<comp id="506" class="1004" name="q_chunk_V_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="20"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/39 "/>
</bind>
</comp>

<comp id="509" class="1004" name="q_chunk_V_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="18"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/39 "/>
</bind>
</comp>

<comp id="512" class="1004" name="q_chunk_V_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="16"/>
<pin id="514" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/39 "/>
</bind>
</comp>

<comp id="515" class="1004" name="q_chunk_V_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="14"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/39 "/>
</bind>
</comp>

<comp id="518" class="1004" name="q_chunk_V_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="12"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/39 "/>
</bind>
</comp>

<comp id="521" class="1004" name="q_chunk_V_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="10"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/39 "/>
</bind>
</comp>

<comp id="524" class="1004" name="q_chunk_V_8_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="8"/>
<pin id="526" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/39 "/>
</bind>
</comp>

<comp id="527" class="1004" name="q_chunk_V_9_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="6"/>
<pin id="529" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/39 "/>
</bind>
</comp>

<comp id="530" class="1004" name="q_chunk_V_10_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="4"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/39 "/>
</bind>
</comp>

<comp id="533" class="1004" name="q_chunk_V_11_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="2"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/39 "/>
</bind>
</comp>

<comp id="536" class="1004" name="q_chunk_V_12_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_12/39 "/>
</bind>
</comp>

<comp id="540" class="1004" name="new_mant_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="52" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="0" index="3" bw="4" slack="0"/>
<pin id="545" dir="0" index="4" bw="4" slack="0"/>
<pin id="546" dir="0" index="5" bw="4" slack="0"/>
<pin id="547" dir="0" index="6" bw="4" slack="0"/>
<pin id="548" dir="0" index="7" bw="4" slack="0"/>
<pin id="549" dir="0" index="8" bw="4" slack="0"/>
<pin id="550" dir="0" index="9" bw="4" slack="0"/>
<pin id="551" dir="0" index="10" bw="4" slack="0"/>
<pin id="552" dir="0" index="11" bw="4" slack="0"/>
<pin id="553" dir="0" index="12" bw="4" slack="0"/>
<pin id="554" dir="0" index="13" bw="4" slack="0"/>
<pin id="555" dir="1" index="14" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/39 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Repl2_s_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="37"/>
<pin id="572" dir="0" index="1" bw="52" slack="38"/>
<pin id="573" dir="0" index="2" bw="52" slack="0"/>
<pin id="574" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/39 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Result_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="38"/>
<pin id="579" dir="0" index="2" bw="11" slack="37"/>
<pin id="580" dir="0" index="3" bw="52" slack="0"/>
<pin id="581" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/39 "/>
</bind>
</comp>

<comp id="584" class="1004" name="out_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/39 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_Repl2_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="38"/>
<pin id="590" dir="1" index="1" bw="1" slack="38"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="new_exp_V_1_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="1"/>
<pin id="595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="new_mant_V_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="52" slack="2"/>
<pin id="602" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="shift_V_cast_cast_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="1"/>
<pin id="609" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_3_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_4_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="628" class="1005" name="icmp_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="634" class="1005" name="shift_V_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="1"/>
<pin id="636" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="shift_V_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="1"/>
<pin id="641" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="644" class="1005" name="shift_V_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="1"/>
<pin id="646" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="37"/>
<pin id="652" dir="1" index="1" bw="1" slack="37"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_Repl2_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="37"/>
<pin id="657" dir="1" index="1" bw="11" slack="37"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="xf_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="55" slack="1"/>
<pin id="662" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_9_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="55" slack="1"/>
<pin id="667" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_9_cast_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="52" slack="1"/>
<pin id="672" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="675" class="1005" name="r_V_15_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="52" slack="1"/>
<pin id="677" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="680" class="1005" name="r_V_16_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="55" slack="1"/>
<pin id="682" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="685" class="1005" name="xf_V_7_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="55" slack="1"/>
<pin id="687" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_7 "/>
</bind>
</comp>

<comp id="691" class="1005" name="p_Result_i_i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="1"/>
<pin id="693" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="696" class="1005" name="d_chunk_V_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="3"/>
<pin id="698" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="d_chunk_V_2_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="5"/>
<pin id="703" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="706" class="1005" name="d_chunk_V_3_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="7"/>
<pin id="708" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="711" class="1005" name="d_chunk_V_4_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="9"/>
<pin id="713" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="716" class="1005" name="d_chunk_V_5_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="11"/>
<pin id="718" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="721" class="1005" name="d_chunk_V_6_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="13"/>
<pin id="723" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="726" class="1005" name="d_chunk_V_7_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="15"/>
<pin id="728" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="731" class="1005" name="d_chunk_V_8_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="17"/>
<pin id="733" dir="1" index="1" bw="4" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="d_chunk_V_9_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="19"/>
<pin id="738" dir="1" index="1" bw="4" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="741" class="1005" name="d_chunk_V_10_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="21"/>
<pin id="743" dir="1" index="1" bw="4" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="746" class="1005" name="d_chunk_V_11_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="23"/>
<pin id="748" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="751" class="1005" name="d_chunk_V_12_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="25"/>
<pin id="753" dir="1" index="1" bw="4" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="756" class="1005" name="d_chunk_V_13_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="27"/>
<pin id="758" dir="1" index="1" bw="4" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="761" class="1005" name="d_chunk_V_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="1"/>
<pin id="763" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="766" class="1005" name="call_ret2_i_i_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="24"/>
<pin id="768" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="call_ret2_i_i "/>
</bind>
</comp>

<comp id="771" class="1005" name="call_ret3_i_i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="22"/>
<pin id="773" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="call_ret4_i_i_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="20"/>
<pin id="778" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="781" class="1005" name="call_ret5_i_i_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="18"/>
<pin id="783" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="786" class="1005" name="call_ret6_i_i_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="16"/>
<pin id="788" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="791" class="1005" name="call_ret7_i_i_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="14"/>
<pin id="793" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="796" class="1005" name="call_ret8_i_i_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="12"/>
<pin id="798" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="801" class="1005" name="call_ret9_i_i_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="10"/>
<pin id="803" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="806" class="1005" name="call_ret10_i_i_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="8"/>
<pin id="808" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="811" class="1005" name="call_ret11_i_i_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="6"/>
<pin id="813" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="816" class="1005" name="call_ret12_i_i_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="4"/>
<pin id="818" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="821" class="1005" name="call_ret13_i_i_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="6" slack="2"/>
<pin id="823" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="100" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="102" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="144"><net_src comp="122" pin="9"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="153"><net_src comp="116" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="150" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="150" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="150" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="162" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="184" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="162" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="150" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="218"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="162" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="162" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="261" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="232" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="290" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="236" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="312" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="315" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="355"><net_src comp="341" pin="4"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="22" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="356" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="54" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="26" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="356" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="356" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="356" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="66" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="356" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="356" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="356" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="356" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="80" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="458"><net_src comp="52" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="356" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="468"><net_src comp="52" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="356" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="356" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="94" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="356" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="96" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="98" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="495"><net_src comp="356" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="539"><net_src comp="122" pin="9"/><net_sink comp="536" pin=0"/></net>

<net id="556"><net_src comp="112" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="557"><net_src comp="500" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="558"><net_src comp="503" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="559"><net_src comp="506" pin="1"/><net_sink comp="540" pin=3"/></net>

<net id="560"><net_src comp="509" pin="1"/><net_sink comp="540" pin=4"/></net>

<net id="561"><net_src comp="512" pin="1"/><net_sink comp="540" pin=5"/></net>

<net id="562"><net_src comp="515" pin="1"/><net_sink comp="540" pin=6"/></net>

<net id="563"><net_src comp="518" pin="1"/><net_sink comp="540" pin=7"/></net>

<net id="564"><net_src comp="521" pin="1"/><net_sink comp="540" pin=8"/></net>

<net id="565"><net_src comp="524" pin="1"/><net_sink comp="540" pin=9"/></net>

<net id="566"><net_src comp="527" pin="1"/><net_sink comp="540" pin=10"/></net>

<net id="567"><net_src comp="530" pin="1"/><net_sink comp="540" pin=11"/></net>

<net id="568"><net_src comp="533" pin="1"/><net_sink comp="540" pin=12"/></net>

<net id="569"><net_src comp="536" pin="1"/><net_sink comp="540" pin=13"/></net>

<net id="575"><net_src comp="540" pin="14"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="114" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="570" pin="3"/><net_sink comp="576" pin=3"/></net>

<net id="587"><net_src comp="576" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="154" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="596"><net_src comp="162" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="603"><net_src comp="172" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="610"><net_src comp="184" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="617"><net_src comp="192" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="625"><net_src comp="198" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="631"><net_src comp="214" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="637"><net_src comp="220" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="642"><net_src comp="226" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="647"><net_src comp="278" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="653"><net_src comp="285" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="658"><net_src comp="304" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="663"><net_src comp="312" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="668"><net_src comp="315" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="673"><net_src comp="318" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="678"><net_src comp="321" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="683"><net_src comp="326" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="688"><net_src comp="335" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="694"><net_src comp="362" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="699"><net_src comp="372" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="704"><net_src comp="382" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="709"><net_src comp="392" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="714"><net_src comp="402" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="719"><net_src comp="412" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="724"><net_src comp="422" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="729"><net_src comp="432" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="734"><net_src comp="442" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="739"><net_src comp="452" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="744"><net_src comp="462" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="749"><net_src comp="472" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="754"><net_src comp="482" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="759"><net_src comp="492" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="764"><net_src comp="496" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="769"><net_src comp="122" pin="9"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="774"><net_src comp="122" pin="9"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="779"><net_src comp="122" pin="9"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="784"><net_src comp="122" pin="9"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="789"><net_src comp="122" pin="9"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="794"><net_src comp="122" pin="9"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="799"><net_src comp="122" pin="9"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="804"><net_src comp="122" pin="9"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="809"><net_src comp="122" pin="9"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="814"><net_src comp="122" pin="9"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="819"><net_src comp="122" pin="9"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="824"><net_src comp="122" pin="9"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="533" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div3 : in_r | {1 }
	Port: operator_double_div3 : r0 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div3 : r1 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div3 : q0 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div3 : q1 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div3 : q2 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
	Port: operator_double_div3 : q3 | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 1
		shift_V_cast_cast : 2
		tmp_3 : 2
		tmp_4 : 3
		tmp_7 : 1
		icmp : 2
		shift_V : 2
		shift_V_1 : 2
	State 2
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_6 : 1
		p_Repl2_1 : 1
	State 3
		r_V_15 : 1
		r_V_16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		xf_V_7 : 1
	State 11
		xf_V_5 : 1
		xf_V_8 : 2
		p_Result_i_i : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
	State 12
		call_ret1_i_i : 1
	State 13
		r_V : 1
	State 14
	State 15
		r_V_1 : 1
	State 16
	State 17
		r_V_2 : 1
	State 18
	State 19
		r_V_3 : 1
	State 20
	State 21
		r_V_4 : 1
	State 22
	State 23
		r_V_5 : 1
	State 24
	State 25
		r_V_6 : 1
	State 26
	State 27
		r_V_7 : 1
	State 28
	State 29
		r_V_8 : 1
	State 30
	State 31
		r_V_9 : 1
	State 32
	State 33
		r_V_12 : 1
	State 34
	State 35
		r_V_13 : 1
	State 36
	State 37
		r_V_14 : 1
	State 38
	State 39
		q_chunk_V_12 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_165 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   lshr   |         grp_fu_321        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|    shl   |         grp_fu_326        |    0    |   522   |   437   |
|----------|---------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_184 |    0    |    0    |    3    |
|          |      shift_V_2_fu_255     |    0    |    0    |    11   |
|          |      shift_V_3_fu_261     |    0    |    0    |    11   |
|          |      shift_V_4_fu_278     |    0    |    0    |    11   |
|  select  |         p_s_fu_290        |    0    |    0    |    2    |
|          |      p_Repl2_1_fu_304     |    0    |    0    |    11   |
|          |       xf_V_7_fu_335       |    0    |    0    |    55   |
|          |       xf_V_5_fu_350       |    0    |    0    |    55   |
|          |      p_Repl2_s_fu_570     |    0    |    0    |    52   |
|----------|---------------------------|---------|---------|---------|
|   call   | grp_lut_div3_chunk_fu_122 |  6.366  |    36   |    54   |
|----------|---------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_226     |    0    |    0    |    18   |
|          |       xf_V_8_fu_356       |    0    |    0    |    62   |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_192       |    0    |    0    |    13   |
|          |        tmp_4_fu_198       |    0    |    0    |    13   |
|   icmp   |        icmp_fu_214        |    0    |    0    |    13   |
|          |        tmp_1_fu_232       |    0    |    0    |    13   |
|          |        tmp_2_fu_285       |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_220      |    0    |    0    |    18   |
|          |      new_exp_V_fu_236     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_240 |    0    |    0    |    6    |
|          |        tmp_6_fu_298       |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      sel_tmp2_fu_244      |    0    |    0    |    6    |
|          |      sel_tmp6_fu_268      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|    and   |      sel_tmp3_fu_250      |    0    |    0    |    6    |
|          |      sel_tmp7_fu_273      |    0    |    0    |    6    |
|----------|---------------------------|---------|---------|---------|
|   read   |    in_read_read_fu_116    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_141        |    0    |    0    |    0    |
|          |      q_chunk_V_fu_500     |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_503    |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_506    |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_509    |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_512    |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_5_fu_515    |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_518    |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_521    |    0    |    0    |    0    |
|          |     q_chunk_V_8_fu_524    |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_527    |    0    |    0    |    0    |
|          |    q_chunk_V_10_fu_530    |    0    |    0    |    0    |
|          |    q_chunk_V_11_fu_533    |    0    |    0    |    0    |
|          |    q_chunk_V_12_fu_536    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_154     |    0    |    0    |    0    |
|          |         tmp_fu_176        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     new_exp_V_1_fu_162    |    0    |    0    |    0    |
|          |        tmp_7_fu_204       |    0    |    0    |    0    |
|          |    p_Result_i_i_fu_362    |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_372    |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_382    |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_392    |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_402    |    0    |    0    |    0    |
|partselect|     d_chunk_V_5_fu_412    |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_422    |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_432    |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_442    |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_452    |    0    |    0    |    0    |
|          |    d_chunk_V_10_fu_462    |    0    |    0    |    0    |
|          |    d_chunk_V_11_fu_472    |    0    |    0    |    0    |
|          |    d_chunk_V_12_fu_482    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |    new_mant_V_1_fu_172    |    0    |    0    |    0    |
|          |    d_chunk_V_13_fu_492    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        xf_V_fu_312        |    0    |    0    |    0    |
|          |        tmp_9_fu_315       |    0    |    0    |    0    |
|   zext   |     tmp_9_cast_fu_318     |    0    |    0    |    0    |
|          |     r_V_13_cast_fu_332    |    0    |    0    |    0    |
|          |      d_chunk_V_fu_496     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  bitset  |     p_Result_s_fu_341     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     new_mant_V_fu_540     |    0    |    0    |    0    |
|          |     p_Result_1_fu_576     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |  6.366  |   1080  |   1356  |
|----------|---------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| q2 |    0   |    1   |    1   |
| q3 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret10_i_i_reg_806 |    6   |
|  call_ret11_i_i_reg_811 |    6   |
|  call_ret12_i_i_reg_816 |    6   |
|  call_ret13_i_i_reg_821 |    6   |
|  call_ret2_i_i_reg_766  |    6   |
|  call_ret3_i_i_reg_771  |    6   |
|  call_ret4_i_i_reg_776  |    6   |
|  call_ret5_i_i_reg_781  |    6   |
|  call_ret6_i_i_reg_786  |    6   |
|  call_ret7_i_i_reg_791  |    6   |
|  call_ret8_i_i_reg_796  |    6   |
|  call_ret9_i_i_reg_801  |    6   |
|   d_chunk_V_10_reg_741  |    4   |
|   d_chunk_V_11_reg_746  |    4   |
|   d_chunk_V_12_reg_751  |    4   |
|   d_chunk_V_13_reg_756  |    4   |
|   d_chunk_V_1_reg_696   |    4   |
|   d_chunk_V_2_reg_701   |    4   |
|   d_chunk_V_3_reg_706   |    4   |
|   d_chunk_V_4_reg_711   |    4   |
|   d_chunk_V_5_reg_716   |    4   |
|   d_chunk_V_6_reg_721   |    4   |
|   d_chunk_V_7_reg_726   |    4   |
|   d_chunk_V_8_reg_731   |    4   |
|   d_chunk_V_9_reg_736   |    4   |
|    d_chunk_V_reg_761    |    4   |
|       icmp_reg_628      |    1   |
|   new_exp_V_1_reg_593   |   11   |
|   new_mant_V_1_reg_600  |   52   |
|    p_Repl2_1_reg_655    |   11   |
|    p_Repl2_2_reg_588    |    1   |
|   p_Result_i_i_reg_691  |    3   |
|      r_V_15_reg_675     |   52   |
|      r_V_16_reg_680     |   55   |
|         reg_145         |    2   |
|    shift_V_1_reg_639    |   11   |
|    shift_V_4_reg_644    |   11   |
|shift_V_cast_cast_reg_607|   11   |
|     shift_V_reg_634     |   11   |
|      tmp_2_reg_650      |    1   |
|      tmp_3_reg_614      |    1   |
|      tmp_4_reg_622      |    1   |
|    tmp_9_cast_reg_670   |   52   |
|      tmp_9_reg_665      |   55   |
|      xf_V_7_reg_685     |   55   |
|       xf_V_reg_660      |   55   |
+-------------------------+--------+
|          Total          |   580  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div3_chunk_fu_122 |  p1  |  15  |   4  |   60   ||    62   |
| grp_lut_div3_chunk_fu_122 |  p2  |   2  |   2  |    4   ||    9    |
|         grp_fu_321        |  p1  |   2  |  11  |   22   ||    9    |
|         grp_fu_326        |  p0  |   2  |  52  |   104  ||    9    |
|         grp_fu_326        |  p1  |   2  |  11  |   22   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   212  ||  5.813  ||    98   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |  1080  |  1356  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   98   |
|  Register |    -   |    -   |   580  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |  1666  |  1460  |
+-----------+--------+--------+--------+--------+
