Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  7 14:39:02 2021
| Host         : hmhlaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fir_control_sets_placed.rpt
| Design       : fir
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            7 |
| Yes          | No                    | No                     |             516 |           82 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             202 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------+----------------------------+------------------+----------------+
| Clock Signal |                 Enable Signal                 |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------+----------------------------+------------------+----------------+
|  ap_clk      |                                               |                            |                3 |              8 |
|  ap_clk      | ap_CS_fsm_state3                              |                            |                1 |              8 |
|  ap_clk      | ap_CS_fsm_state4                              |                            |                1 |             10 |
|  ap_clk      | fir_AXILiteS_s_axi_U/aw_hs                    |                            |                2 |             16 |
|  ap_clk      |                                               | fir_AXILiteS_s_axi_U/SR[0] |                7 |             32 |
|  ap_clk      | ap_CS_fsm_state6                              |                            |                3 |             34 |
|  ap_clk      | tmp_6_fu_181_p2_i_34_n_2                      |                            |                9 |             64 |
|  ap_clk      | y_1_vld_reg                                   | fir_AXILiteS_s_axi_U/SR[0] |                6 |             64 |
|  ap_clk      | y_1_data_reg0                                 |                            |                4 |             64 |
|  ap_clk      | y_1_vld_reg2                                  |                            |                5 |             64 |
|  ap_clk      | shift_reg_U/fir_shift_reg_ram_U/p_0_in        |                            |                8 |             64 |
|  ap_clk      | shift_reg_U/fir_shift_reg_ram_U/shift_reg_ce0 |                            |               29 |             64 |
|  ap_clk      | ap_CS_fsm_state2                              |                            |                7 |             64 |
|  ap_clk      | rdata_reg[31]_i_7_n_2                         |                            |               10 |             64 |
|  ap_clk      | fir_AXILiteS_s_axi_U/p_0_in                   | fir_AXILiteS_s_axi_U/SR[0] |                5 |             64 |
|  ap_clk      | fir_AXILiteS_s_axi_U/rdata[31]_i_1_n_2        |                            |               11 |             64 |
|  ap_clk      | ap_CS_fsm_state7                              | acc_reg_107                |                9 |             74 |
+--------------+-----------------------------------------------+----------------------------+------------------+----------------+


