
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.974368                       # Number of seconds simulated
sim_ticks                                1974368224500                       # Number of ticks simulated
final_tick                               1974368224500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 360275                       # Simulator instruction rate (inst/s)
host_op_rate                                   631428                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1422631462                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823996                       # Number of bytes of host memory used
host_seconds                                  1387.83                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           36448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       337312096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337348544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        36448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42210432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42210432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10541003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10542142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1319076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1319076                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          170845586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             170864046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21379210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21379210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21379210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         170845586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192243256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10542142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1319076                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10542142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1319076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              673300864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1396224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76411136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337348544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42210432                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  21816                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125123                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9189234                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            688330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            664614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            646670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           649124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           666118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           665708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             89931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             77569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75239                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1974367923500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10542142                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1319076                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10520326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6064253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.628077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.060837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   120.183231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2257391     37.22%     37.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3575564     58.96%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        86908      1.43%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26170      0.43%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15732      0.26%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10966      0.18%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11169      0.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8777      0.14%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71576      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6064253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.629499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.954855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.311733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60243     83.39%     83.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6073      8.41%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         5262      7.28%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          287      0.40%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          139      0.19%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           89      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           50      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           35      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           16      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           12      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            9      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72240                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.527187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.504771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52814     73.11%     73.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              873      1.21%     74.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18449     25.54%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72240                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 163496753250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            360752865750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52601630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15541.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34291.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       341.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    170.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5139894                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  510102                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     166455.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22965609240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12530838375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             41036626800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3945989520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         128956067760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1069010421030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         246892027500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1525337580225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.570265                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 404238602250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65928460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1504200788750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22880143440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12484205250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41021908200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3790638000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         128956067760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1059521772105                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         255215403750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1523870138505                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.827019                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 417782452000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65928460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1490656546750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3948736449                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3948736449                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          18897351                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.914900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274913475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18898375                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.546937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         471990500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.914900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2369393175                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2369393175                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    203483632                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203483632                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71429843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71429843                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274913475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274913475                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274913475                       # number of overall hits
system.cpu.dcache.overall_hits::total       274913475                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     17849658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17849658                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1048717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1048717                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     18898375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       18898375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     18898375                       # number of overall misses
system.cpu.dcache.overall_misses::total      18898375                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 977611040500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 977611040500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  44468721500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44468721500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1022079762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1022079762000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1022079762000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1022079762000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.080646                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080646                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014469                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064321                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54769.174877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54769.174877                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42402.975731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42402.975731                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54082.944274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54082.944274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54082.944274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54082.944274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4596570                       # number of writebacks
system.cpu.dcache.writebacks::total           4596570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     17849658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17849658                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1048717                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1048717                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     18898375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18898375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     18898375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18898375                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 959761382500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 959761382500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  43420004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  43420004500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1003181387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1003181387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1003181387000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1003181387000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.080646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.080646                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064321                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53769.174877                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53769.174877                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41402.975731                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41402.975731                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53082.944274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53082.944274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53082.944274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53082.944274                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                91                       # number of replacements
system.cpu.icache.tags.tagsinuse          1005.408055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677316799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          590511.594595                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1005.408055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.245461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.245461                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1056                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1056                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677319093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677319093                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677316799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677316799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677316799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677316799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677316799                       # number of overall hits
system.cpu.icache.overall_hits::total       677316799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1147                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1147                       # number of overall misses
system.cpu.icache.overall_misses::total          1147                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90561500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90561500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90561500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90561500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90561500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78955.100262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78955.100262                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78955.100262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78955.100262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78955.100262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78955.100262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1147                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1147                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89414500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89414500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89414500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89414500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77955.100262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77955.100262                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77955.100262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77955.100262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77955.100262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77955.100262                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10575784                       # number of replacements
system.l2.tags.tagsinuse                 32461.481864                       # Cycle average of tags in use
system.l2.tags.total_refs                    25825733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10608458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.434447                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1610616778500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6057.534266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.956314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26400.991284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.184861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.805694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990646                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8747                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997131                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49454138                       # Number of tag accesses
system.l2.tags.data_accesses                 49454138                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      4596570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4596570                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             591982                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                591982                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7765390                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7765390                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8357372                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8357380                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    8                       # number of overall hits
system.l2.overall_hits::cpu.data              8357372                       # number of overall hits
system.l2.overall_hits::total                 8357380                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           456735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              456735                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1139                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1139                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10084268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10084268                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1139                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10541003                       # number of demand (read+write) misses
system.l2.demand_misses::total               10542142                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1139                       # number of overall misses
system.l2.overall_misses::cpu.data           10541003                       # number of overall misses
system.l2.overall_misses::total              10542142                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  35631118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35631118000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     87609000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87609000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 851450300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 851450300500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      87609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  887081418500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     887169027500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     87609000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 887081418500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    887169027500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4596570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4596570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1048717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1048717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1147                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     17849658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17849658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          18898375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18899522                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         18898375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18899522                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.435518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435518                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993025                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993025                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.564956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564956                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.557773                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.557799                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.557773                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.557799                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78012.672556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78012.672556                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76917.471466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76917.471466                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84433.525616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84433.525616                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76917.471466                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84155.314110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84154.532115                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76917.471466                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84155.314110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84154.532115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1319076                       # number of writebacks
system.l2.writebacks::total                   1319076                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       312729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        312729                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       456735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         456735                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1139                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10084268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10084268                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10541003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10542142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10541003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10542142                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31063768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31063768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     76219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 750607620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 750607620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     76219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 781671388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 781747607500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     76219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 781671388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 781747607500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.435518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.564956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564956                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.557773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.557799                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.557773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.557799                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68012.672556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68012.672556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66917.471466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66917.471466                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74433.525616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74433.525616                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66917.471466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74155.314110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74154.532115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66917.471466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74155.314110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74154.532115                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10085407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1319076                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9189234                       # Transaction distribution
system.membus.trans_dist::ReadExReq            456735                       # Transaction distribution
system.membus.trans_dist::ReadExResp           456735                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10085407                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31592594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31592594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31592594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    379558976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    379558976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               379558976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          21050452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21050452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21050452                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23702267500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36411015250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     37796964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     18897442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         380203                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       380203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          17850805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5915646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23557489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1048717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1048717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17849658                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     56694101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56696485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    751838240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              751877824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10575784                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         29475306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29095102     98.71%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 380204      1.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29475306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21196812500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18898375000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
