head	4.2;
access;
symbols
	RO_5_07:4.2
	sbrodie_UrsulaRiscPC_Kernel_19Aug99:4.1
	sbrodie_UrsulaRiscPC_Kernel_18Aug99:4.1
	Ursula_RiscPC_bp:4.1
	Kernel-4_76:4.1
	Kernel-4_75:4.1
	Kernel-4_74:4.1
	Kernel-4_73:4.1
	Kernel-4_72:4.1
	Kernel-4_71:4.1
	Kernel-4_70:4.1
	Kernel-4_69:4.1
	Kernel-4_68:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	Kernel-4_63-1_1_2_5:4.1.7.1
	Kernel-4_63-1_1_2_4:4.1.7.1
	Kernel-4_67:4.1
	Kernel-4_66:4.1
	Kernel-4_63-1_1_2_3:4.1.7.1
	Kernel-4_65:4.1
	Ursula_merge:4.1
	Kernel-4_64:4.1
	mstphens_Kernel-3_81:4.1
	Kernel-4_63-1_1_2_2:4.1.7.1
	nicke_Kernel_4_62:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	nturton_v459:4.1.7.1
	nturton_v460:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	mstphens_Kernel-3_80:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	afrost_Boca-1_2-Beta:4.1.7.1
	rthornb_UrsulaBuild_01May1998:4.1
	afrost_NC2_Generic:4.1.7.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula_bp:4.1
	Ursula:4.1.0.4
	Spinner_B7:4.1.7.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	ARTtmp:4.1.7.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.7.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1
	RO_3_60:4.1.1.1
	Black:4.1.1;
locks; strict;
comment	@# @;


4.2
date	99.05.04.13.41.02;	author kbracey;	state dead;
branches;
next	4.1;

4.1
date	96.11.05.09.40.55;	author nturton;	state Exp;
branches
	4.1.1.1
	4.1.5.1
	4.1.7.1;
next	;

4.1.1.1
date	96.11.05.09.40.55;	author nturton;	state Exp;
branches;
next	;

4.1.5.1
date	96.11.21.12.10.03;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.21.02.58;	author nturton;	state Exp;
branches;
next	;


desc
@@


4.2
log
@First attempt to get POST working with >8M ROMs.

Version 4.77. Tagged as 'Kernel-4_77'
@
text
@; > TestSrc.ARM3

        TTL RISC OS 2+ POST ARM version determination
;
; Reads ARM3 version register, returns 0 if ARM 2 fitted.
;
;------------------------------------------------------------------------
; History
;
; Date          Name            Comment
; ----          ----            -------
; 20-Apr-89     ArtG            Initial version
;
;
;------------------------------------------------------------------------

A3Cid		CN	0
A3Cfls		CN	1
A3Cmod		CN	2
A3Ccac		CN	3
A3Cupd		CN	4
A3Cdis		CN	5

A3CON		CP	15



ts_ARM_type
	MOV	r13,lr
;
; First, set up an undefined instruction vector to catch an ARM 2 
; (or a faulty ARM 3 ??) when the copro instruction is run.
; Only applies on systems where ROM isn't mapped at zero.

 [ CPU_Type = "ARM2" :LOR: CPU_Type = "ARM3"
	MOV	r0,#0			; set a page at logical 0
	MOV	r1,r0
	BL	ts_set_cam
	ADR	r0,ts_ARM_undefined
	LDMIA	r0,{r2,r3}
	MOV	r1,#4
	STMIA	r1,{r2,r3}		; set the undefined instruction trap
 ]
;
; Read ARM3C0 version I.D.
;
	MOV	r0, #(-1)		; should always be altered
	MRC	A3CON,0,r0,A3Cid,A3Cid	; Read control register 0
	MOV	r12, r0
 [ CPU_Type = "ARM2" :LOR: CPU_Type = "ARM3"
	MOV	r1,#0
	BL	ts_set_cam_idle		; remove the vector page again
 ]
	MOVS 	r0, r12			; return the ID (0 for ARM 2)
        MOV     pc,r13

;
; Trap to be taken when ARM 2 is fitted
;

ts_ARM_undefined
	MOV	r0,#0
	MOVS	pc,r14_svc
10
	ASSERT ((%10 - ts_ARM_undefined) / 4 = 2)




        END 
 
@


4.1
log
@Initial revision
@
text
@@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@


4.1.1.1
log
@Import from cleaned 360 CD
@
text
@@
