INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Adder_2comp/Adder_2comp.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Adder_2comp/Adder_2comp.srcs/sources_1/new/Adder_2comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_2comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/alu/alu.srcs/sources_1/new/SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/alu/alu.srcs/sim_1/new/sim_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/alu/alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
