// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module AXI4UserYanker_1(	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  input          clock,	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  input          reset,	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  output         auto_in_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0]  auto_in_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]   auto_in_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_in_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_in_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_in_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_aw_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_in_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [15:0]  auto_in_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_in_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]   auto_in_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_b_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [31:0]  auto_in_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [7:0]   auto_in_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_in_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_in_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [2:0]   auto_in_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_in_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_ar_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_in_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_in_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_in_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]   auto_in_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_r_bits_echo_real_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_in_r_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_aw_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_aw_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_aw_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_out_aw_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]   auto_out_aw_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_out_aw_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]   auto_out_aw_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_aw_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_aw_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_out_aw_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_aw_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_w_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_w_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [127:0] auto_out_w_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [15:0]  auto_out_w_bits_strb,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_w_bits_last,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_out_b_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_out_b_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_ar_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_ar_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_ar_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [31:0]  auto_out_ar_bits_addr,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [7:0]   auto_out_ar_bits_len,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_out_ar_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [1:0]   auto_out_ar_bits_burst,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_ar_bits_lock,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_ar_bits_cache,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [2:0]   auto_out_ar_bits_prot,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output [3:0]   auto_out_ar_bits_qos,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  output         auto_out_r_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_r_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [3:0]   auto_out_r_bits_id,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [127:0] auto_out_r_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input  [1:0]   auto_out_r_bits_resp,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
  input          auto_out_r_bits_last	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:107:25]
);

  wire        _Queue8_BundleMap_31_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_31_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_31_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_30_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_30_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_30_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_29_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_29_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_29_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_28_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_28_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_28_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_27_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_27_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_27_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_26_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_26_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_26_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_25_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_25_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_25_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_24_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_24_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_24_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_23_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_23_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_23_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_22_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_22_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_22_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_21_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_21_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_21_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_20_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_20_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_20_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_19_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_19_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_19_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_18_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_18_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_18_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_17_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_17_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_17_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_16_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_16_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_16_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_15_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_15_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_15_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_14_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_14_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_14_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_13_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_13_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_13_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_12_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_12_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_12_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_11_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_11_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_11_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_10_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_10_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_10_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_9_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_9_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_9_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_8_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_8_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_8_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_7_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_7_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_7_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_6_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_6_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_6_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_5_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_5_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_5_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_4_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_4_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_4_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_3_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_3_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_3_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_2_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_2_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_2_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_1_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_1_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_1_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_io_deq_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire        _Queue8_BundleMap_io_deq_bits_real_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
  wire [15:0] _GEN = {{_Queue8_BundleMap_15_io_enq_ready}, {_Queue8_BundleMap_14_io_enq_ready}, {_Queue8_BundleMap_13_io_enq_ready}, {_Queue8_BundleMap_12_io_enq_ready}, {_Queue8_BundleMap_11_io_enq_ready}, {_Queue8_BundleMap_10_io_enq_ready}, {_Queue8_BundleMap_9_io_enq_ready}, {_Queue8_BundleMap_8_io_enq_ready}, {_Queue8_BundleMap_7_io_enq_ready}, {_Queue8_BundleMap_6_io_enq_ready}, {_Queue8_BundleMap_5_io_enq_ready}, {_Queue8_BundleMap_4_io_enq_ready}, {_Queue8_BundleMap_3_io_enq_ready}, {_Queue8_BundleMap_2_io_enq_ready}, {_Queue8_BundleMap_1_io_enq_ready}, {_Queue8_BundleMap_io_enq_ready}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :60:36]
  wire [15:0] _GEN_0 = {{_Queue8_BundleMap_15_io_deq_bits_real_last}, {_Queue8_BundleMap_14_io_deq_bits_real_last}, {_Queue8_BundleMap_13_io_deq_bits_real_last}, {_Queue8_BundleMap_12_io_deq_bits_real_last}, {_Queue8_BundleMap_11_io_deq_bits_real_last}, {_Queue8_BundleMap_10_io_deq_bits_real_last}, {_Queue8_BundleMap_9_io_deq_bits_real_last}, {_Queue8_BundleMap_8_io_deq_bits_real_last}, {_Queue8_BundleMap_7_io_deq_bits_real_last}, {_Queue8_BundleMap_6_io_deq_bits_real_last}, {_Queue8_BundleMap_5_io_deq_bits_real_last}, {_Queue8_BundleMap_4_io_deq_bits_real_last}, {_Queue8_BundleMap_3_io_deq_bits_real_last}, {_Queue8_BundleMap_2_io_deq_bits_real_last}, {_Queue8_BundleMap_1_io_deq_bits_real_last}, {_Queue8_BundleMap_io_deq_bits_real_last}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :73:22]
  wire        _GEN_1 = auto_out_r_valid & auto_in_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:78:37]
  wire        _GEN_2 = auto_in_ar_valid & auto_out_ar_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:81:37]
  wire [15:0] _GEN_3 = {{_Queue8_BundleMap_31_io_enq_ready}, {_Queue8_BundleMap_30_io_enq_ready}, {_Queue8_BundleMap_29_io_enq_ready}, {_Queue8_BundleMap_28_io_enq_ready}, {_Queue8_BundleMap_27_io_enq_ready}, {_Queue8_BundleMap_26_io_enq_ready}, {_Queue8_BundleMap_25_io_enq_ready}, {_Queue8_BundleMap_24_io_enq_ready}, {_Queue8_BundleMap_23_io_enq_ready}, {_Queue8_BundleMap_22_io_enq_ready}, {_Queue8_BundleMap_21_io_enq_ready}, {_Queue8_BundleMap_20_io_enq_ready}, {_Queue8_BundleMap_19_io_enq_ready}, {_Queue8_BundleMap_18_io_enq_ready}, {_Queue8_BundleMap_17_io_enq_ready}, {_Queue8_BundleMap_16_io_enq_ready}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :89:36]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
    wire [15:0] _GEN_4 = {{_Queue8_BundleMap_15_io_deq_valid}, {_Queue8_BundleMap_14_io_deq_valid}, {_Queue8_BundleMap_13_io_deq_valid}, {_Queue8_BundleMap_12_io_deq_valid}, {_Queue8_BundleMap_11_io_deq_valid}, {_Queue8_BundleMap_10_io_deq_valid}, {_Queue8_BundleMap_9_io_deq_valid}, {_Queue8_BundleMap_8_io_deq_valid}, {_Queue8_BundleMap_7_io_deq_valid}, {_Queue8_BundleMap_6_io_deq_valid}, {_Queue8_BundleMap_5_io_deq_valid}, {_Queue8_BundleMap_4_io_deq_valid}, {_Queue8_BundleMap_3_io_deq_valid}, {_Queue8_BundleMap_2_io_deq_valid}, {_Queue8_BundleMap_1_io_deq_valid}, {_Queue8_BundleMap_io_deq_valid}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :69:28]
    wire [15:0] _GEN_5 = {{_Queue8_BundleMap_31_io_deq_valid}, {_Queue8_BundleMap_30_io_deq_valid}, {_Queue8_BundleMap_29_io_deq_valid}, {_Queue8_BundleMap_28_io_deq_valid}, {_Queue8_BundleMap_27_io_deq_valid}, {_Queue8_BundleMap_26_io_deq_valid}, {_Queue8_BundleMap_25_io_deq_valid}, {_Queue8_BundleMap_24_io_deq_valid}, {_Queue8_BundleMap_23_io_deq_valid}, {_Queue8_BundleMap_22_io_deq_valid}, {_Queue8_BundleMap_21_io_deq_valid}, {_Queue8_BundleMap_20_io_deq_valid}, {_Queue8_BundleMap_19_io_deq_valid}, {_Queue8_BundleMap_18_io_deq_valid}, {_Queue8_BundleMap_17_io_deq_valid}, {_Queue8_BundleMap_16_io_deq_valid}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :98:28]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
      if (~reset & ~(~auto_out_r_valid | _GEN_4[auto_out_r_bits_id])) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:{14,15,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
          $error("Assertion failed\n    at UserYanker.scala:69 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14]
      end
      if (~reset & ~(~auto_out_b_valid | _GEN_5[auto_out_b_bits_id])) begin	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:69:14, :98:{14,15,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14]
          $error("Assertion failed\n    at UserYanker.scala:98 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n");	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:98:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0] _GEN_6 = {{_Queue8_BundleMap_31_io_deq_bits_real_last}, {_Queue8_BundleMap_30_io_deq_bits_real_last}, {_Queue8_BundleMap_29_io_deq_bits_real_last}, {_Queue8_BundleMap_28_io_deq_bits_real_last}, {_Queue8_BundleMap_27_io_deq_bits_real_last}, {_Queue8_BundleMap_26_io_deq_bits_real_last}, {_Queue8_BundleMap_25_io_deq_bits_real_last}, {_Queue8_BundleMap_24_io_deq_bits_real_last}, {_Queue8_BundleMap_23_io_deq_bits_real_last}, {_Queue8_BundleMap_22_io_deq_bits_real_last}, {_Queue8_BundleMap_21_io_deq_bits_real_last}, {_Queue8_BundleMap_20_io_deq_bits_real_last}, {_Queue8_BundleMap_19_io_deq_bits_real_last}, {_Queue8_BundleMap_18_io_deq_bits_real_last}, {_Queue8_BundleMap_17_io_deq_bits_real_last}, {_Queue8_BundleMap_16_io_deq_bits_real_last}};	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17, :102:22]
  wire        _GEN_7 = auto_out_b_valid & auto_in_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:107:37]
  wire        _GEN_8 = auto_in_aw_valid & auto_out_aw_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:110:37]
  Queue8_BundleMap Queue8_BundleMap (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h0),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h0 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_1 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_1_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h1),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h1 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_1_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_1_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_2 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_2_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h2),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h2 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_2_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_2_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_3 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_3_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h3),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h3 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_3_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_3_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_4 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_4_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h4),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h4 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_4_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_4_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_5 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_5_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h5),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h5 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_5_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_5_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_6 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_6_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h6),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h6 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_6_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_6_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_7 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_7_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h7),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h7 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_7_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_7_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_8 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_8_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h8),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h8 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_8_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_8_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_9 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_9_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'h9),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'h9 & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_9_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_9_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_10 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_10_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'hA),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'hA & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_10_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_10_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_11 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_11_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'hB),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'hB & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_11_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_11_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_12 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_12_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'hC),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'hC & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_12_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_12_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_13 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_13_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'hD),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'hD & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_13_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_13_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_14 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_14_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_ar_bits_id == 4'hE),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_r_bits_id == 4'hE & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_14_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_14_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_15 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_15_io_enq_ready),
    .io_enq_valid          (_GEN_2 & (&auto_in_ar_bits_id)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:55, :81:{37,53}]
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_1 & (&auto_out_r_bits_id) & auto_out_r_bits_last),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:76:55, :78:{37,58}]
    .io_deq_valid          (_Queue8_BundleMap_15_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_15_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_16 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_16_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h0),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h0),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_16_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_16_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_17 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_17_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h1),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h1),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_17_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_17_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_18 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_18_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h2),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h2),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_18_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_18_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_19 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_19_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h3),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h3),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_19_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_19_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_20 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_20_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h4),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h4),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_20_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_20_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_21 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_21_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h5),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h5),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_21_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_21_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_22 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_22_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h6),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h6),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_22_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_22_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_23 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_23_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h7),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h7),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_23_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_23_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_24 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_24_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h8),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h8),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_24_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_24_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_25 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_25_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'h9),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'h9),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_25_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_25_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_26 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_26_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'hA),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'hA),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_26_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_26_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_27 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_27_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'hB),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'hB),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_27_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_27_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_28 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_28_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'hC),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'hC),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_28_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_28_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_29 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_29_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'hD),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'hD),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_29_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_29_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_30 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_30_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_aw_bits_id == 4'hE),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_b_bits_id == 4'hE),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}, src/main/scala/chisel3/util/OneHot.scala:65:12]
    .io_deq_valid          (_Queue8_BundleMap_30_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_30_io_deq_bits_real_last)
  );
  Queue8_BundleMap Queue8_BundleMap_31 (	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:51:17]
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue8_BundleMap_31_io_enq_ready),
    .io_enq_valid          (_GEN_8 & (&auto_in_aw_bits_id)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:55, :110:{37,53}]
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_7 & (&auto_out_b_bits_id)),	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:105:55, :107:{37,53}]
    .io_deq_valid          (_Queue8_BundleMap_31_io_deq_valid),
    .io_deq_bits_real_last (_Queue8_BundleMap_31_io_deq_bits_real_last)
  );
  assign auto_in_aw_ready = auto_out_aw_ready & _GEN_3[auto_in_aw_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36]
  assign auto_in_w_ready = auto_out_w_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_b_valid = auto_out_b_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_b_bits_id = auto_out_b_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_b_bits_echo_real_last = _GEN_6[auto_out_b_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :102:22]
  assign auto_in_ar_ready = auto_out_ar_ready & _GEN[auto_in_ar_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36]
  assign auto_in_r_valid = auto_out_r_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_r_bits_id = auto_out_r_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_r_bits_data = auto_out_r_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_in_r_bits_echo_real_last = _GEN_0[auto_out_r_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :73:22]
  assign auto_in_r_bits_last = auto_out_r_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_valid = auto_in_aw_valid & _GEN_3[auto_in_aw_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :89:36, :90:36]
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_lock = auto_in_aw_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_cache = auto_in_aw_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_prot = auto_in_aw_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_aw_bits_qos = auto_in_aw_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_w_valid = auto_in_w_valid;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_w_bits_data = auto_in_w_bits_data;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_w_bits_last = auto_in_w_bits_last;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_b_ready = auto_in_b_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_valid = auto_in_ar_valid & _GEN[auto_in_ar_bits_id];	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9, :60:36, :61:36]
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_lock = auto_in_ar_bits_lock;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_cache = auto_in_ar_bits_cache;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_prot = auto_in_ar_bits_prot;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_ar_bits_qos = auto_in_ar_bits_qos;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
  assign auto_out_r_ready = auto_in_r_ready;	// @[generators/rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:36:9]
endmodule

