                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : FreeWare ANSI-C Compiler
                              3 ; Version 2.5.0 #1020 (May  8 2005)
                              4 ; This file generated Wed Jan 03 15:50:41 2007
                              5 ;--------------------------------------------------------
                              6 	.module ddc_regs
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _set_COEF_PARM_4
                             13 	.globl _set_COEF_PARM_3
                             14 	.globl _set_COEF_PARM_2
                             15 	.globl _read_COEF_PARM_4
                             16 	.globl _read_COEF_PARM_3
                             17 	.globl _read_COEF_PARM_2
                             18 	.globl _set_RSRV_PARM_3
                             19 	.globl _set_RSRV_PARM_2
                             20 	.globl _read_RSRV_PARM_3
                             21 	.globl _read_RSRV_PARM_2
                             22 	.globl _set_RTAP_PARM_3
                             23 	.globl _set_RTAP_PARM_2
                             24 	.globl _read_RTAP_PARM_3
                             25 	.globl _read_RTAP_PARM_2
                             26 	.globl _set_RAO_PARM_3
                             27 	.globl _set_RAO_PARM_2
                             28 	.globl _read_RAO_PARM_3
                             29 	.globl _read_RAO_PARM_2
                             30 	.globl _set_RDEC_PARM_3
                             31 	.globl _set_RDEC_PARM_2
                             32 	.globl _read_RDEC_PARM_3
                             33 	.globl _read_RDEC_PARM_2
                             34 	.globl _set_RCR_PARM_3
                             35 	.globl _set_RCR_PARM_2
                             36 	.globl _read_RCR_PARM_3
                             37 	.globl _read_RCR_PARM_2
                             38 	.globl _set_C5DEC_PARM_3
                             39 	.globl _set_C5DEC_PARM_2
                             40 	.globl _read_C5DEC_PARM_3
                             41 	.globl _read_C5DEC_PARM_2
                             42 	.globl _set_C5SR_PARM_3
                             43 	.globl _set_C5SR_PARM_2
                             44 	.globl _read_C5SR_PARM_3
                             45 	.globl _read_C5SR_PARM_2
                             46 	.globl _set_C2DEC_PARM_3
                             47 	.globl _set_C2DEC_PARM_2
                             48 	.globl _read_C2DEC_PARM_3
                             49 	.globl _read_C2DEC_PARM_2
                             50 	.globl _set_C2SR_PARM_3
                             51 	.globl _set_C2SR_PARM_2
                             52 	.globl _read_C2SR_PARM_3
                             53 	.globl _read_C2SR_PARM_2
                             54 	.globl _set_NPHA_PARM_3
                             55 	.globl _set_NPHA_PARM_2
                             56 	.globl _read_NPHA_PARM_3
                             57 	.globl _read_NPHA_PARM_2
                             58 	.globl _set_NFRE_PARM_3
                             59 	.globl _set_NFRE_PARM_2
                             60 	.globl _read_NFRE_PARM_3
                             61 	.globl _read_NFRE_PARM_2
                             62 	.globl _set_NSCR_PARM_3
                             63 	.globl _set_NSCR_PARM_2
                             64 	.globl _read_NSCR_PARM_3
                             65 	.globl _read_NSCR_PARM_2
                             66 	.globl _set_NCR_PARM_3
                             67 	.globl _set_NCR_PARM_2
                             68 	.globl _read_NCR_PARM_3
                             69 	.globl _read_NCR_PARM_2
                             70 	.globl _set_MCR_PARM_3
                             71 	.globl _set_MCR_PARM_2
                             72 	.globl _read_MCR_PARM_3
                             73 	.globl _read_MCR_PARM_2
                             74 	.globl _bitCPLD_CS
                             75 	.globl _bitFPGA_CS
                             76 	.globl _bitALTERA_DCLK
                             77 	.globl _bitALTERA_DATA0
                             78 	.globl _bitS_CLK
                             79 	.globl _bitS_IN
                             80 	.globl _bitS_OUT
                             81 	.globl _EIPX6
                             82 	.globl _EIPX5
                             83 	.globl _EIPX4
                             84 	.globl _PI2C
                             85 	.globl _PUSB
                             86 	.globl _EIEX6
                             87 	.globl _EIEX5
                             88 	.globl _EIEX4
                             89 	.globl _EI2C
                             90 	.globl _EIUSB
                             91 	.globl _SMOD1
                             92 	.globl _ERESI
                             93 	.globl _RESI
                             94 	.globl _INT6
                             95 	.globl _CY
                             96 	.globl _AC
                             97 	.globl _F0
                             98 	.globl _RS1
                             99 	.globl _RS0
                            100 	.globl _OV
                            101 	.globl _FL
                            102 	.globl _P
                            103 	.globl _TF2
                            104 	.globl _EXF2
                            105 	.globl _RCLK
                            106 	.globl _TCLK
                            107 	.globl _EXEN2
                            108 	.globl _TR2
                            109 	.globl _C_T2
                            110 	.globl _CP_RL2
                            111 	.globl _SM01
                            112 	.globl _SM11
                            113 	.globl _SM21
                            114 	.globl _REN1
                            115 	.globl _TB81
                            116 	.globl _RB81
                            117 	.globl _TI1
                            118 	.globl _RI1
                            119 	.globl _PS1
                            120 	.globl _PT2
                            121 	.globl _PS0
                            122 	.globl _PT1
                            123 	.globl _PX1
                            124 	.globl _PT0
                            125 	.globl _PX0
                            126 	.globl _EA
                            127 	.globl _ES1
                            128 	.globl _ET2
                            129 	.globl _ES0
                            130 	.globl _ET1
                            131 	.globl _EX1
                            132 	.globl _ET0
                            133 	.globl _EX0
                            134 	.globl _SM0
                            135 	.globl _SM1
                            136 	.globl _SM2
                            137 	.globl _REN
                            138 	.globl _TB8
                            139 	.globl _RB8
                            140 	.globl _TI
                            141 	.globl _RI
                            142 	.globl _TF1
                            143 	.globl _TR1
                            144 	.globl _TF0
                            145 	.globl _TR0
                            146 	.globl _IE1
                            147 	.globl _IT1
                            148 	.globl _IE0
                            149 	.globl _IT0
                            150 	.globl _SEL
                            151 	.globl _EIP
                            152 	.globl _B
                            153 	.globl _EIE
                            154 	.globl _ACC
                            155 	.globl _EICON
                            156 	.globl _PSW
                            157 	.globl _TH2
                            158 	.globl _TL2
                            159 	.globl _RCAP2H
                            160 	.globl _RCAP2L
                            161 	.globl _T2CON
                            162 	.globl _SBUF1
                            163 	.globl _SCON1
                            164 	.globl _GPIFSGLDATLNOX
                            165 	.globl _GPIFSGLDATLX
                            166 	.globl _GPIFSGLDATH
                            167 	.globl _GPIFTRIG
                            168 	.globl _EP01STAT
                            169 	.globl _IP
                            170 	.globl _OEE
                            171 	.globl _OED
                            172 	.globl _OEC
                            173 	.globl _OEB
                            174 	.globl _OEA
                            175 	.globl _IOE
                            176 	.globl _IOD
                            177 	.globl _AUTOPTRSETUP
                            178 	.globl _EP68FIFOFLGS
                            179 	.globl _EP24FIFOFLGS
                            180 	.globl _EP2468STAT
                            181 	.globl _IE
                            182 	.globl _INT4CLR
                            183 	.globl _INT2CLR
                            184 	.globl _IOC
                            185 	.globl _AUTODAT2
                            186 	.globl _AUTOPTRL2
                            187 	.globl _AUTOPTRH2
                            188 	.globl _AUTODAT1
                            189 	.globl _APTR1L
                            190 	.globl _APTR1H
                            191 	.globl _SBUF0
                            192 	.globl _SCON0
                            193 	.globl _MPAGE
                            194 	.globl _EXIF
                            195 	.globl _IOB
                            196 	.globl _CKCON
                            197 	.globl _TH1
                            198 	.globl _TH0
                            199 	.globl _TL1
                            200 	.globl _TL0
                            201 	.globl _TMOD
                            202 	.globl _TCON
                            203 	.globl _PCON
                            204 	.globl _DPS
                            205 	.globl _DPH1
                            206 	.globl _DPL1
                            207 	.globl _DPH
                            208 	.globl _DPL
                            209 	.globl _SP
                            210 	.globl _IOA
                            211 	.globl _CPLD_GPIO
                            212 	.globl _RFFE_CNTRL
                            213 	.globl _ATTN
                            214 	.globl _DEBUG_LED_REG
                            215 	.globl _LTC2208_CNTRL_REG
                            216 	.globl _DDC_CNTRL
                            217 	.globl _DDC1_AMR
                            218 	.globl _DDC1_LAR
                            219 	.globl _DDC1_DR4
                            220 	.globl _DDC1_DR3
                            221 	.globl _DDC1_DR2
                            222 	.globl _DDC1_DR1
                            223 	.globl _DDC1_DR0
                            224 	.globl _DDC0_AMR
                            225 	.globl _DDC0_LAR
                            226 	.globl _DDC0_DR4
                            227 	.globl _DDC0_DR3
                            228 	.globl _DDC0_DR2
                            229 	.globl _DDC0_DR1
                            230 	.globl _DDC0_DR0
                            231 	.globl _EP8FIFOBUF
                            232 	.globl _EP6FIFOBUF
                            233 	.globl _EP4FIFOBUF
                            234 	.globl _EP2FIFOBUF
                            235 	.globl _EP1INBUF
                            236 	.globl _EP1OUTBUF
                            237 	.globl _EP0BUF
                            238 	.globl _CT4
                            239 	.globl _CT3
                            240 	.globl _CT2
                            241 	.globl _CT1
                            242 	.globl _USBTEST
                            243 	.globl _TESTCFG
                            244 	.globl _DBUG
                            245 	.globl _UDMACRCQUAL
                            246 	.globl _UDMACRCL
                            247 	.globl _UDMACRCH
                            248 	.globl _GPIFHOLDAMOUNT
                            249 	.globl _FLOWSTBHPERIOD
                            250 	.globl _FLOWSTBEDGE
                            251 	.globl _FLOWSTB
                            252 	.globl _FLOWHOLDOFF
                            253 	.globl _FLOWEQ1CTL
                            254 	.globl _FLOWEQ0CTL
                            255 	.globl _FLOWLOGIC
                            256 	.globl _FLOWSTATE
                            257 	.globl _GPIFABORT
                            258 	.globl _GPIFREADYSTAT
                            259 	.globl _GPIFREADYCFG
                            260 	.globl _XGPIFSGLDATLNOX
                            261 	.globl _XGPIFSGLDATLX
                            262 	.globl _XGPIFSGLDATH
                            263 	.globl _EP8GPIFTRIG
                            264 	.globl _EP8GPIFPFSTOP
                            265 	.globl _EP8GPIFFLGSEL
                            266 	.globl _EP6GPIFTRIG
                            267 	.globl _EP6GPIFPFSTOP
                            268 	.globl _EP6GPIFFLGSEL
                            269 	.globl _EP4GPIFTRIG
                            270 	.globl _EP4GPIFPFSTOP
                            271 	.globl _EP4GPIFFLGSEL
                            272 	.globl _EP2GPIFTRIG
                            273 	.globl _EP2GPIFPFSTOP
                            274 	.globl _EP2GPIFFLGSEL
                            275 	.globl _GPIFTCB0
                            276 	.globl _GPIFTCB1
                            277 	.globl _GPIFTCB2
                            278 	.globl _GPIFTCB3
                            279 	.globl _GPIFADRL
                            280 	.globl _GPIFADRH
                            281 	.globl _GPIFCTLCFG
                            282 	.globl _GPIFIDLECTL
                            283 	.globl _GPIFIDLECS
                            284 	.globl _GPIFWFSELECT
                            285 	.globl _SETUPDAT
                            286 	.globl _SUDPTRCTL
                            287 	.globl _SUDPTRL
                            288 	.globl _SUDPTRH
                            289 	.globl _EP8FIFOBCL
                            290 	.globl _EP8FIFOBCH
                            291 	.globl _EP6FIFOBCL
                            292 	.globl _EP6FIFOBCH
                            293 	.globl _EP4FIFOBCL
                            294 	.globl _EP4FIFOBCH
                            295 	.globl _EP2FIFOBCL
                            296 	.globl _EP2FIFOBCH
                            297 	.globl _EP8FIFOFLGS
                            298 	.globl _EP6FIFOFLGS
                            299 	.globl _EP4FIFOFLGS
                            300 	.globl _EP2FIFOFLGS
                            301 	.globl _EP8CS
                            302 	.globl _EP6CS
                            303 	.globl _EP4CS
                            304 	.globl _EP2CS
                            305 	.globl _EP1INCS
                            306 	.globl _EP1OUTCS
                            307 	.globl _EP0CS
                            308 	.globl _EP8BCL
                            309 	.globl _EP8BCH
                            310 	.globl _EP6BCL
                            311 	.globl _EP6BCH
                            312 	.globl _EP4BCL
                            313 	.globl _EP4BCH
                            314 	.globl _EP2BCL
                            315 	.globl _EP2BCH
                            316 	.globl _EP1INBC
                            317 	.globl _EP1OUTBC
                            318 	.globl _EP0BCL
                            319 	.globl _EP0BCH
                            320 	.globl _FNADDR
                            321 	.globl _MICROFRAME
                            322 	.globl _USBFRAMEL
                            323 	.globl _USBFRAMEH
                            324 	.globl _TOGCTL
                            325 	.globl _WAKEUPCS
                            326 	.globl _SUSPEND
                            327 	.globl _USBCS
                            328 	.globl _XAUTODAT2
                            329 	.globl _XAUTODAT1
                            330 	.globl _I2CTL
                            331 	.globl _I2DAT
                            332 	.globl _I2CS
                            333 	.globl _PORTECFG
                            334 	.globl _PORTCCFG
                            335 	.globl _PORTACFG
                            336 	.globl _INTSETUP
                            337 	.globl _INT4IVEC
                            338 	.globl _INT2IVEC
                            339 	.globl _CLRERRCNT
                            340 	.globl _ERRCNTLIM
                            341 	.globl _USBERRIRQ
                            342 	.globl _USBERRIE
                            343 	.globl _GPIFIRQ
                            344 	.globl _GPIFIE
                            345 	.globl _EPIRQ
                            346 	.globl _EPIE
                            347 	.globl _USBIRQ
                            348 	.globl _USBIE
                            349 	.globl _NAKIRQ
                            350 	.globl _NAKIE
                            351 	.globl _IBNIRQ
                            352 	.globl _IBNIE
                            353 	.globl _EP8FIFOIRQ
                            354 	.globl _EP8FIFOIE
                            355 	.globl _EP6FIFOIRQ
                            356 	.globl _EP6FIFOIE
                            357 	.globl _EP4FIFOIRQ
                            358 	.globl _EP4FIFOIE
                            359 	.globl _EP2FIFOIRQ
                            360 	.globl _EP2FIFOIE
                            361 	.globl _OUTPKTEND
                            362 	.globl _INPKTEND
                            363 	.globl _EP8ISOINPKTS
                            364 	.globl _EP6ISOINPKTS
                            365 	.globl _EP4ISOINPKTS
                            366 	.globl _EP2ISOINPKTS
                            367 	.globl _EP8FIFOPFL
                            368 	.globl _EP8FIFOPFH
                            369 	.globl _EP6FIFOPFL
                            370 	.globl _EP6FIFOPFH
                            371 	.globl _EP4FIFOPFL
                            372 	.globl _EP4FIFOPFH
                            373 	.globl _EP2FIFOPFL
                            374 	.globl _EP2FIFOPFH
                            375 	.globl _EP8AUTOINLENL
                            376 	.globl _EP8AUTOINLENH
                            377 	.globl _EP6AUTOINLENL
                            378 	.globl _EP6AUTOINLENH
                            379 	.globl _EP4AUTOINLENL
                            380 	.globl _EP4AUTOINLENH
                            381 	.globl _EP2AUTOINLENL
                            382 	.globl _EP2AUTOINLENH
                            383 	.globl _EP8FIFOCFG
                            384 	.globl _EP6FIFOCFG
                            385 	.globl _EP4FIFOCFG
                            386 	.globl _EP2FIFOCFG
                            387 	.globl _EP8CFG
                            388 	.globl _EP6CFG
                            389 	.globl _EP4CFG
                            390 	.globl _EP2CFG
                            391 	.globl _EP1INCFG
                            392 	.globl _EP1OUTCFG
                            393 	.globl _REVCTL
                            394 	.globl _REVID
                            395 	.globl _FIFOPINPOLAR
                            396 	.globl _UART230
                            397 	.globl _BPADDRL
                            398 	.globl _BPADDRH
                            399 	.globl _BREAKPT
                            400 	.globl _FIFORESET
                            401 	.globl _PINFLAGSCD
                            402 	.globl _PINFLAGSAB
                            403 	.globl _IFCONFIG
                            404 	.globl _CPUCS
                            405 	.globl _RES_WAVEDATA_END
                            406 	.globl _GPIF_WAVE_DATA
                            407 	.globl _read_MCR
                            408 	.globl _set_MCR
                            409 	.globl _read_NCR
                            410 	.globl _set_NCR
                            411 	.globl _read_NSCR
                            412 	.globl _set_NSCR
                            413 	.globl _read_NFRE
                            414 	.globl _set_NFRE
                            415 	.globl _read_NPHA
                            416 	.globl _set_NPHA
                            417 	.globl _read_C2SR
                            418 	.globl _set_C2SR
                            419 	.globl _read_C2DEC
                            420 	.globl _set_C2DEC
                            421 	.globl _read_C5SR
                            422 	.globl _set_C5SR
                            423 	.globl _read_C5DEC
                            424 	.globl _set_C5DEC
                            425 	.globl _read_RCR
                            426 	.globl _set_RCR
                            427 	.globl _read_RDEC
                            428 	.globl _set_RDEC
                            429 	.globl _read_RAO
                            430 	.globl _set_RAO
                            431 	.globl _read_RTAP
                            432 	.globl _set_RTAP
                            433 	.globl _read_RSRV
                            434 	.globl _set_RSRV
                            435 	.globl _clr_RAM
                            436 	.globl _clr_COEF
                            437 	.globl _read_COEF
                            438 	.globl _set_COEF
                            439 ;--------------------------------------------------------
                            440 ; special function registers
                            441 ;--------------------------------------------------------
                            442 	.area RSEG    (DATA)
                    0080    443 _IOA	=	0x0080
                    0081    444 _SP	=	0x0081
                    0082    445 _DPL	=	0x0082
                    0083    446 _DPH	=	0x0083
                    0084    447 _DPL1	=	0x0084
                    0085    448 _DPH1	=	0x0085
                    0086    449 _DPS	=	0x0086
                    0087    450 _PCON	=	0x0087
                    0088    451 _TCON	=	0x0088
                    0089    452 _TMOD	=	0x0089
                    008A    453 _TL0	=	0x008a
                    008B    454 _TL1	=	0x008b
                    008C    455 _TH0	=	0x008c
                    008D    456 _TH1	=	0x008d
                    008E    457 _CKCON	=	0x008e
                    0090    458 _IOB	=	0x0090
                    0091    459 _EXIF	=	0x0091
                    0092    460 _MPAGE	=	0x0092
                    0098    461 _SCON0	=	0x0098
                    0099    462 _SBUF0	=	0x0099
                    009A    463 _APTR1H	=	0x009a
                    009B    464 _APTR1L	=	0x009b
                    009C    465 _AUTODAT1	=	0x009c
                    009D    466 _AUTOPTRH2	=	0x009d
                    009E    467 _AUTOPTRL2	=	0x009e
                    009F    468 _AUTODAT2	=	0x009f
                    00A0    469 _IOC	=	0x00a0
                    00A1    470 _INT2CLR	=	0x00a1
                    00A2    471 _INT4CLR	=	0x00a2
                    00A8    472 _IE	=	0x00a8
                    00AA    473 _EP2468STAT	=	0x00aa
                    00AB    474 _EP24FIFOFLGS	=	0x00ab
                    00AC    475 _EP68FIFOFLGS	=	0x00ac
                    00AF    476 _AUTOPTRSETUP	=	0x00af
                    00B0    477 _IOD	=	0x00b0
                    00B1    478 _IOE	=	0x00b1
                    00B2    479 _OEA	=	0x00b2
                    00B3    480 _OEB	=	0x00b3
                    00B4    481 _OEC	=	0x00b4
                    00B5    482 _OED	=	0x00b5
                    00B6    483 _OEE	=	0x00b6
                    00B8    484 _IP	=	0x00b8
                    00BA    485 _EP01STAT	=	0x00ba
                    00BB    486 _GPIFTRIG	=	0x00bb
                    00BD    487 _GPIFSGLDATH	=	0x00bd
                    00BE    488 _GPIFSGLDATLX	=	0x00be
                    00BF    489 _GPIFSGLDATLNOX	=	0x00bf
                    00C0    490 _SCON1	=	0x00c0
                    00C1    491 _SBUF1	=	0x00c1
                    00C8    492 _T2CON	=	0x00c8
                    00CA    493 _RCAP2L	=	0x00ca
                    00CB    494 _RCAP2H	=	0x00cb
                    00CC    495 _TL2	=	0x00cc
                    00CD    496 _TH2	=	0x00cd
                    00D0    497 _PSW	=	0x00d0
                    00D8    498 _EICON	=	0x00d8
                    00E0    499 _ACC	=	0x00e0
                    00E8    500 _EIE	=	0x00e8
                    00F0    501 _B	=	0x00f0
                    00F8    502 _EIP	=	0x00f8
                            503 ;--------------------------------------------------------
                            504 ; special function bits 
                            505 ;--------------------------------------------------------
                            506 	.area RSEG    (DATA)
                    0086    507 _SEL	=	0x0086
                    0088    508 _IT0	=	0x0088
                    0089    509 _IE0	=	0x0089
                    008A    510 _IT1	=	0x008a
                    008B    511 _IE1	=	0x008b
                    008C    512 _TR0	=	0x008c
                    008D    513 _TF0	=	0x008d
                    008E    514 _TR1	=	0x008e
                    008F    515 _TF1	=	0x008f
                    0098    516 _RI	=	0x0098
                    0099    517 _TI	=	0x0099
                    009A    518 _RB8	=	0x009a
                    009B    519 _TB8	=	0x009b
                    009C    520 _REN	=	0x009c
                    009D    521 _SM2	=	0x009d
                    009E    522 _SM1	=	0x009e
                    009F    523 _SM0	=	0x009f
                    00A8    524 _EX0	=	0x00a8
                    00A9    525 _ET0	=	0x00a9
                    00AA    526 _EX1	=	0x00aa
                    00AB    527 _ET1	=	0x00ab
                    00AC    528 _ES0	=	0x00ac
                    00AD    529 _ET2	=	0x00ad
                    00AE    530 _ES1	=	0x00ae
                    00AF    531 _EA	=	0x00af
                    00B8    532 _PX0	=	0x00b8
                    00B9    533 _PT0	=	0x00b9
                    00BA    534 _PX1	=	0x00ba
                    00BB    535 _PT1	=	0x00bb
                    00BC    536 _PS0	=	0x00bc
                    00BD    537 _PT2	=	0x00bd
                    00BE    538 _PS1	=	0x00be
                    00C0    539 _RI1	=	0x00c0
                    00C1    540 _TI1	=	0x00c1
                    00C2    541 _RB81	=	0x00c2
                    00C3    542 _TB81	=	0x00c3
                    00C4    543 _REN1	=	0x00c4
                    00C5    544 _SM21	=	0x00c5
                    00C6    545 _SM11	=	0x00c6
                    00C7    546 _SM01	=	0x00c7
                    00C8    547 _CP_RL2	=	0x00c8
                    00C9    548 _C_T2	=	0x00c9
                    00CA    549 _TR2	=	0x00ca
                    00CB    550 _EXEN2	=	0x00cb
                    00CC    551 _TCLK	=	0x00cc
                    00CD    552 _RCLK	=	0x00cd
                    00CE    553 _EXF2	=	0x00ce
                    00CF    554 _TF2	=	0x00cf
                    00D0    555 _P	=	0x00d0
                    00D1    556 _FL	=	0x00d1
                    00D2    557 _OV	=	0x00d2
                    00D3    558 _RS0	=	0x00d3
                    00D4    559 _RS1	=	0x00d4
                    00D5    560 _F0	=	0x00d5
                    00D6    561 _AC	=	0x00d6
                    00D7    562 _CY	=	0x00d7
                    00DB    563 _INT6	=	0x00db
                    00DC    564 _RESI	=	0x00dc
                    00DD    565 _ERESI	=	0x00dd
                    00DF    566 _SMOD1	=	0x00df
                    00E8    567 _EIUSB	=	0x00e8
                    00E9    568 _EI2C	=	0x00e9
                    00EA    569 _EIEX4	=	0x00ea
                    00EB    570 _EIEX5	=	0x00eb
                    00EC    571 _EIEX6	=	0x00ec
                    00F8    572 _PUSB	=	0x00f8
                    00F9    573 _PI2C	=	0x00f9
                    00FA    574 _EIPX4	=	0x00fa
                    00FB    575 _EIPX5	=	0x00fb
                    00FC    576 _EIPX6	=	0x00fc
                    0080    577 _bitS_OUT	=	0x0080
                    0081    578 _bitS_IN	=	0x0081
                    0083    579 _bitS_CLK	=	0x0083
                    00A0    580 _bitALTERA_DATA0	=	0x00a0
                    00A2    581 _bitALTERA_DCLK	=	0x00a2
                    00A6    582 _bitFPGA_CS	=	0x00a6
                    00A7    583 _bitCPLD_CS	=	0x00a7
                            584 ;--------------------------------------------------------
                            585 ; overlayable register banks 
                            586 ;--------------------------------------------------------
                            587 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                     588 	.ds 8
                            589 ;--------------------------------------------------------
                            590 ; internal ram data
                            591 ;--------------------------------------------------------
                            592 	.area DSEG    (DATA)
                            593 ;--------------------------------------------------------
                            594 ; overlayable items in internal ram 
                            595 ;--------------------------------------------------------
                            596 	.area	OSEG    (OVR,DATA)
   0000                     597 _read_MCR_PARM_2::
   0000                     598 	.ds 2
   0002                     599 _read_MCR_PARM_3::
   0002                     600 	.ds 1
                            601 	.area	OSEG    (OVR,DATA)
   0000                     602 _set_MCR_PARM_2::
   0000                     603 	.ds 2
   0002                     604 _set_MCR_PARM_3::
   0002                     605 	.ds 1
                            606 	.area	OSEG    (OVR,DATA)
   0000                     607 _read_NCR_PARM_2::
   0000                     608 	.ds 2
   0002                     609 _read_NCR_PARM_3::
   0002                     610 	.ds 1
                            611 	.area	OSEG    (OVR,DATA)
   0000                     612 _set_NCR_PARM_2::
   0000                     613 	.ds 2
   0002                     614 _set_NCR_PARM_3::
   0002                     615 	.ds 1
                            616 	.area	OSEG    (OVR,DATA)
   0000                     617 _read_NSCR_PARM_2::
   0000                     618 	.ds 2
   0002                     619 _read_NSCR_PARM_3::
   0002                     620 	.ds 1
                            621 	.area	OSEG    (OVR,DATA)
   0000                     622 _set_NSCR_PARM_2::
   0000                     623 	.ds 2
   0002                     624 _set_NSCR_PARM_3::
   0002                     625 	.ds 1
                            626 	.area	OSEG    (OVR,DATA)
   0000                     627 _read_NFRE_PARM_2::
   0000                     628 	.ds 2
   0002                     629 _read_NFRE_PARM_3::
   0002                     630 	.ds 1
                            631 	.area	OSEG    (OVR,DATA)
   0000                     632 _set_NFRE_PARM_2::
   0000                     633 	.ds 2
   0002                     634 _set_NFRE_PARM_3::
   0002                     635 	.ds 1
                            636 	.area	OSEG    (OVR,DATA)
   0000                     637 _read_NPHA_PARM_2::
   0000                     638 	.ds 2
   0002                     639 _read_NPHA_PARM_3::
   0002                     640 	.ds 1
                            641 	.area	OSEG    (OVR,DATA)
   0000                     642 _set_NPHA_PARM_2::
   0000                     643 	.ds 2
   0002                     644 _set_NPHA_PARM_3::
   0002                     645 	.ds 1
                            646 	.area	OSEG    (OVR,DATA)
   0000                     647 _read_C2SR_PARM_2::
   0000                     648 	.ds 2
   0002                     649 _read_C2SR_PARM_3::
   0002                     650 	.ds 1
                            651 	.area	OSEG    (OVR,DATA)
   0000                     652 _set_C2SR_PARM_2::
   0000                     653 	.ds 2
   0002                     654 _set_C2SR_PARM_3::
   0002                     655 	.ds 1
                            656 	.area	OSEG    (OVR,DATA)
   0000                     657 _read_C2DEC_PARM_2::
   0000                     658 	.ds 2
   0002                     659 _read_C2DEC_PARM_3::
   0002                     660 	.ds 1
                            661 	.area	OSEG    (OVR,DATA)
   0000                     662 _set_C2DEC_PARM_2::
   0000                     663 	.ds 2
   0002                     664 _set_C2DEC_PARM_3::
   0002                     665 	.ds 1
                            666 	.area	OSEG    (OVR,DATA)
   0000                     667 _read_C5SR_PARM_2::
   0000                     668 	.ds 2
   0002                     669 _read_C5SR_PARM_3::
   0002                     670 	.ds 1
                            671 	.area	OSEG    (OVR,DATA)
   0000                     672 _set_C5SR_PARM_2::
   0000                     673 	.ds 2
   0002                     674 _set_C5SR_PARM_3::
   0002                     675 	.ds 1
                            676 	.area	OSEG    (OVR,DATA)
   0000                     677 _read_C5DEC_PARM_2::
   0000                     678 	.ds 2
   0002                     679 _read_C5DEC_PARM_3::
   0002                     680 	.ds 1
                            681 	.area	OSEG    (OVR,DATA)
   0000                     682 _set_C5DEC_PARM_2::
   0000                     683 	.ds 2
   0002                     684 _set_C5DEC_PARM_3::
   0002                     685 	.ds 1
                            686 	.area	OSEG    (OVR,DATA)
   0000                     687 _read_RCR_PARM_2::
   0000                     688 	.ds 2
   0002                     689 _read_RCR_PARM_3::
   0002                     690 	.ds 1
                            691 	.area	OSEG    (OVR,DATA)
   0000                     692 _set_RCR_PARM_2::
   0000                     693 	.ds 2
   0002                     694 _set_RCR_PARM_3::
   0002                     695 	.ds 1
                            696 	.area	OSEG    (OVR,DATA)
   0000                     697 _read_RDEC_PARM_2::
   0000                     698 	.ds 2
   0002                     699 _read_RDEC_PARM_3::
   0002                     700 	.ds 1
                            701 	.area	OSEG    (OVR,DATA)
   0000                     702 _set_RDEC_PARM_2::
   0000                     703 	.ds 2
   0002                     704 _set_RDEC_PARM_3::
   0002                     705 	.ds 1
                            706 	.area	OSEG    (OVR,DATA)
   0000                     707 _read_RAO_PARM_2::
   0000                     708 	.ds 2
   0002                     709 _read_RAO_PARM_3::
   0002                     710 	.ds 1
                            711 	.area	OSEG    (OVR,DATA)
   0000                     712 _set_RAO_PARM_2::
   0000                     713 	.ds 2
   0002                     714 _set_RAO_PARM_3::
   0002                     715 	.ds 1
                            716 	.area	OSEG    (OVR,DATA)
   0000                     717 _read_RTAP_PARM_2::
   0000                     718 	.ds 2
   0002                     719 _read_RTAP_PARM_3::
   0002                     720 	.ds 1
                            721 	.area	OSEG    (OVR,DATA)
   0000                     722 _set_RTAP_PARM_2::
   0000                     723 	.ds 2
   0002                     724 _set_RTAP_PARM_3::
   0002                     725 	.ds 1
                            726 	.area	OSEG    (OVR,DATA)
   0000                     727 _read_RSRV_PARM_2::
   0000                     728 	.ds 2
   0002                     729 _read_RSRV_PARM_3::
   0002                     730 	.ds 1
                            731 	.area	OSEG    (OVR,DATA)
   0000                     732 _set_RSRV_PARM_2::
   0000                     733 	.ds 2
   0002                     734 _set_RSRV_PARM_3::
   0002                     735 	.ds 1
                            736 	.area	OSEG    (OVR,DATA)
                            737 	.area	OSEG    (OVR,DATA)
                            738 	.area	OSEG    (OVR,DATA)
   0000                     739 _read_COEF_PARM_2::
   0000                     740 	.ds 1
   0001                     741 _read_COEF_PARM_3::
   0001                     742 	.ds 2
   0003                     743 _read_COEF_PARM_4::
   0003                     744 	.ds 1
   0004                     745 _read_COEF_i_1_1::
   0004                     746 	.ds 2
                            747 	.area	OSEG    (OVR,DATA)
   0000                     748 _set_COEF_PARM_2::
   0000                     749 	.ds 1
   0001                     750 _set_COEF_PARM_3::
   0001                     751 	.ds 2
   0003                     752 _set_COEF_PARM_4::
   0003                     753 	.ds 1
                            754 ;--------------------------------------------------------
                            755 ; indirectly addressable internal ram data
                            756 ;--------------------------------------------------------
                            757 	.area ISEG    (DATA)
                            758 ;--------------------------------------------------------
                            759 ; bit data
                            760 ;--------------------------------------------------------
                            761 	.area BSEG    (BIT)
                            762 ;--------------------------------------------------------
                            763 ; paged external ram data
                            764 ;--------------------------------------------------------
                            765 	.area PSEG    (PAG,XDATA)
                            766 ;--------------------------------------------------------
                            767 ; external ram data
                            768 ;--------------------------------------------------------
                            769 	.area XSEG    (XDATA)
                    E400    770 _GPIF_WAVE_DATA	=	0xe400
                    E480    771 _RES_WAVEDATA_END	=	0xe480
                    E600    772 _CPUCS	=	0xe600
                    E601    773 _IFCONFIG	=	0xe601
                    E602    774 _PINFLAGSAB	=	0xe602
                    E603    775 _PINFLAGSCD	=	0xe603
                    E604    776 _FIFORESET	=	0xe604
                    E605    777 _BREAKPT	=	0xe605
                    E606    778 _BPADDRH	=	0xe606
                    E607    779 _BPADDRL	=	0xe607
                    E608    780 _UART230	=	0xe608
                    E609    781 _FIFOPINPOLAR	=	0xe609
                    E60A    782 _REVID	=	0xe60a
                    E60B    783 _REVCTL	=	0xe60b
                    E610    784 _EP1OUTCFG	=	0xe610
                    E611    785 _EP1INCFG	=	0xe611
                    E612    786 _EP2CFG	=	0xe612
                    E613    787 _EP4CFG	=	0xe613
                    E614    788 _EP6CFG	=	0xe614
                    E615    789 _EP8CFG	=	0xe615
                    E618    790 _EP2FIFOCFG	=	0xe618
                    E619    791 _EP4FIFOCFG	=	0xe619
                    E61A    792 _EP6FIFOCFG	=	0xe61a
                    E61B    793 _EP8FIFOCFG	=	0xe61b
                    E620    794 _EP2AUTOINLENH	=	0xe620
                    E621    795 _EP2AUTOINLENL	=	0xe621
                    E622    796 _EP4AUTOINLENH	=	0xe622
                    E623    797 _EP4AUTOINLENL	=	0xe623
                    E624    798 _EP6AUTOINLENH	=	0xe624
                    E625    799 _EP6AUTOINLENL	=	0xe625
                    E626    800 _EP8AUTOINLENH	=	0xe626
                    E627    801 _EP8AUTOINLENL	=	0xe627
                    E630    802 _EP2FIFOPFH	=	0xe630
                    E631    803 _EP2FIFOPFL	=	0xe631
                    E632    804 _EP4FIFOPFH	=	0xe632
                    E633    805 _EP4FIFOPFL	=	0xe633
                    E634    806 _EP6FIFOPFH	=	0xe634
                    E635    807 _EP6FIFOPFL	=	0xe635
                    E636    808 _EP8FIFOPFH	=	0xe636
                    E637    809 _EP8FIFOPFL	=	0xe637
                    E640    810 _EP2ISOINPKTS	=	0xe640
                    E641    811 _EP4ISOINPKTS	=	0xe641
                    E642    812 _EP6ISOINPKTS	=	0xe642
                    E643    813 _EP8ISOINPKTS	=	0xe643
                    E648    814 _INPKTEND	=	0xe648
                    E649    815 _OUTPKTEND	=	0xe649
                    E650    816 _EP2FIFOIE	=	0xe650
                    E651    817 _EP2FIFOIRQ	=	0xe651
                    E652    818 _EP4FIFOIE	=	0xe652
                    E653    819 _EP4FIFOIRQ	=	0xe653
                    E654    820 _EP6FIFOIE	=	0xe654
                    E655    821 _EP6FIFOIRQ	=	0xe655
                    E656    822 _EP8FIFOIE	=	0xe656
                    E657    823 _EP8FIFOIRQ	=	0xe657
                    E658    824 _IBNIE	=	0xe658
                    E659    825 _IBNIRQ	=	0xe659
                    E65A    826 _NAKIE	=	0xe65a
                    E65B    827 _NAKIRQ	=	0xe65b
                    E65C    828 _USBIE	=	0xe65c
                    E65D    829 _USBIRQ	=	0xe65d
                    E65E    830 _EPIE	=	0xe65e
                    E65F    831 _EPIRQ	=	0xe65f
                    E660    832 _GPIFIE	=	0xe660
                    E661    833 _GPIFIRQ	=	0xe661
                    E662    834 _USBERRIE	=	0xe662
                    E663    835 _USBERRIRQ	=	0xe663
                    E664    836 _ERRCNTLIM	=	0xe664
                    E665    837 _CLRERRCNT	=	0xe665
                    E666    838 _INT2IVEC	=	0xe666
                    E667    839 _INT4IVEC	=	0xe667
                    E668    840 _INTSETUP	=	0xe668
                    E670    841 _PORTACFG	=	0xe670
                    E671    842 _PORTCCFG	=	0xe671
                    E672    843 _PORTECFG	=	0xe672
                    E678    844 _I2CS	=	0xe678
                    E679    845 _I2DAT	=	0xe679
                    E67A    846 _I2CTL	=	0xe67a
                    E67B    847 _XAUTODAT1	=	0xe67b
                    E67C    848 _XAUTODAT2	=	0xe67c
                    E680    849 _USBCS	=	0xe680
                    E681    850 _SUSPEND	=	0xe681
                    E682    851 _WAKEUPCS	=	0xe682
                    E683    852 _TOGCTL	=	0xe683
                    E684    853 _USBFRAMEH	=	0xe684
                    E685    854 _USBFRAMEL	=	0xe685
                    E686    855 _MICROFRAME	=	0xe686
                    E687    856 _FNADDR	=	0xe687
                    E68A    857 _EP0BCH	=	0xe68a
                    E68B    858 _EP0BCL	=	0xe68b
                    E68D    859 _EP1OUTBC	=	0xe68d
                    E68F    860 _EP1INBC	=	0xe68f
                    E690    861 _EP2BCH	=	0xe690
                    E691    862 _EP2BCL	=	0xe691
                    E694    863 _EP4BCH	=	0xe694
                    E695    864 _EP4BCL	=	0xe695
                    E698    865 _EP6BCH	=	0xe698
                    E699    866 _EP6BCL	=	0xe699
                    E69C    867 _EP8BCH	=	0xe69c
                    E69D    868 _EP8BCL	=	0xe69d
                    E6A0    869 _EP0CS	=	0xe6a0
                    E6A1    870 _EP1OUTCS	=	0xe6a1
                    E6A2    871 _EP1INCS	=	0xe6a2
                    E6A3    872 _EP2CS	=	0xe6a3
                    E6A4    873 _EP4CS	=	0xe6a4
                    E6A5    874 _EP6CS	=	0xe6a5
                    E6A6    875 _EP8CS	=	0xe6a6
                    E6A7    876 _EP2FIFOFLGS	=	0xe6a7
                    E6A8    877 _EP4FIFOFLGS	=	0xe6a8
                    E6A9    878 _EP6FIFOFLGS	=	0xe6a9
                    E6AA    879 _EP8FIFOFLGS	=	0xe6aa
                    E6AB    880 _EP2FIFOBCH	=	0xe6ab
                    E6AC    881 _EP2FIFOBCL	=	0xe6ac
                    E6AD    882 _EP4FIFOBCH	=	0xe6ad
                    E6AE    883 _EP4FIFOBCL	=	0xe6ae
                    E6AF    884 _EP6FIFOBCH	=	0xe6af
                    E6B0    885 _EP6FIFOBCL	=	0xe6b0
                    E6B1    886 _EP8FIFOBCH	=	0xe6b1
                    E6B2    887 _EP8FIFOBCL	=	0xe6b2
                    E6B3    888 _SUDPTRH	=	0xe6b3
                    E6B4    889 _SUDPTRL	=	0xe6b4
                    E6B5    890 _SUDPTRCTL	=	0xe6b5
                    E6B8    891 _SETUPDAT	=	0xe6b8
                    E6C0    892 _GPIFWFSELECT	=	0xe6c0
                    E6C1    893 _GPIFIDLECS	=	0xe6c1
                    E6C2    894 _GPIFIDLECTL	=	0xe6c2
                    E6C3    895 _GPIFCTLCFG	=	0xe6c3
                    E6C4    896 _GPIFADRH	=	0xe6c4
                    E6C5    897 _GPIFADRL	=	0xe6c5
                    E6CE    898 _GPIFTCB3	=	0xe6ce
                    E6CF    899 _GPIFTCB2	=	0xe6cf
                    E6D0    900 _GPIFTCB1	=	0xe6d0
                    E6D1    901 _GPIFTCB0	=	0xe6d1
                    E6D2    902 _EP2GPIFFLGSEL	=	0xe6d2
                    E6D3    903 _EP2GPIFPFSTOP	=	0xe6d3
                    E6D4    904 _EP2GPIFTRIG	=	0xe6d4
                    E6DA    905 _EP4GPIFFLGSEL	=	0xe6da
                    E6DB    906 _EP4GPIFPFSTOP	=	0xe6db
                    E6DC    907 _EP4GPIFTRIG	=	0xe6dc
                    E6E2    908 _EP6GPIFFLGSEL	=	0xe6e2
                    E6E3    909 _EP6GPIFPFSTOP	=	0xe6e3
                    E6E4    910 _EP6GPIFTRIG	=	0xe6e4
                    E6EA    911 _EP8GPIFFLGSEL	=	0xe6ea
                    E6EB    912 _EP8GPIFPFSTOP	=	0xe6eb
                    E6EC    913 _EP8GPIFTRIG	=	0xe6ec
                    E6F0    914 _XGPIFSGLDATH	=	0xe6f0
                    E6F1    915 _XGPIFSGLDATLX	=	0xe6f1
                    E6F2    916 _XGPIFSGLDATLNOX	=	0xe6f2
                    E6F3    917 _GPIFREADYCFG	=	0xe6f3
                    E6F4    918 _GPIFREADYSTAT	=	0xe6f4
                    E6F5    919 _GPIFABORT	=	0xe6f5
                    E6C6    920 _FLOWSTATE	=	0xe6c6
                    E6C7    921 _FLOWLOGIC	=	0xe6c7
                    E6C8    922 _FLOWEQ0CTL	=	0xe6c8
                    E6C9    923 _FLOWEQ1CTL	=	0xe6c9
                    E6CA    924 _FLOWHOLDOFF	=	0xe6ca
                    E6CB    925 _FLOWSTB	=	0xe6cb
                    E6CC    926 _FLOWSTBEDGE	=	0xe6cc
                    E6CD    927 _FLOWSTBHPERIOD	=	0xe6cd
                    E60C    928 _GPIFHOLDAMOUNT	=	0xe60c
                    E67D    929 _UDMACRCH	=	0xe67d
                    E67E    930 _UDMACRCL	=	0xe67e
                    E67F    931 _UDMACRCQUAL	=	0xe67f
                    E6F8    932 _DBUG	=	0xe6f8
                    E6F9    933 _TESTCFG	=	0xe6f9
                    E6FA    934 _USBTEST	=	0xe6fa
                    E6FB    935 _CT1	=	0xe6fb
                    E6FC    936 _CT2	=	0xe6fc
                    E6FD    937 _CT3	=	0xe6fd
                    E6FE    938 _CT4	=	0xe6fe
                    E740    939 _EP0BUF	=	0xe740
                    E780    940 _EP1OUTBUF	=	0xe780
                    E7C0    941 _EP1INBUF	=	0xe7c0
                    F000    942 _EP2FIFOBUF	=	0xf000
                    F400    943 _EP4FIFOBUF	=	0xf400
                    F800    944 _EP6FIFOBUF	=	0xf800
                    FC00    945 _EP8FIFOBUF	=	0xfc00
                    6000    946 _DDC0_DR0	=	0x6000
                    6001    947 _DDC0_DR1	=	0x6001
                    6002    948 _DDC0_DR2	=	0x6002
                    6003    949 _DDC0_DR3	=	0x6003
                    6004    950 _DDC0_DR4	=	0x6004
                    6006    951 _DDC0_LAR	=	0x6006
                    6007    952 _DDC0_AMR	=	0x6007
                    6010    953 _DDC1_DR0	=	0x6010
                    6011    954 _DDC1_DR1	=	0x6011
                    6012    955 _DDC1_DR2	=	0x6012
                    6013    956 _DDC1_DR3	=	0x6013
                    6014    957 _DDC1_DR4	=	0x6014
                    6016    958 _DDC1_LAR	=	0x6016
                    6017    959 _DDC1_AMR	=	0x6017
                    6020    960 _DDC_CNTRL	=	0x6020
                    6021    961 _LTC2208_CNTRL_REG	=	0x6021
                    6022    962 _DEBUG_LED_REG	=	0x6022
                    6023    963 _ATTN	=	0x6023
                    6024    964 _RFFE_CNTRL	=	0x6024
                    6025    965 _CPLD_GPIO	=	0x6025
                            966 ;--------------------------------------------------------
                            967 ; external initialized ram data
                            968 ;--------------------------------------------------------
                            969 	.area CSEG    (CODE)
                            970 	.area GSINIT0 (CODE)
                            971 	.area GSINIT1 (CODE)
                            972 	.area GSINIT2 (CODE)
                            973 	.area GSINIT3 (CODE)
                            974 	.area GSINIT4 (CODE)
                            975 	.area GSINIT5 (CODE)
                            976 ;--------------------------------------------------------
                            977 ; global & static initialisations
                            978 ;--------------------------------------------------------
                            979 	.area CSEG    (CODE)
                            980 	.area GSINIT  (CODE)
                            981 	.area GSFINAL (CODE)
                            982 	.area GSINIT  (CODE)
                            983 ;--------------------------------------------------------
                            984 ; Home
                            985 ;--------------------------------------------------------
                            986 	.area HOME    (CODE)
                            987 	.area CSEG    (CODE)
                            988 ;--------------------------------------------------------
                            989 ; code
                            990 ;--------------------------------------------------------
                            991 	.area CSEG    (CODE)
                            992 ;------------------------------------------------------------
                            993 ;Allocation info for local variables in function 'read_MCR'
                            994 ;------------------------------------------------------------
                            995 ;buf                       Allocated with name '_read_MCR_PARM_2'
                            996 ;len                       Allocated with name '_read_MCR_PARM_3'
                            997 ;index                     Allocated to registers r2 
                            998 ;------------------------------------------------------------
                            999 ;src/ddc_regs.c:17: read_MCR (unsigned char index, xdata unsigned char *buf,
                           1000 ;	-----------------------------------------
                           1001 ;	 function read_MCR
                           1002 ;	-----------------------------------------
   0000                    1003 _read_MCR:
                    0002   1004 	ar2 = 0x02
                    0003   1005 	ar3 = 0x03
                    0004   1006 	ar4 = 0x04
                    0005   1007 	ar5 = 0x05
                    0006   1008 	ar6 = 0x06
                    0007   1009 	ar7 = 0x07
                    0000   1010 	ar0 = 0x00
                    0001   1011 	ar1 = 0x01
                           1012 ;     genReceive
   0000 AA 82              1013 	mov	r2,dpl
                           1014 ;src/ddc_regs.c:20: if (index == 0)
                           1015 ;     genCmpEq
                           1016 ;	Peephole 112.b	changed ljmp to sjmp
                           1017 ;	Peephole 199	optimized misc jump sequence
   0002 BA 00 13           1018 	cjne	r2,#0x00,00105$
                           1019 ;00111$:
                           1020 ;	Peephole 200	removed redundant sjmp
   0005                    1021 00112$:
                           1022 ;src/ddc_regs.c:22: DDC0_AMR = (MCR & 0xFF00) >> 8;
                           1023 ;     genAssign
   0005 90 60 07           1024 	mov	dptr,#_DDC0_AMR
   0008 74 03              1025 	mov	a,#0x03
   000A F0                 1026 	movx	@dptr,a
                           1027 ;src/ddc_regs.c:23: DDC0_LAR = (MCR & 0xFF);
                           1028 ;     genAssign
   000B 90 60 06           1029 	mov	dptr,#_DDC0_LAR
                           1030 ;	Peephole 181	changed mov to clr
   000E E4                 1031 	clr	a
   000F F0                 1032 	movx	@dptr,a
                           1033 ;src/ddc_regs.c:24: *buf == DDC0_DR0;
                           1034 ;     genDummyRead
   0010 90 60 00           1035 	mov	dptr,#_DDC0_DR0
   0013 E0                 1036 	movx	a,@dptr
                           1037 ;src/ddc_regs.c:25: return 1;
                           1038 ;     genRet
   0014 75 82 01           1039 	mov	dpl,#0x01
                           1040 ;	Peephole 112.b	changed ljmp to sjmp
                           1041 ;	Peephole 251.b	replaced sjmp to ret with ret
   0017 22                 1042 	ret
   0018                    1043 00105$:
                           1044 ;src/ddc_regs.c:26: } else if (index == 1) {
                           1045 ;     genCmpEq
                           1046 ;	Peephole 112.b	changed ljmp to sjmp
                           1047 ;	Peephole 199	optimized misc jump sequence
   0018 BA 01 13           1048 	cjne	r2,#0x01,00102$
                           1049 ;00113$:
                           1050 ;	Peephole 200	removed redundant sjmp
   001B                    1051 00114$:
                           1052 ;src/ddc_regs.c:27: DDC1_AMR = (MCR & 0xFF00) >> 8;
                           1053 ;     genAssign
   001B 90 60 17           1054 	mov	dptr,#_DDC1_AMR
   001E 74 03              1055 	mov	a,#0x03
   0020 F0                 1056 	movx	@dptr,a
                           1057 ;src/ddc_regs.c:28: DDC1_LAR = (MCR & 0xFF);
                           1058 ;     genAssign
   0021 90 60 16           1059 	mov	dptr,#_DDC1_LAR
                           1060 ;	Peephole 181	changed mov to clr
   0024 E4                 1061 	clr	a
   0025 F0                 1062 	movx	@dptr,a
                           1063 ;src/ddc_regs.c:29: *buf == DDC1_DR0;
                           1064 ;     genDummyRead
   0026 90 60 10           1065 	mov	dptr,#_DDC1_DR0
   0029 E0                 1066 	movx	a,@dptr
                           1067 ;src/ddc_regs.c:30: return 1;
                           1068 ;     genRet
   002A 75 82 01           1069 	mov	dpl,#0x01
                           1070 ;	Peephole 112.b	changed ljmp to sjmp
                           1071 ;src/ddc_regs.c:31: } else return 0;
                           1072 ;     genRet
                           1073 ;	Peephole 237.a	removed sjmp to ret
   002D 22                 1074 	ret
   002E                    1075 00102$:
   002E 75 82 00           1076 	mov	dpl,#0x00
   0031                    1077 00107$:
   0031 22                 1078 	ret
                           1079 ;------------------------------------------------------------
                           1080 ;Allocation info for local variables in function 'set_MCR'
                           1081 ;------------------------------------------------------------
                           1082 ;buf                       Allocated with name '_set_MCR_PARM_2'
                           1083 ;len                       Allocated with name '_set_MCR_PARM_3'
                           1084 ;index                     Allocated to registers r2 
                           1085 ;------------------------------------------------------------
                           1086 ;src/ddc_regs.c:36: set_MCR (unsigned char index, xdata unsigned char *buf,
                           1087 ;	-----------------------------------------
                           1088 ;	 function set_MCR
                           1089 ;	-----------------------------------------
   0032                    1090 _set_MCR:
                           1091 ;     genReceive
   0032 AA 82              1092 	mov	r2,dpl
                           1093 ;src/ddc_regs.c:39: if (len < 1) return 0; // 8 bits
                           1094 ;     genCmpLt
                           1095 ;     genCmp
                           1096 ;     genIfxJump
                           1097 ;	Peephole 108	removed ljmp by inverse jump logic
                           1098 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0034 74 FF              1099 	mov	a,#0x100 - 0x01
   0036 25*02              1100 	add	a,_set_MCR_PARM_3
   0038 40 04              1101 	jc	00102$
   003A                    1102 00113$:
                           1103 ;     genRet
   003A 75 82 00           1104 	mov	dpl,#0x00
                           1105 ;	Peephole 112.b	changed ljmp to sjmp
                           1106 ;	Peephole 251.b	replaced sjmp to ret with ret
   003D 22                 1107 	ret
   003E                    1108 00102$:
                           1109 ;src/ddc_regs.c:41: if (index == 0)
                           1110 ;     genCmpEq
                           1111 ;	Peephole 112.b	changed ljmp to sjmp
                           1112 ;	Peephole 199	optimized misc jump sequence
   003E BA 00 1B           1113 	cjne	r2,#0x00,00106$
                           1114 ;00114$:
                           1115 ;	Peephole 200	removed redundant sjmp
   0041                    1116 00115$:
                           1117 ;src/ddc_regs.c:43: DDC0_AMR = (MCR & 0xFF00) >> 8;
                           1118 ;     genAssign
   0041 90 60 07           1119 	mov	dptr,#_DDC0_AMR
   0044 74 03              1120 	mov	a,#0x03
   0046 F0                 1121 	movx	@dptr,a
                           1122 ;src/ddc_regs.c:44: DDC0_LAR = (MCR & 0xFF);
                           1123 ;     genAssign
   0047 90 60 06           1124 	mov	dptr,#_DDC0_LAR
                           1125 ;	Peephole 181	changed mov to clr
   004A E4                 1126 	clr	a
   004B F0                 1127 	movx	@dptr,a
                           1128 ;src/ddc_regs.c:45: DDC0_DR0 = (buf[0] & 0xFF);
                           1129 ;     genAssign
   004C 85*00 82           1130 	mov	dpl,_set_MCR_PARM_2
   004F 85*01 83           1131 	mov	dph,(_set_MCR_PARM_2 + 1)
                           1132 ;     genPointerGet
                           1133 ;     genFarPointerGet
   0052 E0                 1134 	movx	a,@dptr
                           1135 ;     genAssign
                           1136 ;	Peephole 100	removed redundant mov
   0053 FB                 1137 	mov	r3,a
   0054 90 60 00           1138 	mov	dptr,#_DDC0_DR0
   0057 F0                 1139 	movx	@dptr,a
                           1140 ;src/ddc_regs.c:46: return 1;
                           1141 ;     genRet
   0058 75 82 01           1142 	mov	dpl,#0x01
                           1143 ;	Peephole 112.b	changed ljmp to sjmp
                           1144 ;	Peephole 251.b	replaced sjmp to ret with ret
   005B 22                 1145 	ret
   005C                    1146 00106$:
                           1147 ;src/ddc_regs.c:47: } else if (index == 1) {
                           1148 ;     genCmpEq
                           1149 ;	Peephole 112.b	changed ljmp to sjmp
                           1150 ;	Peephole 199	optimized misc jump sequence
   005C BA 01 1B           1151 	cjne	r2,#0x01,00107$
                           1152 ;00116$:
                           1153 ;	Peephole 200	removed redundant sjmp
   005F                    1154 00117$:
                           1155 ;src/ddc_regs.c:48: DDC1_AMR = (MCR & 0xFF00) >> 8;
                           1156 ;     genAssign
   005F 90 60 17           1157 	mov	dptr,#_DDC1_AMR
   0062 74 03              1158 	mov	a,#0x03
   0064 F0                 1159 	movx	@dptr,a
                           1160 ;src/ddc_regs.c:49: DDC1_LAR = (MCR & 0xFF);
                           1161 ;     genAssign
   0065 90 60 16           1162 	mov	dptr,#_DDC1_LAR
                           1163 ;	Peephole 181	changed mov to clr
   0068 E4                 1164 	clr	a
   0069 F0                 1165 	movx	@dptr,a
                           1166 ;src/ddc_regs.c:50: DDC0_DR0 = (buf[0] & 0xFF);
                           1167 ;     genAssign
   006A 85*00 82           1168 	mov	dpl,_set_MCR_PARM_2
   006D 85*01 83           1169 	mov	dph,(_set_MCR_PARM_2 + 1)
                           1170 ;     genPointerGet
                           1171 ;     genFarPointerGet
   0070 E0                 1172 	movx	a,@dptr
                           1173 ;     genAssign
                           1174 ;	Peephole 100	removed redundant mov
   0071 FA                 1175 	mov	r2,a
   0072 90 60 00           1176 	mov	dptr,#_DDC0_DR0
   0075 F0                 1177 	movx	@dptr,a
                           1178 ;src/ddc_regs.c:51: return 1;
                           1179 ;     genRet
   0076 75 82 01           1180 	mov	dpl,#0x01
                           1181 ;	Peephole 112.b	changed ljmp to sjmp
                           1182 ;src/ddc_regs.c:53: return 0;
                           1183 ;     genRet
                           1184 ;	Peephole 237.a	removed sjmp to ret
   0079 22                 1185 	ret
   007A                    1186 00107$:
   007A 75 82 00           1187 	mov	dpl,#0x00
   007D                    1188 00108$:
   007D 22                 1189 	ret
                           1190 ;------------------------------------------------------------
                           1191 ;Allocation info for local variables in function 'read_NCR'
                           1192 ;------------------------------------------------------------
                           1193 ;buf                       Allocated with name '_read_NCR_PARM_2'
                           1194 ;len                       Allocated with name '_read_NCR_PARM_3'
                           1195 ;index                     Allocated to registers r2 
                           1196 ;------------------------------------------------------------
                           1197 ;src/ddc_regs.c:58: read_NCR (unsigned char index, xdata unsigned char *buf,
                           1198 ;	-----------------------------------------
                           1199 ;	 function read_NCR
                           1200 ;	-----------------------------------------
   007E                    1201 _read_NCR:
                           1202 ;     genReceive
   007E AA 82              1203 	mov	r2,dpl
                           1204 ;src/ddc_regs.c:61: if (len < 1) return 0; // 8 bits
                           1205 ;     genCmpLt
                           1206 ;     genCmp
                           1207 ;     genIfxJump
                           1208 ;	Peephole 108	removed ljmp by inverse jump logic
                           1209 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0080 74 FF              1210 	mov	a,#0x100 - 0x01
   0082 25*02              1211 	add	a,_read_NCR_PARM_3
   0084 40 04              1212 	jc	00102$
   0086                    1213 00113$:
                           1214 ;     genRet
   0086 75 82 00           1215 	mov	dpl,#0x00
                           1216 ;	Peephole 112.b	changed ljmp to sjmp
                           1217 ;	Peephole 251.b	replaced sjmp to ret with ret
   0089 22                 1218 	ret
   008A                    1219 00102$:
                           1220 ;src/ddc_regs.c:63: if (index == 0)
                           1221 ;     genCmpEq
                           1222 ;	Peephole 112.b	changed ljmp to sjmp
                           1223 ;	Peephole 199	optimized misc jump sequence
   008A BA 00 14           1224 	cjne	r2,#0x00,00106$
                           1225 ;00114$:
                           1226 ;	Peephole 200	removed redundant sjmp
   008D                    1227 00115$:
                           1228 ;src/ddc_regs.c:65: DDC0_AMR = (NCR & 0xFF00) >> 8;
                           1229 ;     genAssign
   008D 90 60 07           1230 	mov	dptr,#_DDC0_AMR
   0090 74 03              1231 	mov	a,#0x03
   0092 F0                 1232 	movx	@dptr,a
                           1233 ;src/ddc_regs.c:66: DDC0_LAR = (NCR & 0xFF);
                           1234 ;     genAssign
   0093 90 60 06           1235 	mov	dptr,#_DDC0_LAR
   0096 74 01              1236 	mov	a,#0x01
   0098 F0                 1237 	movx	@dptr,a
                           1238 ;src/ddc_regs.c:67: buf[0] == (DDC0_DR0 & 0xFF);
                           1239 ;     genDummyRead
   0099 90 60 00           1240 	mov	dptr,#_DDC0_DR0
   009C E0                 1241 	movx	a,@dptr
                           1242 ;src/ddc_regs.c:68: return 1;
                           1243 ;     genRet
   009D 75 82 01           1244 	mov	dpl,#0x01
                           1245 ;	Peephole 112.b	changed ljmp to sjmp
                           1246 ;	Peephole 251.b	replaced sjmp to ret with ret
   00A0 22                 1247 	ret
   00A1                    1248 00106$:
                           1249 ;src/ddc_regs.c:69: } else if (index == 1) {
                           1250 ;     genCmpEq
                           1251 ;	Peephole 112.b	changed ljmp to sjmp
                           1252 ;	Peephole 199	optimized misc jump sequence
   00A1 BA 01 14           1253 	cjne	r2,#0x01,00107$
                           1254 ;00116$:
                           1255 ;	Peephole 200	removed redundant sjmp
   00A4                    1256 00117$:
                           1257 ;src/ddc_regs.c:70: DDC1_AMR = (NCR & 0xFF00) >> 8;
                           1258 ;     genAssign
   00A4 90 60 17           1259 	mov	dptr,#_DDC1_AMR
   00A7 74 03              1260 	mov	a,#0x03
   00A9 F0                 1261 	movx	@dptr,a
                           1262 ;src/ddc_regs.c:71: DDC1_LAR = (NCR & 0xFF);
                           1263 ;     genAssign
   00AA 90 60 16           1264 	mov	dptr,#_DDC1_LAR
   00AD 74 01              1265 	mov	a,#0x01
   00AF F0                 1266 	movx	@dptr,a
                           1267 ;src/ddc_regs.c:72: buf[0] == (DDC1_DR0 & 0xFF);
                           1268 ;     genDummyRead
   00B0 90 60 10           1269 	mov	dptr,#_DDC1_DR0
   00B3 E0                 1270 	movx	a,@dptr
                           1271 ;src/ddc_regs.c:73: return 1;
                           1272 ;     genRet
   00B4 75 82 01           1273 	mov	dpl,#0x01
                           1274 ;	Peephole 112.b	changed ljmp to sjmp
                           1275 ;src/ddc_regs.c:75: return 0;
                           1276 ;     genRet
                           1277 ;	Peephole 237.a	removed sjmp to ret
   00B7 22                 1278 	ret
   00B8                    1279 00107$:
   00B8 75 82 00           1280 	mov	dpl,#0x00
   00BB                    1281 00108$:
   00BB 22                 1282 	ret
                           1283 ;------------------------------------------------------------
                           1284 ;Allocation info for local variables in function 'set_NCR'
                           1285 ;------------------------------------------------------------
                           1286 ;buf                       Allocated with name '_set_NCR_PARM_2'
                           1287 ;len                       Allocated with name '_set_NCR_PARM_3'
                           1288 ;index                     Allocated to registers r2 
                           1289 ;------------------------------------------------------------
                           1290 ;src/ddc_regs.c:80: set_NCR (unsigned char index, xdata unsigned char *buf,
                           1291 ;	-----------------------------------------
                           1292 ;	 function set_NCR
                           1293 ;	-----------------------------------------
   00BC                    1294 _set_NCR:
                           1295 ;     genReceive
   00BC AA 82              1296 	mov	r2,dpl
                           1297 ;src/ddc_regs.c:83: if (len < 1) return 0; // 8 bits
                           1298 ;     genCmpLt
                           1299 ;     genCmp
                           1300 ;     genIfxJump
                           1301 ;	Peephole 108	removed ljmp by inverse jump logic
                           1302 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   00BE 74 FF              1303 	mov	a,#0x100 - 0x01
   00C0 25*02              1304 	add	a,_set_NCR_PARM_3
   00C2 40 04              1305 	jc	00102$
   00C4                    1306 00113$:
                           1307 ;     genRet
   00C4 75 82 00           1308 	mov	dpl,#0x00
                           1309 ;	Peephole 112.b	changed ljmp to sjmp
                           1310 ;	Peephole 251.b	replaced sjmp to ret with ret
   00C7 22                 1311 	ret
   00C8                    1312 00102$:
                           1313 ;src/ddc_regs.c:85: if (index == 0)
                           1314 ;     genCmpEq
                           1315 ;	Peephole 112.b	changed ljmp to sjmp
                           1316 ;	Peephole 199	optimized misc jump sequence
   00C8 BA 00 1C           1317 	cjne	r2,#0x00,00106$
                           1318 ;00114$:
                           1319 ;	Peephole 200	removed redundant sjmp
   00CB                    1320 00115$:
                           1321 ;src/ddc_regs.c:87: DDC0_AMR = (NCR & 0xFF00) >> 8;
                           1322 ;     genAssign
   00CB 90 60 07           1323 	mov	dptr,#_DDC0_AMR
   00CE 74 03              1324 	mov	a,#0x03
   00D0 F0                 1325 	movx	@dptr,a
                           1326 ;src/ddc_regs.c:88: DDC0_LAR = (NCR & 0xFF);
                           1327 ;     genAssign
   00D1 90 60 06           1328 	mov	dptr,#_DDC0_LAR
   00D4 74 01              1329 	mov	a,#0x01
   00D6 F0                 1330 	movx	@dptr,a
                           1331 ;src/ddc_regs.c:89: DDC0_DR0 = (buf[0] & 0xFF);
                           1332 ;     genAssign
   00D7 85*00 82           1333 	mov	dpl,_set_NCR_PARM_2
   00DA 85*01 83           1334 	mov	dph,(_set_NCR_PARM_2 + 1)
                           1335 ;     genPointerGet
                           1336 ;     genFarPointerGet
   00DD E0                 1337 	movx	a,@dptr
                           1338 ;     genAssign
                           1339 ;	Peephole 100	removed redundant mov
   00DE FB                 1340 	mov	r3,a
   00DF 90 60 00           1341 	mov	dptr,#_DDC0_DR0
   00E2 F0                 1342 	movx	@dptr,a
                           1343 ;src/ddc_regs.c:90: return 1;
                           1344 ;     genRet
   00E3 75 82 01           1345 	mov	dpl,#0x01
                           1346 ;	Peephole 112.b	changed ljmp to sjmp
                           1347 ;	Peephole 251.b	replaced sjmp to ret with ret
   00E6 22                 1348 	ret
   00E7                    1349 00106$:
                           1350 ;src/ddc_regs.c:91: } else if (index == 1) {
                           1351 ;     genCmpEq
                           1352 ;	Peephole 112.b	changed ljmp to sjmp
                           1353 ;	Peephole 199	optimized misc jump sequence
   00E7 BA 01 1C           1354 	cjne	r2,#0x01,00107$
                           1355 ;00116$:
                           1356 ;	Peephole 200	removed redundant sjmp
   00EA                    1357 00117$:
                           1358 ;src/ddc_regs.c:92: DDC1_AMR = (NCR & 0xFF00) >> 8;
                           1359 ;     genAssign
   00EA 90 60 17           1360 	mov	dptr,#_DDC1_AMR
   00ED 74 03              1361 	mov	a,#0x03
   00EF F0                 1362 	movx	@dptr,a
                           1363 ;src/ddc_regs.c:93: DDC1_LAR = (NCR & 0xFF);
                           1364 ;     genAssign
   00F0 90 60 16           1365 	mov	dptr,#_DDC1_LAR
   00F3 74 01              1366 	mov	a,#0x01
   00F5 F0                 1367 	movx	@dptr,a
                           1368 ;src/ddc_regs.c:94: DDC0_DR0 = (buf[0] & 0xFF);
                           1369 ;     genAssign
   00F6 85*00 82           1370 	mov	dpl,_set_NCR_PARM_2
   00F9 85*01 83           1371 	mov	dph,(_set_NCR_PARM_2 + 1)
                           1372 ;     genPointerGet
                           1373 ;     genFarPointerGet
   00FC E0                 1374 	movx	a,@dptr
                           1375 ;     genAssign
                           1376 ;	Peephole 100	removed redundant mov
   00FD FA                 1377 	mov	r2,a
   00FE 90 60 00           1378 	mov	dptr,#_DDC0_DR0
   0101 F0                 1379 	movx	@dptr,a
                           1380 ;src/ddc_regs.c:95: return 1;
                           1381 ;     genRet
   0102 75 82 01           1382 	mov	dpl,#0x01
                           1383 ;	Peephole 112.b	changed ljmp to sjmp
                           1384 ;src/ddc_regs.c:97: return 0;
                           1385 ;     genRet
                           1386 ;	Peephole 237.a	removed sjmp to ret
   0105 22                 1387 	ret
   0106                    1388 00107$:
   0106 75 82 00           1389 	mov	dpl,#0x00
   0109                    1390 00108$:
   0109 22                 1391 	ret
                           1392 ;------------------------------------------------------------
                           1393 ;Allocation info for local variables in function 'read_NSCR'
                           1394 ;------------------------------------------------------------
                           1395 ;buf                       Allocated with name '_read_NSCR_PARM_2'
                           1396 ;len                       Allocated with name '_read_NSCR_PARM_3'
                           1397 ;index                     Allocated to registers r2 
                           1398 ;------------------------------------------------------------
                           1399 ;src/ddc_regs.c:102: read_NSCR (unsigned char index, xdata unsigned char *buf,
                           1400 ;	-----------------------------------------
                           1401 ;	 function read_NSCR
                           1402 ;	-----------------------------------------
   010A                    1403 _read_NSCR:
                           1404 ;     genReceive
   010A AA 82              1405 	mov	r2,dpl
                           1406 ;src/ddc_regs.c:105: if (len < 4) return 0; // 32 bits
                           1407 ;     genCmpLt
                           1408 ;     genCmp
                           1409 ;     genIfxJump
                           1410 ;	Peephole 108	removed ljmp by inverse jump logic
                           1411 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   010C 74 FC              1412 	mov	a,#0x100 - 0x04
   010E 25*02              1413 	add	a,_read_NSCR_PARM_3
   0110 40 04              1414 	jc	00102$
   0112                    1415 00113$:
                           1416 ;     genRet
   0112 75 82 00           1417 	mov	dpl,#0x00
                           1418 ;	Peephole 112.b	changed ljmp to sjmp
                           1419 ;	Peephole 251.b	replaced sjmp to ret with ret
   0115 22                 1420 	ret
   0116                    1421 00102$:
                           1422 ;src/ddc_regs.c:107: if (index == 0)
                           1423 ;     genCmpEq
                           1424 ;	Peephole 112.b	changed ljmp to sjmp
                           1425 ;	Peephole 199	optimized misc jump sequence
   0116 BA 00 20           1426 	cjne	r2,#0x00,00106$
                           1427 ;00114$:
                           1428 ;	Peephole 200	removed redundant sjmp
   0119                    1429 00115$:
                           1430 ;src/ddc_regs.c:109: DDC0_AMR = (NSCR & 0xFF00) >> 8;
                           1431 ;     genAssign
   0119 90 60 07           1432 	mov	dptr,#_DDC0_AMR
   011C 74 03              1433 	mov	a,#0x03
   011E F0                 1434 	movx	@dptr,a
                           1435 ;src/ddc_regs.c:110: DDC0_LAR = (NSCR & 0xFF);
                           1436 ;     genAssign
   011F 90 60 06           1437 	mov	dptr,#_DDC0_LAR
   0122 74 02              1438 	mov	a,#0x02
   0124 F0                 1439 	movx	@dptr,a
                           1440 ;src/ddc_regs.c:111: buf[0] == (DDC0_DR0 & 0xFF);
                           1441 ;     genDummyRead
   0125 90 60 00           1442 	mov	dptr,#_DDC0_DR0
   0128 E0                 1443 	movx	a,@dptr
                           1444 ;src/ddc_regs.c:112: buf[1] == (DDC0_DR1 & 0xFF);
                           1445 ;     genDummyRead
   0129 90 60 01           1446 	mov	dptr,#_DDC0_DR1
   012C E0                 1447 	movx	a,@dptr
                           1448 ;src/ddc_regs.c:113: buf[2] == (DDC0_DR2 & 0xFF);
                           1449 ;     genDummyRead
   012D 90 60 02           1450 	mov	dptr,#_DDC0_DR2
   0130 E0                 1451 	movx	a,@dptr
                           1452 ;src/ddc_regs.c:114: buf[3] == (DDC0_DR3 & 0xFF);
                           1453 ;     genDummyRead
   0131 90 60 03           1454 	mov	dptr,#_DDC0_DR3
   0134 E0                 1455 	movx	a,@dptr
                           1456 ;src/ddc_regs.c:115: return 4;
                           1457 ;     genRet
   0135 75 82 04           1458 	mov	dpl,#0x04
                           1459 ;	Peephole 112.b	changed ljmp to sjmp
                           1460 ;	Peephole 251.b	replaced sjmp to ret with ret
   0138 22                 1461 	ret
   0139                    1462 00106$:
                           1463 ;src/ddc_regs.c:116: } else if (index == 1) {
                           1464 ;     genCmpEq
                           1465 ;	Peephole 112.b	changed ljmp to sjmp
                           1466 ;	Peephole 199	optimized misc jump sequence
   0139 BA 01 20           1467 	cjne	r2,#0x01,00107$
                           1468 ;00116$:
                           1469 ;	Peephole 200	removed redundant sjmp
   013C                    1470 00117$:
                           1471 ;src/ddc_regs.c:117: DDC1_AMR = (NSCR & 0xFF00) >> 8;
                           1472 ;     genAssign
   013C 90 60 17           1473 	mov	dptr,#_DDC1_AMR
   013F 74 03              1474 	mov	a,#0x03
   0141 F0                 1475 	movx	@dptr,a
                           1476 ;src/ddc_regs.c:118: DDC1_LAR = (NSCR & 0xFF);
                           1477 ;     genAssign
   0142 90 60 16           1478 	mov	dptr,#_DDC1_LAR
   0145 74 02              1479 	mov	a,#0x02
   0147 F0                 1480 	movx	@dptr,a
                           1481 ;src/ddc_regs.c:119: buf[0] == (DDC1_DR0 & 0xFF);
                           1482 ;     genDummyRead
   0148 90 60 10           1483 	mov	dptr,#_DDC1_DR0
   014B E0                 1484 	movx	a,@dptr
                           1485 ;src/ddc_regs.c:120: buf[1] == (DDC1_DR1 & 0xFF);
                           1486 ;     genDummyRead
   014C 90 60 11           1487 	mov	dptr,#_DDC1_DR1
   014F E0                 1488 	movx	a,@dptr
                           1489 ;src/ddc_regs.c:121: buf[2] == (DDC1_DR2 & 0xFF);
                           1490 ;     genDummyRead
   0150 90 60 12           1491 	mov	dptr,#_DDC1_DR2
   0153 E0                 1492 	movx	a,@dptr
                           1493 ;src/ddc_regs.c:122: buf[3] == (DDC1_DR3 & 0xFF);
                           1494 ;     genDummyRead
   0154 90 60 13           1495 	mov	dptr,#_DDC1_DR3
   0157 E0                 1496 	movx	a,@dptr
                           1497 ;src/ddc_regs.c:123: return 4;
                           1498 ;     genRet
   0158 75 82 04           1499 	mov	dpl,#0x04
                           1500 ;	Peephole 112.b	changed ljmp to sjmp
                           1501 ;src/ddc_regs.c:125: return 0;
                           1502 ;     genRet
                           1503 ;	Peephole 237.a	removed sjmp to ret
   015B 22                 1504 	ret
   015C                    1505 00107$:
   015C 75 82 00           1506 	mov	dpl,#0x00
   015F                    1507 00108$:
   015F 22                 1508 	ret
                           1509 ;------------------------------------------------------------
                           1510 ;Allocation info for local variables in function 'set_NSCR'
                           1511 ;------------------------------------------------------------
                           1512 ;buf                       Allocated with name '_set_NSCR_PARM_2'
                           1513 ;len                       Allocated with name '_set_NSCR_PARM_3'
                           1514 ;index                     Allocated to registers r2 
                           1515 ;------------------------------------------------------------
                           1516 ;src/ddc_regs.c:130: set_NSCR (unsigned char index, xdata unsigned char *buf,
                           1517 ;	-----------------------------------------
                           1518 ;	 function set_NSCR
                           1519 ;	-----------------------------------------
   0160                    1520 _set_NSCR:
                           1521 ;     genReceive
   0160 AA 82              1522 	mov	r2,dpl
                           1523 ;src/ddc_regs.c:133: if (len < 4) return 0; // 32 bits
                           1524 ;     genCmpLt
                           1525 ;     genCmp
                           1526 ;     genIfxJump
                           1527 ;	Peephole 108	removed ljmp by inverse jump logic
                           1528 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0162 74 FC              1529 	mov	a,#0x100 - 0x04
   0164 25*02              1530 	add	a,_set_NSCR_PARM_3
   0166 40 04              1531 	jc	00102$
   0168                    1532 00113$:
                           1533 ;     genRet
   0168 75 82 00           1534 	mov	dpl,#0x00
                           1535 ;	Peephole 251.a	replaced ljmp to ret with ret
   016B 22                 1536 	ret
   016C                    1537 00102$:
                           1538 ;src/ddc_regs.c:135: if (index == 0)
                           1539 ;     genCmpEq
                           1540 ;	Peephole 112.b	changed ljmp to sjmp
                           1541 ;	Peephole 199	optimized misc jump sequence
   016C BA 00 4F           1542 	cjne	r2,#0x00,00106$
                           1543 ;00114$:
                           1544 ;	Peephole 200	removed redundant sjmp
   016F                    1545 00115$:
                           1546 ;src/ddc_regs.c:137: DDC0_AMR = (NSCR & 0xFF00) >> 8;
                           1547 ;     genAssign
   016F 90 60 07           1548 	mov	dptr,#_DDC0_AMR
   0172 74 03              1549 	mov	a,#0x03
   0174 F0                 1550 	movx	@dptr,a
                           1551 ;src/ddc_regs.c:138: DDC0_LAR = (NSCR & 0xFF);
                           1552 ;     genAssign
   0175 90 60 06           1553 	mov	dptr,#_DDC0_LAR
   0178 74 02              1554 	mov	a,#0x02
   017A F0                 1555 	movx	@dptr,a
                           1556 ;src/ddc_regs.c:139: DDC0_DR3 = (buf[3] & 0xFF);
                           1557 ;     genPlus
                           1558 ;     genPlusIncr
   017B 74 03              1559 	mov	a,#0x03
   017D 25*00              1560 	add	a,_set_NSCR_PARM_2
   017F F5 82              1561 	mov	dpl,a
                           1562 ;	Peephole 181	changed mov to clr
   0181 E4                 1563 	clr	a
   0182 35*01              1564 	addc	a,(_set_NSCR_PARM_2 + 1)
   0184 F5 83              1565 	mov	dph,a
                           1566 ;     genPointerGet
                           1567 ;     genFarPointerGet
   0186 E0                 1568 	movx	a,@dptr
                           1569 ;     genAssign
                           1570 ;	Peephole 100	removed redundant mov
   0187 FB                 1571 	mov	r3,a
   0188 90 60 03           1572 	mov	dptr,#_DDC0_DR3
   018B F0                 1573 	movx	@dptr,a
                           1574 ;src/ddc_regs.c:140: DDC0_DR2 = (buf[2] & 0xFF);
                           1575 ;     genPlus
                           1576 ;     genPlusIncr
   018C 74 02              1577 	mov	a,#0x02
   018E 25*00              1578 	add	a,_set_NSCR_PARM_2
   0190 F5 82              1579 	mov	dpl,a
                           1580 ;	Peephole 181	changed mov to clr
   0192 E4                 1581 	clr	a
   0193 35*01              1582 	addc	a,(_set_NSCR_PARM_2 + 1)
   0195 F5 83              1583 	mov	dph,a
                           1584 ;     genPointerGet
                           1585 ;     genFarPointerGet
   0197 E0                 1586 	movx	a,@dptr
                           1587 ;     genAssign
                           1588 ;	Peephole 100	removed redundant mov
   0198 FB                 1589 	mov	r3,a
   0199 90 60 02           1590 	mov	dptr,#_DDC0_DR2
   019C F0                 1591 	movx	@dptr,a
                           1592 ;src/ddc_regs.c:141: DDC0_DR1 = (buf[1] & 0xFF);
                           1593 ;     genPlus
                           1594 ;     genPlusIncr
   019D 74 01              1595 	mov	a,#0x01
   019F 25*00              1596 	add	a,_set_NSCR_PARM_2
   01A1 F5 82              1597 	mov	dpl,a
                           1598 ;	Peephole 181	changed mov to clr
   01A3 E4                 1599 	clr	a
   01A4 35*01              1600 	addc	a,(_set_NSCR_PARM_2 + 1)
   01A6 F5 83              1601 	mov	dph,a
                           1602 ;     genPointerGet
                           1603 ;     genFarPointerGet
   01A8 E0                 1604 	movx	a,@dptr
                           1605 ;     genAssign
                           1606 ;	Peephole 100	removed redundant mov
   01A9 FB                 1607 	mov	r3,a
   01AA 90 60 01           1608 	mov	dptr,#_DDC0_DR1
   01AD F0                 1609 	movx	@dptr,a
                           1610 ;src/ddc_regs.c:142: DDC0_DR0 = (buf[0] & 0xFF);
                           1611 ;     genAssign
   01AE 85*00 82           1612 	mov	dpl,_set_NSCR_PARM_2
   01B1 85*01 83           1613 	mov	dph,(_set_NSCR_PARM_2 + 1)
                           1614 ;     genPointerGet
                           1615 ;     genFarPointerGet
   01B4 E0                 1616 	movx	a,@dptr
                           1617 ;     genAssign
                           1618 ;	Peephole 100	removed redundant mov
   01B5 FB                 1619 	mov	r3,a
   01B6 90 60 00           1620 	mov	dptr,#_DDC0_DR0
   01B9 F0                 1621 	movx	@dptr,a
                           1622 ;src/ddc_regs.c:143: return 4;
                           1623 ;     genRet
   01BA 75 82 04           1624 	mov	dpl,#0x04
                           1625 ;	Peephole 112.b	changed ljmp to sjmp
                           1626 ;	Peephole 251.b	replaced sjmp to ret with ret
   01BD 22                 1627 	ret
   01BE                    1628 00106$:
                           1629 ;src/ddc_regs.c:144: } else if (index == 1) {
                           1630 ;     genCmpEq
                           1631 ;	Peephole 112.b	changed ljmp to sjmp
                           1632 ;	Peephole 199	optimized misc jump sequence
   01BE BA 01 4F           1633 	cjne	r2,#0x01,00107$
                           1634 ;00116$:
                           1635 ;	Peephole 200	removed redundant sjmp
   01C1                    1636 00117$:
                           1637 ;src/ddc_regs.c:145: DDC1_AMR = (NSCR & 0xFF00) >> 8;
                           1638 ;     genAssign
   01C1 90 60 17           1639 	mov	dptr,#_DDC1_AMR
   01C4 74 03              1640 	mov	a,#0x03
   01C6 F0                 1641 	movx	@dptr,a
                           1642 ;src/ddc_regs.c:146: DDC1_LAR = (NSCR & 0xFF);
                           1643 ;     genAssign
   01C7 90 60 16           1644 	mov	dptr,#_DDC1_LAR
   01CA 74 02              1645 	mov	a,#0x02
   01CC F0                 1646 	movx	@dptr,a
                           1647 ;src/ddc_regs.c:147: DDC1_DR3 = (buf[3] & 0xFF);
                           1648 ;     genPlus
                           1649 ;     genPlusIncr
   01CD 74 03              1650 	mov	a,#0x03
   01CF 25*00              1651 	add	a,_set_NSCR_PARM_2
   01D1 F5 82              1652 	mov	dpl,a
                           1653 ;	Peephole 181	changed mov to clr
   01D3 E4                 1654 	clr	a
   01D4 35*01              1655 	addc	a,(_set_NSCR_PARM_2 + 1)
   01D6 F5 83              1656 	mov	dph,a
                           1657 ;     genPointerGet
                           1658 ;     genFarPointerGet
   01D8 E0                 1659 	movx	a,@dptr
                           1660 ;     genAssign
                           1661 ;	Peephole 100	removed redundant mov
   01D9 FA                 1662 	mov	r2,a
   01DA 90 60 13           1663 	mov	dptr,#_DDC1_DR3
   01DD F0                 1664 	movx	@dptr,a
                           1665 ;src/ddc_regs.c:148: DDC1_DR2 = (buf[2] & 0xFF);
                           1666 ;     genPlus
                           1667 ;     genPlusIncr
   01DE 74 02              1668 	mov	a,#0x02
   01E0 25*00              1669 	add	a,_set_NSCR_PARM_2
   01E2 F5 82              1670 	mov	dpl,a
                           1671 ;	Peephole 181	changed mov to clr
   01E4 E4                 1672 	clr	a
   01E5 35*01              1673 	addc	a,(_set_NSCR_PARM_2 + 1)
   01E7 F5 83              1674 	mov	dph,a
                           1675 ;     genPointerGet
                           1676 ;     genFarPointerGet
   01E9 E0                 1677 	movx	a,@dptr
                           1678 ;     genAssign
                           1679 ;	Peephole 100	removed redundant mov
   01EA FA                 1680 	mov	r2,a
   01EB 90 60 12           1681 	mov	dptr,#_DDC1_DR2
   01EE F0                 1682 	movx	@dptr,a
                           1683 ;src/ddc_regs.c:149: DDC1_DR1 = (buf[1] & 0xFF);
                           1684 ;     genPlus
                           1685 ;     genPlusIncr
   01EF 74 01              1686 	mov	a,#0x01
   01F1 25*00              1687 	add	a,_set_NSCR_PARM_2
   01F3 F5 82              1688 	mov	dpl,a
                           1689 ;	Peephole 181	changed mov to clr
   01F5 E4                 1690 	clr	a
   01F6 35*01              1691 	addc	a,(_set_NSCR_PARM_2 + 1)
   01F8 F5 83              1692 	mov	dph,a
                           1693 ;     genPointerGet
                           1694 ;     genFarPointerGet
   01FA E0                 1695 	movx	a,@dptr
                           1696 ;     genAssign
                           1697 ;	Peephole 100	removed redundant mov
   01FB FA                 1698 	mov	r2,a
   01FC 90 60 11           1699 	mov	dptr,#_DDC1_DR1
   01FF F0                 1700 	movx	@dptr,a
                           1701 ;src/ddc_regs.c:150: DDC1_DR0 = (buf[0] & 0xFF);
                           1702 ;     genAssign
   0200 85*00 82           1703 	mov	dpl,_set_NSCR_PARM_2
   0203 85*01 83           1704 	mov	dph,(_set_NSCR_PARM_2 + 1)
                           1705 ;     genPointerGet
                           1706 ;     genFarPointerGet
   0206 E0                 1707 	movx	a,@dptr
                           1708 ;     genAssign
                           1709 ;	Peephole 100	removed redundant mov
   0207 FA                 1710 	mov	r2,a
   0208 90 60 10           1711 	mov	dptr,#_DDC1_DR0
   020B F0                 1712 	movx	@dptr,a
                           1713 ;src/ddc_regs.c:151: return 4;
                           1714 ;     genRet
   020C 75 82 04           1715 	mov	dpl,#0x04
                           1716 ;	Peephole 112.b	changed ljmp to sjmp
                           1717 ;src/ddc_regs.c:153: return 0;
                           1718 ;     genRet
                           1719 ;	Peephole 237.a	removed sjmp to ret
   020F 22                 1720 	ret
   0210                    1721 00107$:
   0210 75 82 00           1722 	mov	dpl,#0x00
   0213                    1723 00108$:
   0213 22                 1724 	ret
                           1725 ;------------------------------------------------------------
                           1726 ;Allocation info for local variables in function 'read_NFRE'
                           1727 ;------------------------------------------------------------
                           1728 ;buf                       Allocated with name '_read_NFRE_PARM_2'
                           1729 ;len                       Allocated with name '_read_NFRE_PARM_3'
                           1730 ;index                     Allocated to registers r2 
                           1731 ;------------------------------------------------------------
                           1732 ;src/ddc_regs.c:159: read_NFRE (unsigned char index, xdata unsigned char *buf,
                           1733 ;	-----------------------------------------
                           1734 ;	 function read_NFRE
                           1735 ;	-----------------------------------------
   0214                    1736 _read_NFRE:
                           1737 ;     genReceive
   0214 AA 82              1738 	mov	r2,dpl
                           1739 ;src/ddc_regs.c:162: if (len < 4) return 0; // 32 bits
                           1740 ;     genCmpLt
                           1741 ;     genCmp
                           1742 ;     genIfxJump
                           1743 ;	Peephole 108	removed ljmp by inverse jump logic
                           1744 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0216 74 FC              1745 	mov	a,#0x100 - 0x04
   0218 25*02              1746 	add	a,_read_NFRE_PARM_3
   021A 40 04              1747 	jc	00102$
   021C                    1748 00113$:
                           1749 ;     genRet
   021C 75 82 00           1750 	mov	dpl,#0x00
                           1751 ;	Peephole 112.b	changed ljmp to sjmp
                           1752 ;	Peephole 251.b	replaced sjmp to ret with ret
   021F 22                 1753 	ret
   0220                    1754 00102$:
                           1755 ;src/ddc_regs.c:164: if (index == 0)
                           1756 ;     genCmpEq
                           1757 ;	Peephole 112.b	changed ljmp to sjmp
                           1758 ;	Peephole 199	optimized misc jump sequence
   0220 BA 00 20           1759 	cjne	r2,#0x00,00106$
                           1760 ;00114$:
                           1761 ;	Peephole 200	removed redundant sjmp
   0223                    1762 00115$:
                           1763 ;src/ddc_regs.c:166: DDC0_AMR = (NFRE & 0xFF00) >> 8;
                           1764 ;     genAssign
   0223 90 60 07           1765 	mov	dptr,#_DDC0_AMR
   0226 74 03              1766 	mov	a,#0x03
   0228 F0                 1767 	movx	@dptr,a
                           1768 ;src/ddc_regs.c:167: DDC0_LAR = (NFRE & 0xFF);
                           1769 ;     genAssign
   0229 90 60 06           1770 	mov	dptr,#_DDC0_LAR
   022C 74 03              1771 	mov	a,#0x03
   022E F0                 1772 	movx	@dptr,a
                           1773 ;src/ddc_regs.c:168: buf[0] == (DDC0_DR0 & 0xFF);
                           1774 ;     genDummyRead
   022F 90 60 00           1775 	mov	dptr,#_DDC0_DR0
   0232 E0                 1776 	movx	a,@dptr
                           1777 ;src/ddc_regs.c:169: buf[1] == (DDC0_DR1 & 0xFF);
                           1778 ;     genDummyRead
   0233 90 60 01           1779 	mov	dptr,#_DDC0_DR1
   0236 E0                 1780 	movx	a,@dptr
                           1781 ;src/ddc_regs.c:170: buf[2] == (DDC0_DR2 & 0xFF);
                           1782 ;     genDummyRead
   0237 90 60 02           1783 	mov	dptr,#_DDC0_DR2
   023A E0                 1784 	movx	a,@dptr
                           1785 ;src/ddc_regs.c:171: buf[3] == (DDC0_DR3 & 0xFF);
                           1786 ;     genDummyRead
   023B 90 60 03           1787 	mov	dptr,#_DDC0_DR3
   023E E0                 1788 	movx	a,@dptr
                           1789 ;src/ddc_regs.c:172: return 4;
                           1790 ;     genRet
   023F 75 82 04           1791 	mov	dpl,#0x04
                           1792 ;	Peephole 112.b	changed ljmp to sjmp
                           1793 ;	Peephole 251.b	replaced sjmp to ret with ret
   0242 22                 1794 	ret
   0243                    1795 00106$:
                           1796 ;src/ddc_regs.c:173: } else if (index == 1) {
                           1797 ;     genCmpEq
                           1798 ;	Peephole 112.b	changed ljmp to sjmp
                           1799 ;	Peephole 199	optimized misc jump sequence
   0243 BA 01 20           1800 	cjne	r2,#0x01,00107$
                           1801 ;00116$:
                           1802 ;	Peephole 200	removed redundant sjmp
   0246                    1803 00117$:
                           1804 ;src/ddc_regs.c:174: DDC1_AMR = (NFRE & 0xFF00) >> 8;
                           1805 ;     genAssign
   0246 90 60 17           1806 	mov	dptr,#_DDC1_AMR
   0249 74 03              1807 	mov	a,#0x03
   024B F0                 1808 	movx	@dptr,a
                           1809 ;src/ddc_regs.c:175: DDC1_LAR = (NFRE & 0xFF);
                           1810 ;     genAssign
   024C 90 60 16           1811 	mov	dptr,#_DDC1_LAR
   024F 74 03              1812 	mov	a,#0x03
   0251 F0                 1813 	movx	@dptr,a
                           1814 ;src/ddc_regs.c:176: buf[0] == (DDC1_DR0 & 0xFF);
                           1815 ;     genDummyRead
   0252 90 60 10           1816 	mov	dptr,#_DDC1_DR0
   0255 E0                 1817 	movx	a,@dptr
                           1818 ;src/ddc_regs.c:177: buf[1] == (DDC1_DR1 & 0xFF);
                           1819 ;     genDummyRead
   0256 90 60 11           1820 	mov	dptr,#_DDC1_DR1
   0259 E0                 1821 	movx	a,@dptr
                           1822 ;src/ddc_regs.c:178: buf[2] == (DDC1_DR2 & 0xFF);
                           1823 ;     genDummyRead
   025A 90 60 12           1824 	mov	dptr,#_DDC1_DR2
   025D E0                 1825 	movx	a,@dptr
                           1826 ;src/ddc_regs.c:179: buf[3] == (DDC1_DR3 & 0xFF);
                           1827 ;     genDummyRead
   025E 90 60 13           1828 	mov	dptr,#_DDC1_DR3
   0261 E0                 1829 	movx	a,@dptr
                           1830 ;src/ddc_regs.c:180: return 4;
                           1831 ;     genRet
   0262 75 82 04           1832 	mov	dpl,#0x04
                           1833 ;	Peephole 112.b	changed ljmp to sjmp
                           1834 ;src/ddc_regs.c:182: return 0;
                           1835 ;     genRet
                           1836 ;	Peephole 237.a	removed sjmp to ret
   0265 22                 1837 	ret
   0266                    1838 00107$:
   0266 75 82 00           1839 	mov	dpl,#0x00
   0269                    1840 00108$:
   0269 22                 1841 	ret
                           1842 ;------------------------------------------------------------
                           1843 ;Allocation info for local variables in function 'set_NFRE'
                           1844 ;------------------------------------------------------------
                           1845 ;buf                       Allocated with name '_set_NFRE_PARM_2'
                           1846 ;len                       Allocated with name '_set_NFRE_PARM_3'
                           1847 ;index                     Allocated to registers r2 
                           1848 ;------------------------------------------------------------
                           1849 ;src/ddc_regs.c:187: set_NFRE (unsigned char index, xdata unsigned char *buf,
                           1850 ;	-----------------------------------------
                           1851 ;	 function set_NFRE
                           1852 ;	-----------------------------------------
   026A                    1853 _set_NFRE:
                           1854 ;     genReceive
   026A AA 82              1855 	mov	r2,dpl
                           1856 ;src/ddc_regs.c:190: if (len < 4) return 0; // 32 bits
                           1857 ;     genCmpLt
                           1858 ;     genCmp
                           1859 ;     genIfxJump
                           1860 ;	Peephole 108	removed ljmp by inverse jump logic
                           1861 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   026C 74 FC              1862 	mov	a,#0x100 - 0x04
   026E 25*02              1863 	add	a,_set_NFRE_PARM_3
   0270 40 04              1864 	jc	00102$
   0272                    1865 00113$:
                           1866 ;     genRet
   0272 75 82 00           1867 	mov	dpl,#0x00
                           1868 ;	Peephole 251.a	replaced ljmp to ret with ret
   0275 22                 1869 	ret
   0276                    1870 00102$:
                           1871 ;src/ddc_regs.c:192: if (index == 0)
                           1872 ;     genCmpEq
                           1873 ;	Peephole 112.b	changed ljmp to sjmp
                           1874 ;	Peephole 199	optimized misc jump sequence
   0276 BA 00 4F           1875 	cjne	r2,#0x00,00106$
                           1876 ;00114$:
                           1877 ;	Peephole 200	removed redundant sjmp
   0279                    1878 00115$:
                           1879 ;src/ddc_regs.c:194: DDC0_AMR = (NFRE & 0xFF00) >> 8;
                           1880 ;     genAssign
   0279 90 60 07           1881 	mov	dptr,#_DDC0_AMR
   027C 74 03              1882 	mov	a,#0x03
   027E F0                 1883 	movx	@dptr,a
                           1884 ;src/ddc_regs.c:195: DDC0_LAR = (NFRE & 0xFF);
                           1885 ;     genAssign
   027F 90 60 06           1886 	mov	dptr,#_DDC0_LAR
   0282 74 03              1887 	mov	a,#0x03
   0284 F0                 1888 	movx	@dptr,a
                           1889 ;src/ddc_regs.c:196: DDC0_DR3 = (buf[3] & 0xFF);
                           1890 ;     genPlus
                           1891 ;     genPlusIncr
   0285 74 03              1892 	mov	a,#0x03
   0287 25*00              1893 	add	a,_set_NFRE_PARM_2
   0289 F5 82              1894 	mov	dpl,a
                           1895 ;	Peephole 181	changed mov to clr
   028B E4                 1896 	clr	a
   028C 35*01              1897 	addc	a,(_set_NFRE_PARM_2 + 1)
   028E F5 83              1898 	mov	dph,a
                           1899 ;     genPointerGet
                           1900 ;     genFarPointerGet
   0290 E0                 1901 	movx	a,@dptr
                           1902 ;     genAssign
                           1903 ;	Peephole 100	removed redundant mov
   0291 FB                 1904 	mov	r3,a
   0292 90 60 03           1905 	mov	dptr,#_DDC0_DR3
   0295 F0                 1906 	movx	@dptr,a
                           1907 ;src/ddc_regs.c:197: DDC0_DR2 = (buf[2] & 0xFF);
                           1908 ;     genPlus
                           1909 ;     genPlusIncr
   0296 74 02              1910 	mov	a,#0x02
   0298 25*00              1911 	add	a,_set_NFRE_PARM_2
   029A F5 82              1912 	mov	dpl,a
                           1913 ;	Peephole 181	changed mov to clr
   029C E4                 1914 	clr	a
   029D 35*01              1915 	addc	a,(_set_NFRE_PARM_2 + 1)
   029F F5 83              1916 	mov	dph,a
                           1917 ;     genPointerGet
                           1918 ;     genFarPointerGet
   02A1 E0                 1919 	movx	a,@dptr
                           1920 ;     genAssign
                           1921 ;	Peephole 100	removed redundant mov
   02A2 FB                 1922 	mov	r3,a
   02A3 90 60 02           1923 	mov	dptr,#_DDC0_DR2
   02A6 F0                 1924 	movx	@dptr,a
                           1925 ;src/ddc_regs.c:198: DDC0_DR1 = (buf[1] & 0xFF);
                           1926 ;     genPlus
                           1927 ;     genPlusIncr
   02A7 74 01              1928 	mov	a,#0x01
   02A9 25*00              1929 	add	a,_set_NFRE_PARM_2
   02AB F5 82              1930 	mov	dpl,a
                           1931 ;	Peephole 181	changed mov to clr
   02AD E4                 1932 	clr	a
   02AE 35*01              1933 	addc	a,(_set_NFRE_PARM_2 + 1)
   02B0 F5 83              1934 	mov	dph,a
                           1935 ;     genPointerGet
                           1936 ;     genFarPointerGet
   02B2 E0                 1937 	movx	a,@dptr
                           1938 ;     genAssign
                           1939 ;	Peephole 100	removed redundant mov
   02B3 FB                 1940 	mov	r3,a
   02B4 90 60 01           1941 	mov	dptr,#_DDC0_DR1
   02B7 F0                 1942 	movx	@dptr,a
                           1943 ;src/ddc_regs.c:199: DDC0_DR0 = (buf[0] & 0xFF);
                           1944 ;     genAssign
   02B8 85*00 82           1945 	mov	dpl,_set_NFRE_PARM_2
   02BB 85*01 83           1946 	mov	dph,(_set_NFRE_PARM_2 + 1)
                           1947 ;     genPointerGet
                           1948 ;     genFarPointerGet
   02BE E0                 1949 	movx	a,@dptr
                           1950 ;     genAssign
                           1951 ;	Peephole 100	removed redundant mov
   02BF FB                 1952 	mov	r3,a
   02C0 90 60 00           1953 	mov	dptr,#_DDC0_DR0
   02C3 F0                 1954 	movx	@dptr,a
                           1955 ;src/ddc_regs.c:200: return 4;
                           1956 ;     genRet
   02C4 75 82 04           1957 	mov	dpl,#0x04
                           1958 ;	Peephole 112.b	changed ljmp to sjmp
                           1959 ;	Peephole 251.b	replaced sjmp to ret with ret
   02C7 22                 1960 	ret
   02C8                    1961 00106$:
                           1962 ;src/ddc_regs.c:201: } else if (index == 1) {
                           1963 ;     genCmpEq
                           1964 ;	Peephole 112.b	changed ljmp to sjmp
                           1965 ;	Peephole 199	optimized misc jump sequence
   02C8 BA 01 4F           1966 	cjne	r2,#0x01,00107$
                           1967 ;00116$:
                           1968 ;	Peephole 200	removed redundant sjmp
   02CB                    1969 00117$:
                           1970 ;src/ddc_regs.c:202: DDC1_AMR = (NFRE & 0xFF00) >> 8;
                           1971 ;     genAssign
   02CB 90 60 17           1972 	mov	dptr,#_DDC1_AMR
   02CE 74 03              1973 	mov	a,#0x03
   02D0 F0                 1974 	movx	@dptr,a
                           1975 ;src/ddc_regs.c:203: DDC1_LAR = (NFRE & 0xFF);
                           1976 ;     genAssign
   02D1 90 60 16           1977 	mov	dptr,#_DDC1_LAR
   02D4 74 03              1978 	mov	a,#0x03
   02D6 F0                 1979 	movx	@dptr,a
                           1980 ;src/ddc_regs.c:204: DDC1_DR3 = (buf[3] & 0xFF);
                           1981 ;     genPlus
                           1982 ;     genPlusIncr
   02D7 74 03              1983 	mov	a,#0x03
   02D9 25*00              1984 	add	a,_set_NFRE_PARM_2
   02DB F5 82              1985 	mov	dpl,a
                           1986 ;	Peephole 181	changed mov to clr
   02DD E4                 1987 	clr	a
   02DE 35*01              1988 	addc	a,(_set_NFRE_PARM_2 + 1)
   02E0 F5 83              1989 	mov	dph,a
                           1990 ;     genPointerGet
                           1991 ;     genFarPointerGet
   02E2 E0                 1992 	movx	a,@dptr
                           1993 ;     genAssign
                           1994 ;	Peephole 100	removed redundant mov
   02E3 FA                 1995 	mov	r2,a
   02E4 90 60 13           1996 	mov	dptr,#_DDC1_DR3
   02E7 F0                 1997 	movx	@dptr,a
                           1998 ;src/ddc_regs.c:205: DDC1_DR2 = (buf[2] & 0xFF);
                           1999 ;     genPlus
                           2000 ;     genPlusIncr
   02E8 74 02              2001 	mov	a,#0x02
   02EA 25*00              2002 	add	a,_set_NFRE_PARM_2
   02EC F5 82              2003 	mov	dpl,a
                           2004 ;	Peephole 181	changed mov to clr
   02EE E4                 2005 	clr	a
   02EF 35*01              2006 	addc	a,(_set_NFRE_PARM_2 + 1)
   02F1 F5 83              2007 	mov	dph,a
                           2008 ;     genPointerGet
                           2009 ;     genFarPointerGet
   02F3 E0                 2010 	movx	a,@dptr
                           2011 ;     genAssign
                           2012 ;	Peephole 100	removed redundant mov
   02F4 FA                 2013 	mov	r2,a
   02F5 90 60 12           2014 	mov	dptr,#_DDC1_DR2
   02F8 F0                 2015 	movx	@dptr,a
                           2016 ;src/ddc_regs.c:206: DDC1_DR1 = (buf[1] & 0xFF);
                           2017 ;     genPlus
                           2018 ;     genPlusIncr
   02F9 74 01              2019 	mov	a,#0x01
   02FB 25*00              2020 	add	a,_set_NFRE_PARM_2
   02FD F5 82              2021 	mov	dpl,a
                           2022 ;	Peephole 181	changed mov to clr
   02FF E4                 2023 	clr	a
   0300 35*01              2024 	addc	a,(_set_NFRE_PARM_2 + 1)
   0302 F5 83              2025 	mov	dph,a
                           2026 ;     genPointerGet
                           2027 ;     genFarPointerGet
   0304 E0                 2028 	movx	a,@dptr
                           2029 ;     genAssign
                           2030 ;	Peephole 100	removed redundant mov
   0305 FA                 2031 	mov	r2,a
   0306 90 60 11           2032 	mov	dptr,#_DDC1_DR1
   0309 F0                 2033 	movx	@dptr,a
                           2034 ;src/ddc_regs.c:207: DDC1_DR0 = (buf[0] & 0xFF);
                           2035 ;     genAssign
   030A 85*00 82           2036 	mov	dpl,_set_NFRE_PARM_2
   030D 85*01 83           2037 	mov	dph,(_set_NFRE_PARM_2 + 1)
                           2038 ;     genPointerGet
                           2039 ;     genFarPointerGet
   0310 E0                 2040 	movx	a,@dptr
                           2041 ;     genAssign
                           2042 ;	Peephole 100	removed redundant mov
   0311 FA                 2043 	mov	r2,a
   0312 90 60 10           2044 	mov	dptr,#_DDC1_DR0
   0315 F0                 2045 	movx	@dptr,a
                           2046 ;src/ddc_regs.c:208: return 4;
                           2047 ;     genRet
   0316 75 82 04           2048 	mov	dpl,#0x04
                           2049 ;	Peephole 112.b	changed ljmp to sjmp
                           2050 ;src/ddc_regs.c:210: return 0;
                           2051 ;     genRet
                           2052 ;	Peephole 237.a	removed sjmp to ret
   0319 22                 2053 	ret
   031A                    2054 00107$:
   031A 75 82 00           2055 	mov	dpl,#0x00
   031D                    2056 00108$:
   031D 22                 2057 	ret
                           2058 ;------------------------------------------------------------
                           2059 ;Allocation info for local variables in function 'read_NPHA'
                           2060 ;------------------------------------------------------------
                           2061 ;buf                       Allocated with name '_read_NPHA_PARM_2'
                           2062 ;len                       Allocated with name '_read_NPHA_PARM_3'
                           2063 ;index                     Allocated to registers r2 
                           2064 ;------------------------------------------------------------
                           2065 ;src/ddc_regs.c:216: read_NPHA (unsigned char index, xdata unsigned char *buf,
                           2066 ;	-----------------------------------------
                           2067 ;	 function read_NPHA
                           2068 ;	-----------------------------------------
   031E                    2069 _read_NPHA:
                           2070 ;     genReceive
   031E AA 82              2071 	mov	r2,dpl
                           2072 ;src/ddc_regs.c:219: if (len < 2) return 0; // 16 bits
                           2073 ;     genCmpLt
                           2074 ;     genCmp
                           2075 ;     genIfxJump
                           2076 ;	Peephole 108	removed ljmp by inverse jump logic
                           2077 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0320 74 FE              2078 	mov	a,#0x100 - 0x02
   0322 25*02              2079 	add	a,_read_NPHA_PARM_3
   0324 40 04              2080 	jc	00102$
   0326                    2081 00113$:
                           2082 ;     genRet
   0326 75 82 00           2083 	mov	dpl,#0x00
                           2084 ;	Peephole 112.b	changed ljmp to sjmp
                           2085 ;	Peephole 251.b	replaced sjmp to ret with ret
   0329 22                 2086 	ret
   032A                    2087 00102$:
                           2088 ;src/ddc_regs.c:221: if (index == 0)
                           2089 ;     genCmpEq
                           2090 ;	Peephole 112.b	changed ljmp to sjmp
                           2091 ;	Peephole 199	optimized misc jump sequence
   032A BA 00 18           2092 	cjne	r2,#0x00,00106$
                           2093 ;00114$:
                           2094 ;	Peephole 200	removed redundant sjmp
   032D                    2095 00115$:
                           2096 ;src/ddc_regs.c:223: DDC0_AMR = (NPHA & 0xFF00) >> 8;
                           2097 ;     genAssign
   032D 90 60 07           2098 	mov	dptr,#_DDC0_AMR
   0330 74 03              2099 	mov	a,#0x03
   0332 F0                 2100 	movx	@dptr,a
                           2101 ;src/ddc_regs.c:224: DDC0_LAR = (NPHA & 0xFF);
                           2102 ;     genAssign
   0333 90 60 06           2103 	mov	dptr,#_DDC0_LAR
   0336 74 04              2104 	mov	a,#0x04
   0338 F0                 2105 	movx	@dptr,a
                           2106 ;src/ddc_regs.c:225: buf[0] == (DDC0_DR0 & 0xFF);
                           2107 ;     genDummyRead
   0339 90 60 00           2108 	mov	dptr,#_DDC0_DR0
   033C E0                 2109 	movx	a,@dptr
                           2110 ;src/ddc_regs.c:226: buf[1] == (DDC0_DR1 & 0xFF);
                           2111 ;     genDummyRead
   033D 90 60 01           2112 	mov	dptr,#_DDC0_DR1
   0340 E0                 2113 	movx	a,@dptr
                           2114 ;src/ddc_regs.c:227: return 2;
                           2115 ;     genRet
   0341 75 82 02           2116 	mov	dpl,#0x02
                           2117 ;	Peephole 112.b	changed ljmp to sjmp
                           2118 ;	Peephole 251.b	replaced sjmp to ret with ret
   0344 22                 2119 	ret
   0345                    2120 00106$:
                           2121 ;src/ddc_regs.c:228: } else if (index == 1) {
                           2122 ;     genCmpEq
                           2123 ;	Peephole 112.b	changed ljmp to sjmp
                           2124 ;	Peephole 199	optimized misc jump sequence
   0345 BA 01 18           2125 	cjne	r2,#0x01,00107$
                           2126 ;00116$:
                           2127 ;	Peephole 200	removed redundant sjmp
   0348                    2128 00117$:
                           2129 ;src/ddc_regs.c:229: DDC1_AMR = (NPHA & 0xFF00) >> 8;
                           2130 ;     genAssign
   0348 90 60 17           2131 	mov	dptr,#_DDC1_AMR
   034B 74 03              2132 	mov	a,#0x03
   034D F0                 2133 	movx	@dptr,a
                           2134 ;src/ddc_regs.c:230: DDC1_LAR = (NPHA & 0xFF);
                           2135 ;     genAssign
   034E 90 60 16           2136 	mov	dptr,#_DDC1_LAR
   0351 74 04              2137 	mov	a,#0x04
   0353 F0                 2138 	movx	@dptr,a
                           2139 ;src/ddc_regs.c:231: buf[0] == (DDC1_DR0 & 0xFF);
                           2140 ;     genDummyRead
   0354 90 60 10           2141 	mov	dptr,#_DDC1_DR0
   0357 E0                 2142 	movx	a,@dptr
                           2143 ;src/ddc_regs.c:232: buf[1] == (DDC1_DR1 & 0xFF);
                           2144 ;     genDummyRead
   0358 90 60 11           2145 	mov	dptr,#_DDC1_DR1
   035B E0                 2146 	movx	a,@dptr
                           2147 ;src/ddc_regs.c:233: return 2;
                           2148 ;     genRet
   035C 75 82 02           2149 	mov	dpl,#0x02
                           2150 ;	Peephole 112.b	changed ljmp to sjmp
                           2151 ;src/ddc_regs.c:235: return 0;
                           2152 ;     genRet
                           2153 ;	Peephole 237.a	removed sjmp to ret
   035F 22                 2154 	ret
   0360                    2155 00107$:
   0360 75 82 00           2156 	mov	dpl,#0x00
   0363                    2157 00108$:
   0363 22                 2158 	ret
                           2159 ;------------------------------------------------------------
                           2160 ;Allocation info for local variables in function 'set_NPHA'
                           2161 ;------------------------------------------------------------
                           2162 ;buf                       Allocated with name '_set_NPHA_PARM_2'
                           2163 ;len                       Allocated with name '_set_NPHA_PARM_3'
                           2164 ;index                     Allocated to registers r2 
                           2165 ;------------------------------------------------------------
                           2166 ;src/ddc_regs.c:240: set_NPHA (unsigned char index, xdata unsigned char *buf,
                           2167 ;	-----------------------------------------
                           2168 ;	 function set_NPHA
                           2169 ;	-----------------------------------------
   0364                    2170 _set_NPHA:
                           2171 ;     genReceive
   0364 AA 82              2172 	mov	r2,dpl
                           2173 ;src/ddc_regs.c:243: if (len < 2) return 0; // 16 bits
                           2174 ;     genCmpLt
                           2175 ;     genCmp
                           2176 ;     genIfxJump
                           2177 ;	Peephole 108	removed ljmp by inverse jump logic
                           2178 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0366 74 FE              2179 	mov	a,#0x100 - 0x02
   0368 25*02              2180 	add	a,_set_NPHA_PARM_3
   036A 40 04              2181 	jc	00102$
   036C                    2182 00113$:
                           2183 ;     genRet
   036C 75 82 00           2184 	mov	dpl,#0x00
                           2185 ;	Peephole 112.b	changed ljmp to sjmp
                           2186 ;	Peephole 251.b	replaced sjmp to ret with ret
   036F 22                 2187 	ret
   0370                    2188 00102$:
                           2189 ;src/ddc_regs.c:245: if (index == 0)
                           2190 ;     genCmpEq
                           2191 ;	Peephole 112.b	changed ljmp to sjmp
                           2192 ;	Peephole 199	optimized misc jump sequence
   0370 BA 00 2D           2193 	cjne	r2,#0x00,00106$
                           2194 ;00114$:
                           2195 ;	Peephole 200	removed redundant sjmp
   0373                    2196 00115$:
                           2197 ;src/ddc_regs.c:247: DDC0_AMR = (NPHA & 0xFF00) >> 8;
                           2198 ;     genAssign
   0373 90 60 07           2199 	mov	dptr,#_DDC0_AMR
   0376 74 03              2200 	mov	a,#0x03
   0378 F0                 2201 	movx	@dptr,a
                           2202 ;src/ddc_regs.c:248: DDC0_LAR = (NPHA & 0xFF);
                           2203 ;     genAssign
   0379 90 60 06           2204 	mov	dptr,#_DDC0_LAR
   037C 74 04              2205 	mov	a,#0x04
   037E F0                 2206 	movx	@dptr,a
                           2207 ;src/ddc_regs.c:249: DDC0_DR1 = (buf[1] & 0xFF);
                           2208 ;     genPlus
                           2209 ;     genPlusIncr
   037F 74 01              2210 	mov	a,#0x01
   0381 25*00              2211 	add	a,_set_NPHA_PARM_2
   0383 F5 82              2212 	mov	dpl,a
                           2213 ;	Peephole 181	changed mov to clr
   0385 E4                 2214 	clr	a
   0386 35*01              2215 	addc	a,(_set_NPHA_PARM_2 + 1)
   0388 F5 83              2216 	mov	dph,a
                           2217 ;     genPointerGet
                           2218 ;     genFarPointerGet
   038A E0                 2219 	movx	a,@dptr
                           2220 ;     genAssign
                           2221 ;	Peephole 100	removed redundant mov
   038B FB                 2222 	mov	r3,a
   038C 90 60 01           2223 	mov	dptr,#_DDC0_DR1
   038F F0                 2224 	movx	@dptr,a
                           2225 ;src/ddc_regs.c:250: DDC0_DR0 = (buf[0] & 0xFF);
                           2226 ;     genAssign
   0390 85*00 82           2227 	mov	dpl,_set_NPHA_PARM_2
   0393 85*01 83           2228 	mov	dph,(_set_NPHA_PARM_2 + 1)
                           2229 ;     genPointerGet
                           2230 ;     genFarPointerGet
   0396 E0                 2231 	movx	a,@dptr
                           2232 ;     genAssign
                           2233 ;	Peephole 100	removed redundant mov
   0397 FB                 2234 	mov	r3,a
   0398 90 60 00           2235 	mov	dptr,#_DDC0_DR0
   039B F0                 2236 	movx	@dptr,a
                           2237 ;src/ddc_regs.c:251: return 2;
                           2238 ;     genRet
   039C 75 82 02           2239 	mov	dpl,#0x02
                           2240 ;	Peephole 112.b	changed ljmp to sjmp
                           2241 ;	Peephole 251.b	replaced sjmp to ret with ret
   039F 22                 2242 	ret
   03A0                    2243 00106$:
                           2244 ;src/ddc_regs.c:252: } else if (index == 1) {
                           2245 ;     genCmpEq
                           2246 ;	Peephole 112.b	changed ljmp to sjmp
                           2247 ;	Peephole 199	optimized misc jump sequence
   03A0 BA 01 2D           2248 	cjne	r2,#0x01,00107$
                           2249 ;00116$:
                           2250 ;	Peephole 200	removed redundant sjmp
   03A3                    2251 00117$:
                           2252 ;src/ddc_regs.c:253: DDC1_AMR = (NPHA & 0xFF00) >> 8;
                           2253 ;     genAssign
   03A3 90 60 17           2254 	mov	dptr,#_DDC1_AMR
   03A6 74 03              2255 	mov	a,#0x03
   03A8 F0                 2256 	movx	@dptr,a
                           2257 ;src/ddc_regs.c:254: DDC1_LAR = (NPHA & 0xFF);
                           2258 ;     genAssign
   03A9 90 60 16           2259 	mov	dptr,#_DDC1_LAR
   03AC 74 04              2260 	mov	a,#0x04
   03AE F0                 2261 	movx	@dptr,a
                           2262 ;src/ddc_regs.c:255: DDC1_DR1 = (buf[1] & 0xFF);
                           2263 ;     genPlus
                           2264 ;     genPlusIncr
   03AF 74 01              2265 	mov	a,#0x01
   03B1 25*00              2266 	add	a,_set_NPHA_PARM_2
   03B3 F5 82              2267 	mov	dpl,a
                           2268 ;	Peephole 181	changed mov to clr
   03B5 E4                 2269 	clr	a
   03B6 35*01              2270 	addc	a,(_set_NPHA_PARM_2 + 1)
   03B8 F5 83              2271 	mov	dph,a
                           2272 ;     genPointerGet
                           2273 ;     genFarPointerGet
   03BA E0                 2274 	movx	a,@dptr
                           2275 ;     genAssign
                           2276 ;	Peephole 100	removed redundant mov
   03BB FA                 2277 	mov	r2,a
   03BC 90 60 11           2278 	mov	dptr,#_DDC1_DR1
   03BF F0                 2279 	movx	@dptr,a
                           2280 ;src/ddc_regs.c:256: DDC1_DR0 = (buf[0] & 0xFF);
                           2281 ;     genAssign
   03C0 85*00 82           2282 	mov	dpl,_set_NPHA_PARM_2
   03C3 85*01 83           2283 	mov	dph,(_set_NPHA_PARM_2 + 1)
                           2284 ;     genPointerGet
                           2285 ;     genFarPointerGet
   03C6 E0                 2286 	movx	a,@dptr
                           2287 ;     genAssign
                           2288 ;	Peephole 100	removed redundant mov
   03C7 FA                 2289 	mov	r2,a
   03C8 90 60 10           2290 	mov	dptr,#_DDC1_DR0
   03CB F0                 2291 	movx	@dptr,a
                           2292 ;src/ddc_regs.c:257: return 2;
                           2293 ;     genRet
   03CC 75 82 02           2294 	mov	dpl,#0x02
                           2295 ;	Peephole 112.b	changed ljmp to sjmp
                           2296 ;src/ddc_regs.c:259: return 0;
                           2297 ;     genRet
                           2298 ;	Peephole 237.a	removed sjmp to ret
   03CF 22                 2299 	ret
   03D0                    2300 00107$:
   03D0 75 82 00           2301 	mov	dpl,#0x00
   03D3                    2302 00108$:
   03D3 22                 2303 	ret
                           2304 ;------------------------------------------------------------
                           2305 ;Allocation info for local variables in function 'read_C2SR'
                           2306 ;------------------------------------------------------------
                           2307 ;buf                       Allocated with name '_read_C2SR_PARM_2'
                           2308 ;len                       Allocated with name '_read_C2SR_PARM_3'
                           2309 ;index                     Allocated to registers r2 
                           2310 ;------------------------------------------------------------
                           2311 ;src/ddc_regs.c:264: read_C2SR (unsigned char index, xdata unsigned char *buf,
                           2312 ;	-----------------------------------------
                           2313 ;	 function read_C2SR
                           2314 ;	-----------------------------------------
   03D4                    2315 _read_C2SR:
                           2316 ;     genReceive
   03D4 AA 82              2317 	mov	r2,dpl
                           2318 ;src/ddc_regs.c:267: if (len < 1) return 0; // 8 bits
                           2319 ;     genCmpLt
                           2320 ;     genCmp
                           2321 ;     genIfxJump
                           2322 ;	Peephole 108	removed ljmp by inverse jump logic
                           2323 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   03D6 74 FF              2324 	mov	a,#0x100 - 0x01
   03D8 25*02              2325 	add	a,_read_C2SR_PARM_3
   03DA 40 04              2326 	jc	00102$
   03DC                    2327 00113$:
                           2328 ;     genRet
   03DC 75 82 00           2329 	mov	dpl,#0x00
                           2330 ;	Peephole 112.b	changed ljmp to sjmp
                           2331 ;	Peephole 251.b	replaced sjmp to ret with ret
   03DF 22                 2332 	ret
   03E0                    2333 00102$:
                           2334 ;src/ddc_regs.c:269: if (index == 0)
                           2335 ;     genCmpEq
                           2336 ;	Peephole 112.b	changed ljmp to sjmp
                           2337 ;	Peephole 199	optimized misc jump sequence
   03E0 BA 00 14           2338 	cjne	r2,#0x00,00106$
                           2339 ;00114$:
                           2340 ;	Peephole 200	removed redundant sjmp
   03E3                    2341 00115$:
                           2342 ;src/ddc_regs.c:271: DDC0_AMR = (C2SR & 0xFF00) >> 8;
                           2343 ;     genAssign
   03E3 90 60 07           2344 	mov	dptr,#_DDC0_AMR
   03E6 74 03              2345 	mov	a,#0x03
   03E8 F0                 2346 	movx	@dptr,a
                           2347 ;src/ddc_regs.c:272: DDC0_LAR = (C2SR & 0xFF);
                           2348 ;     genAssign
   03E9 90 60 06           2349 	mov	dptr,#_DDC0_LAR
   03EC 74 05              2350 	mov	a,#0x05
   03EE F0                 2351 	movx	@dptr,a
                           2352 ;src/ddc_regs.c:273: buf[0] == DDC0_DR0;
                           2353 ;     genDummyRead
   03EF 90 60 00           2354 	mov	dptr,#_DDC0_DR0
   03F2 E0                 2355 	movx	a,@dptr
                           2356 ;src/ddc_regs.c:274: return 1;
                           2357 ;     genRet
   03F3 75 82 01           2358 	mov	dpl,#0x01
                           2359 ;	Peephole 112.b	changed ljmp to sjmp
                           2360 ;	Peephole 251.b	replaced sjmp to ret with ret
   03F6 22                 2361 	ret
   03F7                    2362 00106$:
                           2363 ;src/ddc_regs.c:275: } else if (index == 1) {
                           2364 ;     genCmpEq
                           2365 ;	Peephole 112.b	changed ljmp to sjmp
                           2366 ;	Peephole 199	optimized misc jump sequence
   03F7 BA 01 14           2367 	cjne	r2,#0x01,00107$
                           2368 ;00116$:
                           2369 ;	Peephole 200	removed redundant sjmp
   03FA                    2370 00117$:
                           2371 ;src/ddc_regs.c:276: DDC1_AMR = (C2SR & 0xFF00) >> 8;
                           2372 ;     genAssign
   03FA 90 60 17           2373 	mov	dptr,#_DDC1_AMR
   03FD 74 03              2374 	mov	a,#0x03
   03FF F0                 2375 	movx	@dptr,a
                           2376 ;src/ddc_regs.c:277: DDC1_LAR = (C2SR & 0xFF);
                           2377 ;     genAssign
   0400 90 60 16           2378 	mov	dptr,#_DDC1_LAR
   0403 74 05              2379 	mov	a,#0x05
   0405 F0                 2380 	movx	@dptr,a
                           2381 ;src/ddc_regs.c:278: buf[0] == DDC1_DR0;
                           2382 ;     genDummyRead
   0406 90 60 10           2383 	mov	dptr,#_DDC1_DR0
   0409 E0                 2384 	movx	a,@dptr
                           2385 ;src/ddc_regs.c:279: return 1;
                           2386 ;     genRet
   040A 75 82 01           2387 	mov	dpl,#0x01
                           2388 ;	Peephole 112.b	changed ljmp to sjmp
                           2389 ;src/ddc_regs.c:281: return 0;
                           2390 ;     genRet
                           2391 ;	Peephole 237.a	removed sjmp to ret
   040D 22                 2392 	ret
   040E                    2393 00107$:
   040E 75 82 00           2394 	mov	dpl,#0x00
   0411                    2395 00108$:
   0411 22                 2396 	ret
                           2397 ;------------------------------------------------------------
                           2398 ;Allocation info for local variables in function 'set_C2SR'
                           2399 ;------------------------------------------------------------
                           2400 ;buf                       Allocated with name '_set_C2SR_PARM_2'
                           2401 ;len                       Allocated with name '_set_C2SR_PARM_3'
                           2402 ;index                     Allocated to registers r2 
                           2403 ;------------------------------------------------------------
                           2404 ;src/ddc_regs.c:286: set_C2SR (unsigned char index, xdata unsigned char *buf,
                           2405 ;	-----------------------------------------
                           2406 ;	 function set_C2SR
                           2407 ;	-----------------------------------------
   0412                    2408 _set_C2SR:
                           2409 ;     genReceive
   0412 AA 82              2410 	mov	r2,dpl
                           2411 ;src/ddc_regs.c:289: if (len < 1) return 0; // 8 bits
                           2412 ;     genCmpLt
                           2413 ;     genCmp
                           2414 ;     genIfxJump
                           2415 ;	Peephole 108	removed ljmp by inverse jump logic
                           2416 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0414 74 FF              2417 	mov	a,#0x100 - 0x01
   0416 25*02              2418 	add	a,_set_C2SR_PARM_3
   0418 40 04              2419 	jc	00102$
   041A                    2420 00113$:
                           2421 ;     genRet
   041A 75 82 00           2422 	mov	dpl,#0x00
                           2423 ;	Peephole 112.b	changed ljmp to sjmp
                           2424 ;	Peephole 251.b	replaced sjmp to ret with ret
   041D 22                 2425 	ret
   041E                    2426 00102$:
                           2427 ;src/ddc_regs.c:291: if (index == 0)
                           2428 ;     genCmpEq
                           2429 ;	Peephole 112.b	changed ljmp to sjmp
                           2430 ;	Peephole 199	optimized misc jump sequence
   041E BA 00 1C           2431 	cjne	r2,#0x00,00106$
                           2432 ;00114$:
                           2433 ;	Peephole 200	removed redundant sjmp
   0421                    2434 00115$:
                           2435 ;src/ddc_regs.c:293: DDC0_AMR = (C2SR & 0xFF00) >> 8;
                           2436 ;     genAssign
   0421 90 60 07           2437 	mov	dptr,#_DDC0_AMR
   0424 74 03              2438 	mov	a,#0x03
   0426 F0                 2439 	movx	@dptr,a
                           2440 ;src/ddc_regs.c:294: DDC0_LAR = (C2SR & 0xFF);
                           2441 ;     genAssign
   0427 90 60 06           2442 	mov	dptr,#_DDC0_LAR
   042A 74 05              2443 	mov	a,#0x05
   042C F0                 2444 	movx	@dptr,a
                           2445 ;src/ddc_regs.c:295: DDC0_DR0 = (buf[0] & 0xFF);
                           2446 ;     genAssign
   042D 85*00 82           2447 	mov	dpl,_set_C2SR_PARM_2
   0430 85*01 83           2448 	mov	dph,(_set_C2SR_PARM_2 + 1)
                           2449 ;     genPointerGet
                           2450 ;     genFarPointerGet
   0433 E0                 2451 	movx	a,@dptr
                           2452 ;     genAssign
                           2453 ;	Peephole 100	removed redundant mov
   0434 FB                 2454 	mov	r3,a
   0435 90 60 00           2455 	mov	dptr,#_DDC0_DR0
   0438 F0                 2456 	movx	@dptr,a
                           2457 ;src/ddc_regs.c:296: return 1;
                           2458 ;     genRet
   0439 75 82 01           2459 	mov	dpl,#0x01
                           2460 ;	Peephole 112.b	changed ljmp to sjmp
                           2461 ;	Peephole 251.b	replaced sjmp to ret with ret
   043C 22                 2462 	ret
   043D                    2463 00106$:
                           2464 ;src/ddc_regs.c:297: } else if (index == 1) {
                           2465 ;     genCmpEq
                           2466 ;	Peephole 112.b	changed ljmp to sjmp
                           2467 ;	Peephole 199	optimized misc jump sequence
   043D BA 01 1C           2468 	cjne	r2,#0x01,00107$
                           2469 ;00116$:
                           2470 ;	Peephole 200	removed redundant sjmp
   0440                    2471 00117$:
                           2472 ;src/ddc_regs.c:298: DDC1_AMR = (C2SR & 0xFF00) >> 8;
                           2473 ;     genAssign
   0440 90 60 17           2474 	mov	dptr,#_DDC1_AMR
   0443 74 03              2475 	mov	a,#0x03
   0445 F0                 2476 	movx	@dptr,a
                           2477 ;src/ddc_regs.c:299: DDC1_LAR = (C2SR & 0xFF);
                           2478 ;     genAssign
   0446 90 60 16           2479 	mov	dptr,#_DDC1_LAR
   0449 74 05              2480 	mov	a,#0x05
   044B F0                 2481 	movx	@dptr,a
                           2482 ;src/ddc_regs.c:300: DDC1_DR0 = (buf[0] & 0xFF);
                           2483 ;     genAssign
   044C 85*00 82           2484 	mov	dpl,_set_C2SR_PARM_2
   044F 85*01 83           2485 	mov	dph,(_set_C2SR_PARM_2 + 1)
                           2486 ;     genPointerGet
                           2487 ;     genFarPointerGet
   0452 E0                 2488 	movx	a,@dptr
                           2489 ;     genAssign
                           2490 ;	Peephole 100	removed redundant mov
   0453 FA                 2491 	mov	r2,a
   0454 90 60 10           2492 	mov	dptr,#_DDC1_DR0
   0457 F0                 2493 	movx	@dptr,a
                           2494 ;src/ddc_regs.c:301: return 1;
                           2495 ;     genRet
   0458 75 82 01           2496 	mov	dpl,#0x01
                           2497 ;	Peephole 112.b	changed ljmp to sjmp
                           2498 ;src/ddc_regs.c:303: return 0;
                           2499 ;     genRet
                           2500 ;	Peephole 237.a	removed sjmp to ret
   045B 22                 2501 	ret
   045C                    2502 00107$:
   045C 75 82 00           2503 	mov	dpl,#0x00
   045F                    2504 00108$:
   045F 22                 2505 	ret
                           2506 ;------------------------------------------------------------
                           2507 ;Allocation info for local variables in function 'read_C2DEC'
                           2508 ;------------------------------------------------------------
                           2509 ;buf                       Allocated with name '_read_C2DEC_PARM_2'
                           2510 ;len                       Allocated with name '_read_C2DEC_PARM_3'
                           2511 ;index                     Allocated to registers r2 
                           2512 ;------------------------------------------------------------
                           2513 ;src/ddc_regs.c:309: read_C2DEC (unsigned char index, xdata unsigned char *buf,
                           2514 ;	-----------------------------------------
                           2515 ;	 function read_C2DEC
                           2516 ;	-----------------------------------------
   0460                    2517 _read_C2DEC:
                           2518 ;     genReceive
   0460 AA 82              2519 	mov	r2,dpl
                           2520 ;src/ddc_regs.c:312: if (len < 1) return 0; // 8 bits
                           2521 ;     genCmpLt
                           2522 ;     genCmp
                           2523 ;     genIfxJump
                           2524 ;	Peephole 108	removed ljmp by inverse jump logic
                           2525 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0462 74 FF              2526 	mov	a,#0x100 - 0x01
   0464 25*02              2527 	add	a,_read_C2DEC_PARM_3
   0466 40 04              2528 	jc	00102$
   0468                    2529 00113$:
                           2530 ;     genRet
   0468 75 82 00           2531 	mov	dpl,#0x00
                           2532 ;	Peephole 112.b	changed ljmp to sjmp
                           2533 ;	Peephole 251.b	replaced sjmp to ret with ret
   046B 22                 2534 	ret
   046C                    2535 00102$:
                           2536 ;src/ddc_regs.c:314: if (index == 0)
                           2537 ;     genCmpEq
                           2538 ;	Peephole 112.b	changed ljmp to sjmp
                           2539 ;	Peephole 199	optimized misc jump sequence
   046C BA 00 14           2540 	cjne	r2,#0x00,00106$
                           2541 ;00114$:
                           2542 ;	Peephole 200	removed redundant sjmp
   046F                    2543 00115$:
                           2544 ;src/ddc_regs.c:316: DDC0_AMR = (C2DEC & 0xFF00) >> 8;
                           2545 ;     genAssign
   046F 90 60 07           2546 	mov	dptr,#_DDC0_AMR
   0472 74 03              2547 	mov	a,#0x03
   0474 F0                 2548 	movx	@dptr,a
                           2549 ;src/ddc_regs.c:317: DDC0_LAR = (C2DEC & 0xFF);
                           2550 ;     genAssign
   0475 90 60 06           2551 	mov	dptr,#_DDC0_LAR
   0478 74 06              2552 	mov	a,#0x06
   047A F0                 2553 	movx	@dptr,a
                           2554 ;src/ddc_regs.c:318: buf[0] == DDC0_DR0;
                           2555 ;     genDummyRead
   047B 90 60 00           2556 	mov	dptr,#_DDC0_DR0
   047E E0                 2557 	movx	a,@dptr
                           2558 ;src/ddc_regs.c:319: return 1;
                           2559 ;     genRet
   047F 75 82 01           2560 	mov	dpl,#0x01
                           2561 ;	Peephole 112.b	changed ljmp to sjmp
                           2562 ;	Peephole 251.b	replaced sjmp to ret with ret
   0482 22                 2563 	ret
   0483                    2564 00106$:
                           2565 ;src/ddc_regs.c:320: } else if (index == 1) {
                           2566 ;     genCmpEq
                           2567 ;	Peephole 112.b	changed ljmp to sjmp
                           2568 ;	Peephole 199	optimized misc jump sequence
   0483 BA 01 14           2569 	cjne	r2,#0x01,00107$
                           2570 ;00116$:
                           2571 ;	Peephole 200	removed redundant sjmp
   0486                    2572 00117$:
                           2573 ;src/ddc_regs.c:321: DDC1_AMR = (C2DEC & 0xFF00) >> 8;
                           2574 ;     genAssign
   0486 90 60 17           2575 	mov	dptr,#_DDC1_AMR
   0489 74 03              2576 	mov	a,#0x03
   048B F0                 2577 	movx	@dptr,a
                           2578 ;src/ddc_regs.c:322: DDC1_LAR = (C2DEC & 0xFF);
                           2579 ;     genAssign
   048C 90 60 16           2580 	mov	dptr,#_DDC1_LAR
   048F 74 06              2581 	mov	a,#0x06
   0491 F0                 2582 	movx	@dptr,a
                           2583 ;src/ddc_regs.c:323: buf[0] == DDC1_DR0;
                           2584 ;     genDummyRead
   0492 90 60 10           2585 	mov	dptr,#_DDC1_DR0
   0495 E0                 2586 	movx	a,@dptr
                           2587 ;src/ddc_regs.c:324: return 1;
                           2588 ;     genRet
   0496 75 82 01           2589 	mov	dpl,#0x01
                           2590 ;	Peephole 112.b	changed ljmp to sjmp
                           2591 ;src/ddc_regs.c:326: return 0;
                           2592 ;     genRet
                           2593 ;	Peephole 237.a	removed sjmp to ret
   0499 22                 2594 	ret
   049A                    2595 00107$:
   049A 75 82 00           2596 	mov	dpl,#0x00
   049D                    2597 00108$:
   049D 22                 2598 	ret
                           2599 ;------------------------------------------------------------
                           2600 ;Allocation info for local variables in function 'set_C2DEC'
                           2601 ;------------------------------------------------------------
                           2602 ;buf                       Allocated with name '_set_C2DEC_PARM_2'
                           2603 ;len                       Allocated with name '_set_C2DEC_PARM_3'
                           2604 ;index                     Allocated to registers r2 
                           2605 ;------------------------------------------------------------
                           2606 ;src/ddc_regs.c:331: set_C2DEC (unsigned char index, xdata unsigned char *buf,
                           2607 ;	-----------------------------------------
                           2608 ;	 function set_C2DEC
                           2609 ;	-----------------------------------------
   049E                    2610 _set_C2DEC:
                           2611 ;     genReceive
   049E AA 82              2612 	mov	r2,dpl
                           2613 ;src/ddc_regs.c:334: if (len < 1) return 0; // 8 bits
                           2614 ;     genCmpLt
                           2615 ;     genCmp
                           2616 ;     genIfxJump
                           2617 ;	Peephole 108	removed ljmp by inverse jump logic
                           2618 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   04A0 74 FF              2619 	mov	a,#0x100 - 0x01
   04A2 25*02              2620 	add	a,_set_C2DEC_PARM_3
   04A4 40 04              2621 	jc	00102$
   04A6                    2622 00113$:
                           2623 ;     genRet
   04A6 75 82 00           2624 	mov	dpl,#0x00
                           2625 ;	Peephole 112.b	changed ljmp to sjmp
                           2626 ;	Peephole 251.b	replaced sjmp to ret with ret
   04A9 22                 2627 	ret
   04AA                    2628 00102$:
                           2629 ;src/ddc_regs.c:336: if (index == 0)
                           2630 ;     genCmpEq
                           2631 ;	Peephole 112.b	changed ljmp to sjmp
                           2632 ;	Peephole 199	optimized misc jump sequence
   04AA BA 00 1C           2633 	cjne	r2,#0x00,00106$
                           2634 ;00114$:
                           2635 ;	Peephole 200	removed redundant sjmp
   04AD                    2636 00115$:
                           2637 ;src/ddc_regs.c:338: DDC0_AMR = (C2DEC & 0xFF00) >> 8;
                           2638 ;     genAssign
   04AD 90 60 07           2639 	mov	dptr,#_DDC0_AMR
   04B0 74 03              2640 	mov	a,#0x03
   04B2 F0                 2641 	movx	@dptr,a
                           2642 ;src/ddc_regs.c:339: DDC0_LAR = (C2DEC & 0xFF);
                           2643 ;     genAssign
   04B3 90 60 06           2644 	mov	dptr,#_DDC0_LAR
   04B6 74 06              2645 	mov	a,#0x06
   04B8 F0                 2646 	movx	@dptr,a
                           2647 ;src/ddc_regs.c:340: DDC0_DR0 = (buf[0] & 0xFF);
                           2648 ;     genAssign
   04B9 85*00 82           2649 	mov	dpl,_set_C2DEC_PARM_2
   04BC 85*01 83           2650 	mov	dph,(_set_C2DEC_PARM_2 + 1)
                           2651 ;     genPointerGet
                           2652 ;     genFarPointerGet
   04BF E0                 2653 	movx	a,@dptr
                           2654 ;     genAssign
                           2655 ;	Peephole 100	removed redundant mov
   04C0 FB                 2656 	mov	r3,a
   04C1 90 60 00           2657 	mov	dptr,#_DDC0_DR0
   04C4 F0                 2658 	movx	@dptr,a
                           2659 ;src/ddc_regs.c:341: return 1;
                           2660 ;     genRet
   04C5 75 82 01           2661 	mov	dpl,#0x01
                           2662 ;	Peephole 112.b	changed ljmp to sjmp
                           2663 ;	Peephole 251.b	replaced sjmp to ret with ret
   04C8 22                 2664 	ret
   04C9                    2665 00106$:
                           2666 ;src/ddc_regs.c:342: } else if (index == 1) {
                           2667 ;     genCmpEq
                           2668 ;	Peephole 112.b	changed ljmp to sjmp
                           2669 ;	Peephole 199	optimized misc jump sequence
   04C9 BA 01 1C           2670 	cjne	r2,#0x01,00107$
                           2671 ;00116$:
                           2672 ;	Peephole 200	removed redundant sjmp
   04CC                    2673 00117$:
                           2674 ;src/ddc_regs.c:343: DDC1_AMR = (C2DEC & 0xFF00) >> 8;
                           2675 ;     genAssign
   04CC 90 60 17           2676 	mov	dptr,#_DDC1_AMR
   04CF 74 03              2677 	mov	a,#0x03
   04D1 F0                 2678 	movx	@dptr,a
                           2679 ;src/ddc_regs.c:344: DDC1_LAR = (C2DEC & 0xFF);
                           2680 ;     genAssign
   04D2 90 60 16           2681 	mov	dptr,#_DDC1_LAR
   04D5 74 06              2682 	mov	a,#0x06
   04D7 F0                 2683 	movx	@dptr,a
                           2684 ;src/ddc_regs.c:345: DDC1_DR0 = (buf[0] & 0xFF);
                           2685 ;     genAssign
   04D8 85*00 82           2686 	mov	dpl,_set_C2DEC_PARM_2
   04DB 85*01 83           2687 	mov	dph,(_set_C2DEC_PARM_2 + 1)
                           2688 ;     genPointerGet
                           2689 ;     genFarPointerGet
   04DE E0                 2690 	movx	a,@dptr
                           2691 ;     genAssign
                           2692 ;	Peephole 100	removed redundant mov
   04DF FA                 2693 	mov	r2,a
   04E0 90 60 10           2694 	mov	dptr,#_DDC1_DR0
   04E3 F0                 2695 	movx	@dptr,a
                           2696 ;src/ddc_regs.c:346: return 1;
                           2697 ;     genRet
   04E4 75 82 01           2698 	mov	dpl,#0x01
                           2699 ;	Peephole 112.b	changed ljmp to sjmp
                           2700 ;src/ddc_regs.c:348: return 0;
                           2701 ;     genRet
                           2702 ;	Peephole 237.a	removed sjmp to ret
   04E7 22                 2703 	ret
   04E8                    2704 00107$:
   04E8 75 82 00           2705 	mov	dpl,#0x00
   04EB                    2706 00108$:
   04EB 22                 2707 	ret
                           2708 ;------------------------------------------------------------
                           2709 ;Allocation info for local variables in function 'read_C5SR'
                           2710 ;------------------------------------------------------------
                           2711 ;buf                       Allocated with name '_read_C5SR_PARM_2'
                           2712 ;len                       Allocated with name '_read_C5SR_PARM_3'
                           2713 ;index                     Allocated to registers r2 
                           2714 ;------------------------------------------------------------
                           2715 ;src/ddc_regs.c:353: read_C5SR (unsigned char index, xdata unsigned char *buf,
                           2716 ;	-----------------------------------------
                           2717 ;	 function read_C5SR
                           2718 ;	-----------------------------------------
   04EC                    2719 _read_C5SR:
                           2720 ;     genReceive
   04EC AA 82              2721 	mov	r2,dpl
                           2722 ;src/ddc_regs.c:356: if (len < 1) return 0; // 8 bits
                           2723 ;     genCmpLt
                           2724 ;     genCmp
                           2725 ;     genIfxJump
                           2726 ;	Peephole 108	removed ljmp by inverse jump logic
                           2727 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   04EE 74 FF              2728 	mov	a,#0x100 - 0x01
   04F0 25*02              2729 	add	a,_read_C5SR_PARM_3
   04F2 40 04              2730 	jc	00102$
   04F4                    2731 00113$:
                           2732 ;     genRet
   04F4 75 82 00           2733 	mov	dpl,#0x00
                           2734 ;	Peephole 112.b	changed ljmp to sjmp
                           2735 ;	Peephole 251.b	replaced sjmp to ret with ret
   04F7 22                 2736 	ret
   04F8                    2737 00102$:
                           2738 ;src/ddc_regs.c:358: if (index == 0)
                           2739 ;     genCmpEq
                           2740 ;	Peephole 112.b	changed ljmp to sjmp
                           2741 ;	Peephole 199	optimized misc jump sequence
   04F8 BA 00 14           2742 	cjne	r2,#0x00,00106$
                           2743 ;00114$:
                           2744 ;	Peephole 200	removed redundant sjmp
   04FB                    2745 00115$:
                           2746 ;src/ddc_regs.c:360: DDC0_AMR = (C5SR & 0xFF00) >> 8;
                           2747 ;     genAssign
   04FB 90 60 07           2748 	mov	dptr,#_DDC0_AMR
   04FE 74 03              2749 	mov	a,#0x03
   0500 F0                 2750 	movx	@dptr,a
                           2751 ;src/ddc_regs.c:361: DDC0_LAR = (C5SR & 0xFF);
                           2752 ;     genAssign
   0501 90 60 06           2753 	mov	dptr,#_DDC0_LAR
   0504 74 07              2754 	mov	a,#0x07
   0506 F0                 2755 	movx	@dptr,a
                           2756 ;src/ddc_regs.c:362: buf[0] == DDC0_DR0;
                           2757 ;     genDummyRead
   0507 90 60 00           2758 	mov	dptr,#_DDC0_DR0
   050A E0                 2759 	movx	a,@dptr
                           2760 ;src/ddc_regs.c:363: return 1;
                           2761 ;     genRet
   050B 75 82 01           2762 	mov	dpl,#0x01
                           2763 ;	Peephole 112.b	changed ljmp to sjmp
                           2764 ;	Peephole 251.b	replaced sjmp to ret with ret
   050E 22                 2765 	ret
   050F                    2766 00106$:
                           2767 ;src/ddc_regs.c:364: } else if (index == 1) {
                           2768 ;     genCmpEq
                           2769 ;	Peephole 112.b	changed ljmp to sjmp
                           2770 ;	Peephole 199	optimized misc jump sequence
   050F BA 01 14           2771 	cjne	r2,#0x01,00107$
                           2772 ;00116$:
                           2773 ;	Peephole 200	removed redundant sjmp
   0512                    2774 00117$:
                           2775 ;src/ddc_regs.c:365: DDC1_AMR = (C5SR & 0xFF00) >> 8;
                           2776 ;     genAssign
   0512 90 60 17           2777 	mov	dptr,#_DDC1_AMR
   0515 74 03              2778 	mov	a,#0x03
   0517 F0                 2779 	movx	@dptr,a
                           2780 ;src/ddc_regs.c:366: DDC1_LAR = (C5SR & 0xFF);
                           2781 ;     genAssign
   0518 90 60 16           2782 	mov	dptr,#_DDC1_LAR
   051B 74 07              2783 	mov	a,#0x07
   051D F0                 2784 	movx	@dptr,a
                           2785 ;src/ddc_regs.c:367: buf[0] == DDC1_DR0;
                           2786 ;     genDummyRead
   051E 90 60 10           2787 	mov	dptr,#_DDC1_DR0
   0521 E0                 2788 	movx	a,@dptr
                           2789 ;src/ddc_regs.c:368: return 1;
                           2790 ;     genRet
   0522 75 82 01           2791 	mov	dpl,#0x01
                           2792 ;	Peephole 112.b	changed ljmp to sjmp
                           2793 ;src/ddc_regs.c:370: return 0;
                           2794 ;     genRet
                           2795 ;	Peephole 237.a	removed sjmp to ret
   0525 22                 2796 	ret
   0526                    2797 00107$:
   0526 75 82 00           2798 	mov	dpl,#0x00
   0529                    2799 00108$:
   0529 22                 2800 	ret
                           2801 ;------------------------------------------------------------
                           2802 ;Allocation info for local variables in function 'set_C5SR'
                           2803 ;------------------------------------------------------------
                           2804 ;buf                       Allocated with name '_set_C5SR_PARM_2'
                           2805 ;len                       Allocated with name '_set_C5SR_PARM_3'
                           2806 ;index                     Allocated to registers r2 
                           2807 ;------------------------------------------------------------
                           2808 ;src/ddc_regs.c:375: set_C5SR (unsigned char index, xdata unsigned char *buf,
                           2809 ;	-----------------------------------------
                           2810 ;	 function set_C5SR
                           2811 ;	-----------------------------------------
   052A                    2812 _set_C5SR:
                           2813 ;     genReceive
   052A AA 82              2814 	mov	r2,dpl
                           2815 ;src/ddc_regs.c:378: if (len < 1) return 0; // 8 bits
                           2816 ;     genCmpLt
                           2817 ;     genCmp
                           2818 ;     genIfxJump
                           2819 ;	Peephole 108	removed ljmp by inverse jump logic
                           2820 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   052C 74 FF              2821 	mov	a,#0x100 - 0x01
   052E 25*02              2822 	add	a,_set_C5SR_PARM_3
   0530 40 04              2823 	jc	00102$
   0532                    2824 00113$:
                           2825 ;     genRet
   0532 75 82 00           2826 	mov	dpl,#0x00
                           2827 ;	Peephole 112.b	changed ljmp to sjmp
                           2828 ;	Peephole 251.b	replaced sjmp to ret with ret
   0535 22                 2829 	ret
   0536                    2830 00102$:
                           2831 ;src/ddc_regs.c:380: if (index == 0)
                           2832 ;     genCmpEq
                           2833 ;	Peephole 112.b	changed ljmp to sjmp
                           2834 ;	Peephole 199	optimized misc jump sequence
   0536 BA 00 1C           2835 	cjne	r2,#0x00,00106$
                           2836 ;00114$:
                           2837 ;	Peephole 200	removed redundant sjmp
   0539                    2838 00115$:
                           2839 ;src/ddc_regs.c:382: DDC0_AMR = (C5SR & 0xFF00) >> 8;
                           2840 ;     genAssign
   0539 90 60 07           2841 	mov	dptr,#_DDC0_AMR
   053C 74 03              2842 	mov	a,#0x03
   053E F0                 2843 	movx	@dptr,a
                           2844 ;src/ddc_regs.c:383: DDC0_LAR = (C5SR & 0xFF);
                           2845 ;     genAssign
   053F 90 60 06           2846 	mov	dptr,#_DDC0_LAR
   0542 74 07              2847 	mov	a,#0x07
   0544 F0                 2848 	movx	@dptr,a
                           2849 ;src/ddc_regs.c:384: DDC0_DR0 = (buf[0] & 0xFF);
                           2850 ;     genAssign
   0545 85*00 82           2851 	mov	dpl,_set_C5SR_PARM_2
   0548 85*01 83           2852 	mov	dph,(_set_C5SR_PARM_2 + 1)
                           2853 ;     genPointerGet
                           2854 ;     genFarPointerGet
   054B E0                 2855 	movx	a,@dptr
                           2856 ;     genAssign
                           2857 ;	Peephole 100	removed redundant mov
   054C FB                 2858 	mov	r3,a
   054D 90 60 00           2859 	mov	dptr,#_DDC0_DR0
   0550 F0                 2860 	movx	@dptr,a
                           2861 ;src/ddc_regs.c:385: return 1;
                           2862 ;     genRet
   0551 75 82 01           2863 	mov	dpl,#0x01
                           2864 ;	Peephole 112.b	changed ljmp to sjmp
                           2865 ;	Peephole 251.b	replaced sjmp to ret with ret
   0554 22                 2866 	ret
   0555                    2867 00106$:
                           2868 ;src/ddc_regs.c:386: } else if (index == 1) {
                           2869 ;     genCmpEq
                           2870 ;	Peephole 112.b	changed ljmp to sjmp
                           2871 ;	Peephole 199	optimized misc jump sequence
   0555 BA 01 1C           2872 	cjne	r2,#0x01,00107$
                           2873 ;00116$:
                           2874 ;	Peephole 200	removed redundant sjmp
   0558                    2875 00117$:
                           2876 ;src/ddc_regs.c:387: DDC1_AMR = (C5SR & 0xFF00) >> 8;
                           2877 ;     genAssign
   0558 90 60 17           2878 	mov	dptr,#_DDC1_AMR
   055B 74 03              2879 	mov	a,#0x03
   055D F0                 2880 	movx	@dptr,a
                           2881 ;src/ddc_regs.c:388: DDC1_LAR = (C5SR & 0xFF);
                           2882 ;     genAssign
   055E 90 60 16           2883 	mov	dptr,#_DDC1_LAR
   0561 74 07              2884 	mov	a,#0x07
   0563 F0                 2885 	movx	@dptr,a
                           2886 ;src/ddc_regs.c:389: DDC1_DR0 = (buf[0] & 0xFF);
                           2887 ;     genAssign
   0564 85*00 82           2888 	mov	dpl,_set_C5SR_PARM_2
   0567 85*01 83           2889 	mov	dph,(_set_C5SR_PARM_2 + 1)
                           2890 ;     genPointerGet
                           2891 ;     genFarPointerGet
   056A E0                 2892 	movx	a,@dptr
                           2893 ;     genAssign
                           2894 ;	Peephole 100	removed redundant mov
   056B FA                 2895 	mov	r2,a
   056C 90 60 10           2896 	mov	dptr,#_DDC1_DR0
   056F F0                 2897 	movx	@dptr,a
                           2898 ;src/ddc_regs.c:390: return 1;
                           2899 ;     genRet
   0570 75 82 01           2900 	mov	dpl,#0x01
                           2901 ;	Peephole 112.b	changed ljmp to sjmp
                           2902 ;src/ddc_regs.c:392: return 0;
                           2903 ;     genRet
                           2904 ;	Peephole 237.a	removed sjmp to ret
   0573 22                 2905 	ret
   0574                    2906 00107$:
   0574 75 82 00           2907 	mov	dpl,#0x00
   0577                    2908 00108$:
   0577 22                 2909 	ret
                           2910 ;------------------------------------------------------------
                           2911 ;Allocation info for local variables in function 'read_C5DEC'
                           2912 ;------------------------------------------------------------
                           2913 ;buf                       Allocated with name '_read_C5DEC_PARM_2'
                           2914 ;len                       Allocated with name '_read_C5DEC_PARM_3'
                           2915 ;index                     Allocated to registers r2 
                           2916 ;------------------------------------------------------------
                           2917 ;src/ddc_regs.c:397: read_C5DEC (unsigned char index, xdata unsigned char *buf,
                           2918 ;	-----------------------------------------
                           2919 ;	 function read_C5DEC
                           2920 ;	-----------------------------------------
   0578                    2921 _read_C5DEC:
                           2922 ;     genReceive
   0578 AA 82              2923 	mov	r2,dpl
                           2924 ;src/ddc_regs.c:400: if (len < 1) return 0; // 8 bits
                           2925 ;     genCmpLt
                           2926 ;     genCmp
                           2927 ;     genIfxJump
                           2928 ;	Peephole 108	removed ljmp by inverse jump logic
                           2929 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   057A 74 FF              2930 	mov	a,#0x100 - 0x01
   057C 25*02              2931 	add	a,_read_C5DEC_PARM_3
   057E 40 04              2932 	jc	00102$
   0580                    2933 00113$:
                           2934 ;     genRet
   0580 75 82 00           2935 	mov	dpl,#0x00
                           2936 ;	Peephole 112.b	changed ljmp to sjmp
                           2937 ;	Peephole 251.b	replaced sjmp to ret with ret
   0583 22                 2938 	ret
   0584                    2939 00102$:
                           2940 ;src/ddc_regs.c:402: if (index == 0)
                           2941 ;     genCmpEq
                           2942 ;	Peephole 112.b	changed ljmp to sjmp
                           2943 ;	Peephole 199	optimized misc jump sequence
   0584 BA 00 14           2944 	cjne	r2,#0x00,00106$
                           2945 ;00114$:
                           2946 ;	Peephole 200	removed redundant sjmp
   0587                    2947 00115$:
                           2948 ;src/ddc_regs.c:404: DDC0_AMR = (C5DEC & 0xFF00) >> 8;
                           2949 ;     genAssign
   0587 90 60 07           2950 	mov	dptr,#_DDC0_AMR
   058A 74 03              2951 	mov	a,#0x03
   058C F0                 2952 	movx	@dptr,a
                           2953 ;src/ddc_regs.c:405: DDC0_LAR = (C5DEC & 0xFF);
                           2954 ;     genAssign
   058D 90 60 06           2955 	mov	dptr,#_DDC0_LAR
   0590 74 08              2956 	mov	a,#0x08
   0592 F0                 2957 	movx	@dptr,a
                           2958 ;src/ddc_regs.c:406: buf[0] == DDC0_DR0;
                           2959 ;     genDummyRead
   0593 90 60 00           2960 	mov	dptr,#_DDC0_DR0
   0596 E0                 2961 	movx	a,@dptr
                           2962 ;src/ddc_regs.c:407: return 1;
                           2963 ;     genRet
   0597 75 82 01           2964 	mov	dpl,#0x01
                           2965 ;	Peephole 112.b	changed ljmp to sjmp
                           2966 ;	Peephole 251.b	replaced sjmp to ret with ret
   059A 22                 2967 	ret
   059B                    2968 00106$:
                           2969 ;src/ddc_regs.c:408: } else if (index == 1) {
                           2970 ;     genCmpEq
                           2971 ;	Peephole 112.b	changed ljmp to sjmp
                           2972 ;	Peephole 199	optimized misc jump sequence
   059B BA 01 14           2973 	cjne	r2,#0x01,00107$
                           2974 ;00116$:
                           2975 ;	Peephole 200	removed redundant sjmp
   059E                    2976 00117$:
                           2977 ;src/ddc_regs.c:409: DDC1_AMR = (C5DEC & 0xFF00) >> 8;
                           2978 ;     genAssign
   059E 90 60 17           2979 	mov	dptr,#_DDC1_AMR
   05A1 74 03              2980 	mov	a,#0x03
   05A3 F0                 2981 	movx	@dptr,a
                           2982 ;src/ddc_regs.c:410: DDC1_LAR = (C5DEC & 0xFF);
                           2983 ;     genAssign
   05A4 90 60 16           2984 	mov	dptr,#_DDC1_LAR
   05A7 74 08              2985 	mov	a,#0x08
   05A9 F0                 2986 	movx	@dptr,a
                           2987 ;src/ddc_regs.c:411: buf[0] == DDC1_DR0;
                           2988 ;     genDummyRead
   05AA 90 60 10           2989 	mov	dptr,#_DDC1_DR0
   05AD E0                 2990 	movx	a,@dptr
                           2991 ;src/ddc_regs.c:412: return 1;
                           2992 ;     genRet
   05AE 75 82 01           2993 	mov	dpl,#0x01
                           2994 ;	Peephole 112.b	changed ljmp to sjmp
                           2995 ;src/ddc_regs.c:414: return 0;
                           2996 ;     genRet
                           2997 ;	Peephole 237.a	removed sjmp to ret
   05B1 22                 2998 	ret
   05B2                    2999 00107$:
   05B2 75 82 00           3000 	mov	dpl,#0x00
   05B5                    3001 00108$:
   05B5 22                 3002 	ret
                           3003 ;------------------------------------------------------------
                           3004 ;Allocation info for local variables in function 'set_C5DEC'
                           3005 ;------------------------------------------------------------
                           3006 ;buf                       Allocated with name '_set_C5DEC_PARM_2'
                           3007 ;len                       Allocated with name '_set_C5DEC_PARM_3'
                           3008 ;index                     Allocated to registers r2 
                           3009 ;------------------------------------------------------------
                           3010 ;src/ddc_regs.c:419: set_C5DEC (unsigned char index, xdata unsigned char *buf,
                           3011 ;	-----------------------------------------
                           3012 ;	 function set_C5DEC
                           3013 ;	-----------------------------------------
   05B6                    3014 _set_C5DEC:
                           3015 ;     genReceive
   05B6 AA 82              3016 	mov	r2,dpl
                           3017 ;src/ddc_regs.c:422: if (len < 1) return 0; // 8 bits
                           3018 ;     genCmpLt
                           3019 ;     genCmp
                           3020 ;     genIfxJump
                           3021 ;	Peephole 108	removed ljmp by inverse jump logic
                           3022 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   05B8 74 FF              3023 	mov	a,#0x100 - 0x01
   05BA 25*02              3024 	add	a,_set_C5DEC_PARM_3
   05BC 40 04              3025 	jc	00102$
   05BE                    3026 00113$:
                           3027 ;     genRet
   05BE 75 82 00           3028 	mov	dpl,#0x00
                           3029 ;	Peephole 112.b	changed ljmp to sjmp
                           3030 ;	Peephole 251.b	replaced sjmp to ret with ret
   05C1 22                 3031 	ret
   05C2                    3032 00102$:
                           3033 ;src/ddc_regs.c:424: if (index == 0)
                           3034 ;     genCmpEq
                           3035 ;	Peephole 112.b	changed ljmp to sjmp
                           3036 ;	Peephole 199	optimized misc jump sequence
   05C2 BA 00 1C           3037 	cjne	r2,#0x00,00106$
                           3038 ;00114$:
                           3039 ;	Peephole 200	removed redundant sjmp
   05C5                    3040 00115$:
                           3041 ;src/ddc_regs.c:426: DDC0_AMR = (C5DEC & 0xFF00) >> 8;
                           3042 ;     genAssign
   05C5 90 60 07           3043 	mov	dptr,#_DDC0_AMR
   05C8 74 03              3044 	mov	a,#0x03
   05CA F0                 3045 	movx	@dptr,a
                           3046 ;src/ddc_regs.c:427: DDC0_LAR = (C5DEC & 0xFF);
                           3047 ;     genAssign
   05CB 90 60 06           3048 	mov	dptr,#_DDC0_LAR
   05CE 74 08              3049 	mov	a,#0x08
   05D0 F0                 3050 	movx	@dptr,a
                           3051 ;src/ddc_regs.c:428: DDC0_DR0 = (buf[0] & 0xFF);
                           3052 ;     genAssign
   05D1 85*00 82           3053 	mov	dpl,_set_C5DEC_PARM_2
   05D4 85*01 83           3054 	mov	dph,(_set_C5DEC_PARM_2 + 1)
                           3055 ;     genPointerGet
                           3056 ;     genFarPointerGet
   05D7 E0                 3057 	movx	a,@dptr
                           3058 ;     genAssign
                           3059 ;	Peephole 100	removed redundant mov
   05D8 FB                 3060 	mov	r3,a
   05D9 90 60 00           3061 	mov	dptr,#_DDC0_DR0
   05DC F0                 3062 	movx	@dptr,a
                           3063 ;src/ddc_regs.c:429: return 1;
                           3064 ;     genRet
   05DD 75 82 01           3065 	mov	dpl,#0x01
                           3066 ;	Peephole 112.b	changed ljmp to sjmp
                           3067 ;	Peephole 251.b	replaced sjmp to ret with ret
   05E0 22                 3068 	ret
   05E1                    3069 00106$:
                           3070 ;src/ddc_regs.c:430: } else if (index == 1) {
                           3071 ;     genCmpEq
                           3072 ;	Peephole 112.b	changed ljmp to sjmp
                           3073 ;	Peephole 199	optimized misc jump sequence
   05E1 BA 01 1C           3074 	cjne	r2,#0x01,00107$
                           3075 ;00116$:
                           3076 ;	Peephole 200	removed redundant sjmp
   05E4                    3077 00117$:
                           3078 ;src/ddc_regs.c:431: DDC1_AMR = (C5DEC & 0xFF00) >> 8;
                           3079 ;     genAssign
   05E4 90 60 17           3080 	mov	dptr,#_DDC1_AMR
   05E7 74 03              3081 	mov	a,#0x03
   05E9 F0                 3082 	movx	@dptr,a
                           3083 ;src/ddc_regs.c:432: DDC1_LAR = (C5DEC & 0xFF);
                           3084 ;     genAssign
   05EA 90 60 16           3085 	mov	dptr,#_DDC1_LAR
   05ED 74 08              3086 	mov	a,#0x08
   05EF F0                 3087 	movx	@dptr,a
                           3088 ;src/ddc_regs.c:433: DDC1_DR0 = (buf[0] & 0xFF);
                           3089 ;     genAssign
   05F0 85*00 82           3090 	mov	dpl,_set_C5DEC_PARM_2
   05F3 85*01 83           3091 	mov	dph,(_set_C5DEC_PARM_2 + 1)
                           3092 ;     genPointerGet
                           3093 ;     genFarPointerGet
   05F6 E0                 3094 	movx	a,@dptr
                           3095 ;     genAssign
                           3096 ;	Peephole 100	removed redundant mov
   05F7 FA                 3097 	mov	r2,a
   05F8 90 60 10           3098 	mov	dptr,#_DDC1_DR0
   05FB F0                 3099 	movx	@dptr,a
                           3100 ;src/ddc_regs.c:434: return 1;
                           3101 ;     genRet
   05FC 75 82 01           3102 	mov	dpl,#0x01
                           3103 ;	Peephole 112.b	changed ljmp to sjmp
                           3104 ;src/ddc_regs.c:436: return 0;
                           3105 ;     genRet
                           3106 ;	Peephole 237.a	removed sjmp to ret
   05FF 22                 3107 	ret
   0600                    3108 00107$:
   0600 75 82 00           3109 	mov	dpl,#0x00
   0603                    3110 00108$:
   0603 22                 3111 	ret
                           3112 ;------------------------------------------------------------
                           3113 ;Allocation info for local variables in function 'read_RCR'
                           3114 ;------------------------------------------------------------
                           3115 ;buf                       Allocated with name '_read_RCR_PARM_2'
                           3116 ;len                       Allocated with name '_read_RCR_PARM_3'
                           3117 ;index                     Allocated to registers r2 
                           3118 ;------------------------------------------------------------
                           3119 ;src/ddc_regs.c:441: read_RCR (unsigned char index, xdata unsigned char *buf,
                           3120 ;	-----------------------------------------
                           3121 ;	 function read_RCR
                           3122 ;	-----------------------------------------
   0604                    3123 _read_RCR:
                           3124 ;     genReceive
   0604 AA 82              3125 	mov	r2,dpl
                           3126 ;src/ddc_regs.c:444: if (len < 1) return 0; // 8 bits
                           3127 ;     genCmpLt
                           3128 ;     genCmp
                           3129 ;     genIfxJump
                           3130 ;	Peephole 108	removed ljmp by inverse jump logic
                           3131 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0606 74 FF              3132 	mov	a,#0x100 - 0x01
   0608 25*02              3133 	add	a,_read_RCR_PARM_3
   060A 40 04              3134 	jc	00102$
   060C                    3135 00113$:
                           3136 ;     genRet
   060C 75 82 00           3137 	mov	dpl,#0x00
                           3138 ;	Peephole 112.b	changed ljmp to sjmp
                           3139 ;	Peephole 251.b	replaced sjmp to ret with ret
   060F 22                 3140 	ret
   0610                    3141 00102$:
                           3142 ;src/ddc_regs.c:446: if (index == 0)
                           3143 ;     genCmpEq
                           3144 ;	Peephole 112.b	changed ljmp to sjmp
                           3145 ;	Peephole 199	optimized misc jump sequence
   0610 BA 00 14           3146 	cjne	r2,#0x00,00106$
                           3147 ;00114$:
                           3148 ;	Peephole 200	removed redundant sjmp
   0613                    3149 00115$:
                           3150 ;src/ddc_regs.c:448: DDC0_AMR = (RCR & 0xFF00) >> 8;
                           3151 ;     genAssign
   0613 90 60 07           3152 	mov	dptr,#_DDC0_AMR
   0616 74 03              3153 	mov	a,#0x03
   0618 F0                 3154 	movx	@dptr,a
                           3155 ;src/ddc_regs.c:449: DDC0_LAR = (RCR & 0xFF);
                           3156 ;     genAssign
   0619 90 60 06           3157 	mov	dptr,#_DDC0_LAR
   061C 74 09              3158 	mov	a,#0x09
   061E F0                 3159 	movx	@dptr,a
                           3160 ;src/ddc_regs.c:450: buf[0] == DDC0_DR0;
                           3161 ;     genDummyRead
   061F 90 60 00           3162 	mov	dptr,#_DDC0_DR0
   0622 E0                 3163 	movx	a,@dptr
                           3164 ;src/ddc_regs.c:451: return 1;
                           3165 ;     genRet
   0623 75 82 01           3166 	mov	dpl,#0x01
                           3167 ;	Peephole 112.b	changed ljmp to sjmp
                           3168 ;	Peephole 251.b	replaced sjmp to ret with ret
   0626 22                 3169 	ret
   0627                    3170 00106$:
                           3171 ;src/ddc_regs.c:452: } else if (index == 1) {
                           3172 ;     genCmpEq
                           3173 ;	Peephole 112.b	changed ljmp to sjmp
                           3174 ;	Peephole 199	optimized misc jump sequence
   0627 BA 01 14           3175 	cjne	r2,#0x01,00107$
                           3176 ;00116$:
                           3177 ;	Peephole 200	removed redundant sjmp
   062A                    3178 00117$:
                           3179 ;src/ddc_regs.c:453: DDC1_AMR = (RCR & 0xFF00) >> 8;
                           3180 ;     genAssign
   062A 90 60 17           3181 	mov	dptr,#_DDC1_AMR
   062D 74 03              3182 	mov	a,#0x03
   062F F0                 3183 	movx	@dptr,a
                           3184 ;src/ddc_regs.c:454: DDC1_LAR = (RCR & 0xFF);
                           3185 ;     genAssign
   0630 90 60 16           3186 	mov	dptr,#_DDC1_LAR
   0633 74 09              3187 	mov	a,#0x09
   0635 F0                 3188 	movx	@dptr,a
                           3189 ;src/ddc_regs.c:455: buf[0] == DDC1_DR0;
                           3190 ;     genDummyRead
   0636 90 60 10           3191 	mov	dptr,#_DDC1_DR0
   0639 E0                 3192 	movx	a,@dptr
                           3193 ;src/ddc_regs.c:456: return 1;
                           3194 ;     genRet
   063A 75 82 01           3195 	mov	dpl,#0x01
                           3196 ;	Peephole 112.b	changed ljmp to sjmp
                           3197 ;src/ddc_regs.c:458: return 0;
                           3198 ;     genRet
                           3199 ;	Peephole 237.a	removed sjmp to ret
   063D 22                 3200 	ret
   063E                    3201 00107$:
   063E 75 82 00           3202 	mov	dpl,#0x00
   0641                    3203 00108$:
   0641 22                 3204 	ret
                           3205 ;------------------------------------------------------------
                           3206 ;Allocation info for local variables in function 'set_RCR'
                           3207 ;------------------------------------------------------------
                           3208 ;buf                       Allocated with name '_set_RCR_PARM_2'
                           3209 ;len                       Allocated with name '_set_RCR_PARM_3'
                           3210 ;index                     Allocated to registers r2 
                           3211 ;------------------------------------------------------------
                           3212 ;src/ddc_regs.c:463: set_RCR (unsigned char index, xdata unsigned char *buf,
                           3213 ;	-----------------------------------------
                           3214 ;	 function set_RCR
                           3215 ;	-----------------------------------------
   0642                    3216 _set_RCR:
                           3217 ;     genReceive
   0642 AA 82              3218 	mov	r2,dpl
                           3219 ;src/ddc_regs.c:466: if (len < 1) return 0; // 8 bits
                           3220 ;     genCmpLt
                           3221 ;     genCmp
                           3222 ;     genIfxJump
                           3223 ;	Peephole 108	removed ljmp by inverse jump logic
                           3224 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0644 74 FF              3225 	mov	a,#0x100 - 0x01
   0646 25*02              3226 	add	a,_set_RCR_PARM_3
   0648 40 04              3227 	jc	00102$
   064A                    3228 00113$:
                           3229 ;     genRet
   064A 75 82 00           3230 	mov	dpl,#0x00
                           3231 ;	Peephole 112.b	changed ljmp to sjmp
                           3232 ;	Peephole 251.b	replaced sjmp to ret with ret
   064D 22                 3233 	ret
   064E                    3234 00102$:
                           3235 ;src/ddc_regs.c:468: if (index == 0)
                           3236 ;     genCmpEq
                           3237 ;	Peephole 112.b	changed ljmp to sjmp
                           3238 ;	Peephole 199	optimized misc jump sequence
   064E BA 00 1C           3239 	cjne	r2,#0x00,00106$
                           3240 ;00114$:
                           3241 ;	Peephole 200	removed redundant sjmp
   0651                    3242 00115$:
                           3243 ;src/ddc_regs.c:470: DDC0_AMR = (RCR & 0xFF00) >> 8;
                           3244 ;     genAssign
   0651 90 60 07           3245 	mov	dptr,#_DDC0_AMR
   0654 74 03              3246 	mov	a,#0x03
   0656 F0                 3247 	movx	@dptr,a
                           3248 ;src/ddc_regs.c:471: DDC0_LAR = (RCR & 0xFF);
                           3249 ;     genAssign
   0657 90 60 06           3250 	mov	dptr,#_DDC0_LAR
   065A 74 09              3251 	mov	a,#0x09
   065C F0                 3252 	movx	@dptr,a
                           3253 ;src/ddc_regs.c:472: DDC0_DR0 = (buf[0] & 0xFF);
                           3254 ;     genAssign
   065D 85*00 82           3255 	mov	dpl,_set_RCR_PARM_2
   0660 85*01 83           3256 	mov	dph,(_set_RCR_PARM_2 + 1)
                           3257 ;     genPointerGet
                           3258 ;     genFarPointerGet
   0663 E0                 3259 	movx	a,@dptr
                           3260 ;     genAssign
                           3261 ;	Peephole 100	removed redundant mov
   0664 FB                 3262 	mov	r3,a
   0665 90 60 00           3263 	mov	dptr,#_DDC0_DR0
   0668 F0                 3264 	movx	@dptr,a
                           3265 ;src/ddc_regs.c:473: return 1;
                           3266 ;     genRet
   0669 75 82 01           3267 	mov	dpl,#0x01
                           3268 ;	Peephole 112.b	changed ljmp to sjmp
                           3269 ;	Peephole 251.b	replaced sjmp to ret with ret
   066C 22                 3270 	ret
   066D                    3271 00106$:
                           3272 ;src/ddc_regs.c:474: } else if (index == 1) {
                           3273 ;     genCmpEq
                           3274 ;	Peephole 112.b	changed ljmp to sjmp
                           3275 ;	Peephole 199	optimized misc jump sequence
   066D BA 01 1C           3276 	cjne	r2,#0x01,00107$
                           3277 ;00116$:
                           3278 ;	Peephole 200	removed redundant sjmp
   0670                    3279 00117$:
                           3280 ;src/ddc_regs.c:475: DDC1_AMR = (RCR & 0xFF00) >> 8;
                           3281 ;     genAssign
   0670 90 60 17           3282 	mov	dptr,#_DDC1_AMR
   0673 74 03              3283 	mov	a,#0x03
   0675 F0                 3284 	movx	@dptr,a
                           3285 ;src/ddc_regs.c:476: DDC1_LAR = (RCR & 0xFF);
                           3286 ;     genAssign
   0676 90 60 16           3287 	mov	dptr,#_DDC1_LAR
   0679 74 09              3288 	mov	a,#0x09
   067B F0                 3289 	movx	@dptr,a
                           3290 ;src/ddc_regs.c:477: DDC1_DR0 = (buf[0] & 0xFF);
                           3291 ;     genAssign
   067C 85*00 82           3292 	mov	dpl,_set_RCR_PARM_2
   067F 85*01 83           3293 	mov	dph,(_set_RCR_PARM_2 + 1)
                           3294 ;     genPointerGet
                           3295 ;     genFarPointerGet
   0682 E0                 3296 	movx	a,@dptr
                           3297 ;     genAssign
                           3298 ;	Peephole 100	removed redundant mov
   0683 FA                 3299 	mov	r2,a
   0684 90 60 10           3300 	mov	dptr,#_DDC1_DR0
   0687 F0                 3301 	movx	@dptr,a
                           3302 ;src/ddc_regs.c:478: return 1;
                           3303 ;     genRet
   0688 75 82 01           3304 	mov	dpl,#0x01
                           3305 ;	Peephole 112.b	changed ljmp to sjmp
                           3306 ;src/ddc_regs.c:480: return 0;
                           3307 ;     genRet
                           3308 ;	Peephole 237.a	removed sjmp to ret
   068B 22                 3309 	ret
   068C                    3310 00107$:
   068C 75 82 00           3311 	mov	dpl,#0x00
   068F                    3312 00108$:
   068F 22                 3313 	ret
                           3314 ;------------------------------------------------------------
                           3315 ;Allocation info for local variables in function 'read_RDEC'
                           3316 ;------------------------------------------------------------
                           3317 ;buf                       Allocated with name '_read_RDEC_PARM_2'
                           3318 ;len                       Allocated with name '_read_RDEC_PARM_3'
                           3319 ;index                     Allocated to registers r2 
                           3320 ;------------------------------------------------------------
                           3321 ;src/ddc_regs.c:486: read_RDEC (unsigned char index, xdata unsigned char *buf,
                           3322 ;	-----------------------------------------
                           3323 ;	 function read_RDEC
                           3324 ;	-----------------------------------------
   0690                    3325 _read_RDEC:
                           3326 ;     genReceive
   0690 AA 82              3327 	mov	r2,dpl
                           3328 ;src/ddc_regs.c:489: if (len < 1) return 0; // 8 bits
                           3329 ;     genCmpLt
                           3330 ;     genCmp
                           3331 ;     genIfxJump
                           3332 ;	Peephole 108	removed ljmp by inverse jump logic
                           3333 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0692 74 FF              3334 	mov	a,#0x100 - 0x01
   0694 25*02              3335 	add	a,_read_RDEC_PARM_3
   0696 40 04              3336 	jc	00102$
   0698                    3337 00113$:
                           3338 ;     genRet
   0698 75 82 00           3339 	mov	dpl,#0x00
                           3340 ;	Peephole 112.b	changed ljmp to sjmp
                           3341 ;	Peephole 251.b	replaced sjmp to ret with ret
   069B 22                 3342 	ret
   069C                    3343 00102$:
                           3344 ;src/ddc_regs.c:491: if (index == 0)
                           3345 ;     genCmpEq
                           3346 ;	Peephole 112.b	changed ljmp to sjmp
                           3347 ;	Peephole 199	optimized misc jump sequence
   069C BA 00 14           3348 	cjne	r2,#0x00,00106$
                           3349 ;00114$:
                           3350 ;	Peephole 200	removed redundant sjmp
   069F                    3351 00115$:
                           3352 ;src/ddc_regs.c:493: DDC0_AMR = (RDEC & 0xFF00) >> 8;
                           3353 ;     genAssign
   069F 90 60 07           3354 	mov	dptr,#_DDC0_AMR
   06A2 74 03              3355 	mov	a,#0x03
   06A4 F0                 3356 	movx	@dptr,a
                           3357 ;src/ddc_regs.c:494: DDC0_LAR = (RDEC & 0xFF);
                           3358 ;     genAssign
   06A5 90 60 06           3359 	mov	dptr,#_DDC0_LAR
   06A8 74 0A              3360 	mov	a,#0x0A
   06AA F0                 3361 	movx	@dptr,a
                           3362 ;src/ddc_regs.c:495: buf[0] == DDC0_DR0;
                           3363 ;     genDummyRead
   06AB 90 60 00           3364 	mov	dptr,#_DDC0_DR0
   06AE E0                 3365 	movx	a,@dptr
                           3366 ;src/ddc_regs.c:496: return 1;
                           3367 ;     genRet
   06AF 75 82 01           3368 	mov	dpl,#0x01
                           3369 ;	Peephole 112.b	changed ljmp to sjmp
                           3370 ;	Peephole 251.b	replaced sjmp to ret with ret
   06B2 22                 3371 	ret
   06B3                    3372 00106$:
                           3373 ;src/ddc_regs.c:497: } else if (index == 1) {
                           3374 ;     genCmpEq
                           3375 ;	Peephole 112.b	changed ljmp to sjmp
                           3376 ;	Peephole 199	optimized misc jump sequence
   06B3 BA 01 14           3377 	cjne	r2,#0x01,00107$
                           3378 ;00116$:
                           3379 ;	Peephole 200	removed redundant sjmp
   06B6                    3380 00117$:
                           3381 ;src/ddc_regs.c:498: DDC1_AMR = (RDEC & 0xFF00) >> 8;
                           3382 ;     genAssign
   06B6 90 60 17           3383 	mov	dptr,#_DDC1_AMR
   06B9 74 03              3384 	mov	a,#0x03
   06BB F0                 3385 	movx	@dptr,a
                           3386 ;src/ddc_regs.c:499: DDC1_LAR = (RDEC & 0xFF);
                           3387 ;     genAssign
   06BC 90 60 16           3388 	mov	dptr,#_DDC1_LAR
   06BF 74 0A              3389 	mov	a,#0x0A
   06C1 F0                 3390 	movx	@dptr,a
                           3391 ;src/ddc_regs.c:500: buf[0] == DDC1_DR0;
                           3392 ;     genDummyRead
   06C2 90 60 10           3393 	mov	dptr,#_DDC1_DR0
   06C5 E0                 3394 	movx	a,@dptr
                           3395 ;src/ddc_regs.c:501: return 1;
                           3396 ;     genRet
   06C6 75 82 01           3397 	mov	dpl,#0x01
                           3398 ;	Peephole 112.b	changed ljmp to sjmp
                           3399 ;src/ddc_regs.c:503: return 0;
                           3400 ;     genRet
                           3401 ;	Peephole 237.a	removed sjmp to ret
   06C9 22                 3402 	ret
   06CA                    3403 00107$:
   06CA 75 82 00           3404 	mov	dpl,#0x00
   06CD                    3405 00108$:
   06CD 22                 3406 	ret
                           3407 ;------------------------------------------------------------
                           3408 ;Allocation info for local variables in function 'set_RDEC'
                           3409 ;------------------------------------------------------------
                           3410 ;buf                       Allocated with name '_set_RDEC_PARM_2'
                           3411 ;len                       Allocated with name '_set_RDEC_PARM_3'
                           3412 ;index                     Allocated to registers r2 
                           3413 ;------------------------------------------------------------
                           3414 ;src/ddc_regs.c:508: set_RDEC (unsigned char index, xdata unsigned char *buf,
                           3415 ;	-----------------------------------------
                           3416 ;	 function set_RDEC
                           3417 ;	-----------------------------------------
   06CE                    3418 _set_RDEC:
                           3419 ;     genReceive
   06CE AA 82              3420 	mov	r2,dpl
                           3421 ;src/ddc_regs.c:511: if (len < 1) return 0; // 8 bits
                           3422 ;     genCmpLt
                           3423 ;     genCmp
                           3424 ;     genIfxJump
                           3425 ;	Peephole 108	removed ljmp by inverse jump logic
                           3426 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   06D0 74 FF              3427 	mov	a,#0x100 - 0x01
   06D2 25*02              3428 	add	a,_set_RDEC_PARM_3
   06D4 40 04              3429 	jc	00102$
   06D6                    3430 00113$:
                           3431 ;     genRet
   06D6 75 82 00           3432 	mov	dpl,#0x00
                           3433 ;	Peephole 112.b	changed ljmp to sjmp
                           3434 ;	Peephole 251.b	replaced sjmp to ret with ret
   06D9 22                 3435 	ret
   06DA                    3436 00102$:
                           3437 ;src/ddc_regs.c:513: if (index == 0)
                           3438 ;     genCmpEq
                           3439 ;	Peephole 112.b	changed ljmp to sjmp
                           3440 ;	Peephole 199	optimized misc jump sequence
   06DA BA 00 1C           3441 	cjne	r2,#0x00,00106$
                           3442 ;00114$:
                           3443 ;	Peephole 200	removed redundant sjmp
   06DD                    3444 00115$:
                           3445 ;src/ddc_regs.c:515: DDC0_AMR = (RDEC & 0xFF00) >> 8;
                           3446 ;     genAssign
   06DD 90 60 07           3447 	mov	dptr,#_DDC0_AMR
   06E0 74 03              3448 	mov	a,#0x03
   06E2 F0                 3449 	movx	@dptr,a
                           3450 ;src/ddc_regs.c:516: DDC0_LAR = (RDEC & 0xFF);
                           3451 ;     genAssign
   06E3 90 60 06           3452 	mov	dptr,#_DDC0_LAR
   06E6 74 0A              3453 	mov	a,#0x0A
   06E8 F0                 3454 	movx	@dptr,a
                           3455 ;src/ddc_regs.c:517: DDC0_DR0 = (buf[0] & 0xFF);
                           3456 ;     genAssign
   06E9 85*00 82           3457 	mov	dpl,_set_RDEC_PARM_2
   06EC 85*01 83           3458 	mov	dph,(_set_RDEC_PARM_2 + 1)
                           3459 ;     genPointerGet
                           3460 ;     genFarPointerGet
   06EF E0                 3461 	movx	a,@dptr
                           3462 ;     genAssign
                           3463 ;	Peephole 100	removed redundant mov
   06F0 FB                 3464 	mov	r3,a
   06F1 90 60 00           3465 	mov	dptr,#_DDC0_DR0
   06F4 F0                 3466 	movx	@dptr,a
                           3467 ;src/ddc_regs.c:518: return 1;
                           3468 ;     genRet
   06F5 75 82 01           3469 	mov	dpl,#0x01
                           3470 ;	Peephole 112.b	changed ljmp to sjmp
                           3471 ;	Peephole 251.b	replaced sjmp to ret with ret
   06F8 22                 3472 	ret
   06F9                    3473 00106$:
                           3474 ;src/ddc_regs.c:519: } else if (index == 1) {
                           3475 ;     genCmpEq
                           3476 ;	Peephole 112.b	changed ljmp to sjmp
                           3477 ;	Peephole 199	optimized misc jump sequence
   06F9 BA 01 1C           3478 	cjne	r2,#0x01,00107$
                           3479 ;00116$:
                           3480 ;	Peephole 200	removed redundant sjmp
   06FC                    3481 00117$:
                           3482 ;src/ddc_regs.c:520: DDC1_AMR = (RDEC & 0xFF00) >> 8;
                           3483 ;     genAssign
   06FC 90 60 17           3484 	mov	dptr,#_DDC1_AMR
   06FF 74 03              3485 	mov	a,#0x03
   0701 F0                 3486 	movx	@dptr,a
                           3487 ;src/ddc_regs.c:521: DDC1_LAR = (RDEC & 0xFF);
                           3488 ;     genAssign
   0702 90 60 16           3489 	mov	dptr,#_DDC1_LAR
   0705 74 0A              3490 	mov	a,#0x0A
   0707 F0                 3491 	movx	@dptr,a
                           3492 ;src/ddc_regs.c:522: DDC1_DR0 = (buf[0] & 0xFF);
                           3493 ;     genAssign
   0708 85*00 82           3494 	mov	dpl,_set_RDEC_PARM_2
   070B 85*01 83           3495 	mov	dph,(_set_RDEC_PARM_2 + 1)
                           3496 ;     genPointerGet
                           3497 ;     genFarPointerGet
   070E E0                 3498 	movx	a,@dptr
                           3499 ;     genAssign
                           3500 ;	Peephole 100	removed redundant mov
   070F FA                 3501 	mov	r2,a
   0710 90 60 10           3502 	mov	dptr,#_DDC1_DR0
   0713 F0                 3503 	movx	@dptr,a
                           3504 ;src/ddc_regs.c:523: return 1;
                           3505 ;     genRet
   0714 75 82 01           3506 	mov	dpl,#0x01
                           3507 ;	Peephole 112.b	changed ljmp to sjmp
                           3508 ;src/ddc_regs.c:525: return 0;
                           3509 ;     genRet
                           3510 ;	Peephole 237.a	removed sjmp to ret
   0717 22                 3511 	ret
   0718                    3512 00107$:
   0718 75 82 00           3513 	mov	dpl,#0x00
   071B                    3514 00108$:
   071B 22                 3515 	ret
                           3516 ;------------------------------------------------------------
                           3517 ;Allocation info for local variables in function 'read_RAO'
                           3518 ;------------------------------------------------------------
                           3519 ;buf                       Allocated with name '_read_RAO_PARM_2'
                           3520 ;len                       Allocated with name '_read_RAO_PARM_3'
                           3521 ;index                     Allocated to registers r2 
                           3522 ;------------------------------------------------------------
                           3523 ;src/ddc_regs.c:530: read_RAO (unsigned char index, xdata unsigned char *buf,
                           3524 ;	-----------------------------------------
                           3525 ;	 function read_RAO
                           3526 ;	-----------------------------------------
   071C                    3527 _read_RAO:
                           3528 ;     genReceive
   071C AA 82              3529 	mov	r2,dpl
                           3530 ;src/ddc_regs.c:533: if (len < 1) return 0; // 8 bits
                           3531 ;     genCmpLt
                           3532 ;     genCmp
                           3533 ;     genIfxJump
                           3534 ;	Peephole 108	removed ljmp by inverse jump logic
                           3535 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   071E 74 FF              3536 	mov	a,#0x100 - 0x01
   0720 25*02              3537 	add	a,_read_RAO_PARM_3
   0722 40 04              3538 	jc	00102$
   0724                    3539 00113$:
                           3540 ;     genRet
   0724 75 82 00           3541 	mov	dpl,#0x00
                           3542 ;	Peephole 112.b	changed ljmp to sjmp
                           3543 ;	Peephole 251.b	replaced sjmp to ret with ret
   0727 22                 3544 	ret
   0728                    3545 00102$:
                           3546 ;src/ddc_regs.c:535: if (index == 0)
                           3547 ;     genCmpEq
                           3548 ;	Peephole 112.b	changed ljmp to sjmp
                           3549 ;	Peephole 199	optimized misc jump sequence
   0728 BA 00 14           3550 	cjne	r2,#0x00,00106$
                           3551 ;00114$:
                           3552 ;	Peephole 200	removed redundant sjmp
   072B                    3553 00115$:
                           3554 ;src/ddc_regs.c:537: DDC0_AMR = (RAO & 0xFF00) >> 8;
                           3555 ;     genAssign
   072B 90 60 07           3556 	mov	dptr,#_DDC0_AMR
   072E 74 03              3557 	mov	a,#0x03
   0730 F0                 3558 	movx	@dptr,a
                           3559 ;src/ddc_regs.c:538: DDC0_LAR = (RAO & 0xFF);
                           3560 ;     genAssign
   0731 90 60 06           3561 	mov	dptr,#_DDC0_LAR
   0734 74 0B              3562 	mov	a,#0x0B
   0736 F0                 3563 	movx	@dptr,a
                           3564 ;src/ddc_regs.c:539: buf[0] == DDC0_DR0;
                           3565 ;     genDummyRead
   0737 90 60 00           3566 	mov	dptr,#_DDC0_DR0
   073A E0                 3567 	movx	a,@dptr
                           3568 ;src/ddc_regs.c:540: return 1;
                           3569 ;     genRet
   073B 75 82 01           3570 	mov	dpl,#0x01
                           3571 ;	Peephole 112.b	changed ljmp to sjmp
                           3572 ;	Peephole 251.b	replaced sjmp to ret with ret
   073E 22                 3573 	ret
   073F                    3574 00106$:
                           3575 ;src/ddc_regs.c:541: } else if (index == 1) {
                           3576 ;     genCmpEq
                           3577 ;	Peephole 112.b	changed ljmp to sjmp
                           3578 ;	Peephole 199	optimized misc jump sequence
   073F BA 01 14           3579 	cjne	r2,#0x01,00107$
                           3580 ;00116$:
                           3581 ;	Peephole 200	removed redundant sjmp
   0742                    3582 00117$:
                           3583 ;src/ddc_regs.c:542: DDC1_AMR = (RAO & 0xFF00) >> 8;
                           3584 ;     genAssign
   0742 90 60 17           3585 	mov	dptr,#_DDC1_AMR
   0745 74 03              3586 	mov	a,#0x03
   0747 F0                 3587 	movx	@dptr,a
                           3588 ;src/ddc_regs.c:543: DDC1_LAR = (RAO & 0xFF);
                           3589 ;     genAssign
   0748 90 60 16           3590 	mov	dptr,#_DDC1_LAR
   074B 74 0B              3591 	mov	a,#0x0B
   074D F0                 3592 	movx	@dptr,a
                           3593 ;src/ddc_regs.c:544: buf[0] == DDC1_DR0;
                           3594 ;     genDummyRead
   074E 90 60 10           3595 	mov	dptr,#_DDC1_DR0
   0751 E0                 3596 	movx	a,@dptr
                           3597 ;src/ddc_regs.c:545: return 1;
                           3598 ;     genRet
   0752 75 82 01           3599 	mov	dpl,#0x01
                           3600 ;	Peephole 112.b	changed ljmp to sjmp
                           3601 ;src/ddc_regs.c:547: return 0;
                           3602 ;     genRet
                           3603 ;	Peephole 237.a	removed sjmp to ret
   0755 22                 3604 	ret
   0756                    3605 00107$:
   0756 75 82 00           3606 	mov	dpl,#0x00
   0759                    3607 00108$:
   0759 22                 3608 	ret
                           3609 ;------------------------------------------------------------
                           3610 ;Allocation info for local variables in function 'set_RAO'
                           3611 ;------------------------------------------------------------
                           3612 ;buf                       Allocated with name '_set_RAO_PARM_2'
                           3613 ;len                       Allocated with name '_set_RAO_PARM_3'
                           3614 ;index                     Allocated to registers r2 
                           3615 ;------------------------------------------------------------
                           3616 ;src/ddc_regs.c:552: set_RAO (unsigned char index, xdata unsigned char *buf,
                           3617 ;	-----------------------------------------
                           3618 ;	 function set_RAO
                           3619 ;	-----------------------------------------
   075A                    3620 _set_RAO:
                           3621 ;     genReceive
   075A AA 82              3622 	mov	r2,dpl
                           3623 ;src/ddc_regs.c:555: if (len < 1) return 0; // 8 bits
                           3624 ;     genCmpLt
                           3625 ;     genCmp
                           3626 ;     genIfxJump
                           3627 ;	Peephole 108	removed ljmp by inverse jump logic
                           3628 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   075C 74 FF              3629 	mov	a,#0x100 - 0x01
   075E 25*02              3630 	add	a,_set_RAO_PARM_3
   0760 40 04              3631 	jc	00102$
   0762                    3632 00113$:
                           3633 ;     genRet
   0762 75 82 00           3634 	mov	dpl,#0x00
                           3635 ;	Peephole 112.b	changed ljmp to sjmp
                           3636 ;	Peephole 251.b	replaced sjmp to ret with ret
   0765 22                 3637 	ret
   0766                    3638 00102$:
                           3639 ;src/ddc_regs.c:557: if (index == 0)
                           3640 ;     genCmpEq
                           3641 ;	Peephole 112.b	changed ljmp to sjmp
                           3642 ;	Peephole 199	optimized misc jump sequence
   0766 BA 00 1C           3643 	cjne	r2,#0x00,00106$
                           3644 ;00114$:
                           3645 ;	Peephole 200	removed redundant sjmp
   0769                    3646 00115$:
                           3647 ;src/ddc_regs.c:559: DDC0_AMR = (RAO & 0xFF00) >> 8;
                           3648 ;     genAssign
   0769 90 60 07           3649 	mov	dptr,#_DDC0_AMR
   076C 74 03              3650 	mov	a,#0x03
   076E F0                 3651 	movx	@dptr,a
                           3652 ;src/ddc_regs.c:560: DDC0_LAR = (RAO & 0xFF);
                           3653 ;     genAssign
   076F 90 60 06           3654 	mov	dptr,#_DDC0_LAR
   0772 74 0B              3655 	mov	a,#0x0B
   0774 F0                 3656 	movx	@dptr,a
                           3657 ;src/ddc_regs.c:561: DDC0_DR0 = (buf[0] & 0xFF);
                           3658 ;     genAssign
   0775 85*00 82           3659 	mov	dpl,_set_RAO_PARM_2
   0778 85*01 83           3660 	mov	dph,(_set_RAO_PARM_2 + 1)
                           3661 ;     genPointerGet
                           3662 ;     genFarPointerGet
   077B E0                 3663 	movx	a,@dptr
                           3664 ;     genAssign
                           3665 ;	Peephole 100	removed redundant mov
   077C FB                 3666 	mov	r3,a
   077D 90 60 00           3667 	mov	dptr,#_DDC0_DR0
   0780 F0                 3668 	movx	@dptr,a
                           3669 ;src/ddc_regs.c:562: return 1;
                           3670 ;     genRet
   0781 75 82 01           3671 	mov	dpl,#0x01
                           3672 ;	Peephole 112.b	changed ljmp to sjmp
                           3673 ;	Peephole 251.b	replaced sjmp to ret with ret
   0784 22                 3674 	ret
   0785                    3675 00106$:
                           3676 ;src/ddc_regs.c:563: } else if (index == 1) {
                           3677 ;     genCmpEq
                           3678 ;	Peephole 112.b	changed ljmp to sjmp
                           3679 ;	Peephole 199	optimized misc jump sequence
   0785 BA 01 1C           3680 	cjne	r2,#0x01,00107$
                           3681 ;00116$:
                           3682 ;	Peephole 200	removed redundant sjmp
   0788                    3683 00117$:
                           3684 ;src/ddc_regs.c:564: DDC1_AMR = (RAO & 0xFF00) >> 8;
                           3685 ;     genAssign
   0788 90 60 17           3686 	mov	dptr,#_DDC1_AMR
   078B 74 03              3687 	mov	a,#0x03
   078D F0                 3688 	movx	@dptr,a
                           3689 ;src/ddc_regs.c:565: DDC1_LAR = (RAO & 0xFF);
                           3690 ;     genAssign
   078E 90 60 16           3691 	mov	dptr,#_DDC1_LAR
   0791 74 0B              3692 	mov	a,#0x0B
   0793 F0                 3693 	movx	@dptr,a
                           3694 ;src/ddc_regs.c:566: DDC1_DR0 = (buf[0] & 0xFF);
                           3695 ;     genAssign
   0794 85*00 82           3696 	mov	dpl,_set_RAO_PARM_2
   0797 85*01 83           3697 	mov	dph,(_set_RAO_PARM_2 + 1)
                           3698 ;     genPointerGet
                           3699 ;     genFarPointerGet
   079A E0                 3700 	movx	a,@dptr
                           3701 ;     genAssign
                           3702 ;	Peephole 100	removed redundant mov
   079B FA                 3703 	mov	r2,a
   079C 90 60 10           3704 	mov	dptr,#_DDC1_DR0
   079F F0                 3705 	movx	@dptr,a
                           3706 ;src/ddc_regs.c:567: return 1;
                           3707 ;     genRet
   07A0 75 82 01           3708 	mov	dpl,#0x01
                           3709 ;	Peephole 112.b	changed ljmp to sjmp
                           3710 ;src/ddc_regs.c:569: return 0;
                           3711 ;     genRet
                           3712 ;	Peephole 237.a	removed sjmp to ret
   07A3 22                 3713 	ret
   07A4                    3714 00107$:
   07A4 75 82 00           3715 	mov	dpl,#0x00
   07A7                    3716 00108$:
   07A7 22                 3717 	ret
                           3718 ;------------------------------------------------------------
                           3719 ;Allocation info for local variables in function 'read_RTAP'
                           3720 ;------------------------------------------------------------
                           3721 ;buf                       Allocated with name '_read_RTAP_PARM_2'
                           3722 ;len                       Allocated with name '_read_RTAP_PARM_3'
                           3723 ;index                     Allocated to registers r2 
                           3724 ;------------------------------------------------------------
                           3725 ;src/ddc_regs.c:574: read_RTAP (unsigned char index, xdata unsigned char *buf,
                           3726 ;	-----------------------------------------
                           3727 ;	 function read_RTAP
                           3728 ;	-----------------------------------------
   07A8                    3729 _read_RTAP:
                           3730 ;     genReceive
   07A8 AA 82              3731 	mov	r2,dpl
                           3732 ;src/ddc_regs.c:577: if (len < 1) return 0; // 8 bits
                           3733 ;     genCmpLt
                           3734 ;     genCmp
                           3735 ;     genIfxJump
                           3736 ;	Peephole 108	removed ljmp by inverse jump logic
                           3737 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   07AA 74 FF              3738 	mov	a,#0x100 - 0x01
   07AC 25*02              3739 	add	a,_read_RTAP_PARM_3
   07AE 40 04              3740 	jc	00102$
   07B0                    3741 00113$:
                           3742 ;     genRet
   07B0 75 82 00           3743 	mov	dpl,#0x00
                           3744 ;	Peephole 112.b	changed ljmp to sjmp
                           3745 ;	Peephole 251.b	replaced sjmp to ret with ret
   07B3 22                 3746 	ret
   07B4                    3747 00102$:
                           3748 ;src/ddc_regs.c:579: if (index == 0)
                           3749 ;     genCmpEq
                           3750 ;	Peephole 112.b	changed ljmp to sjmp
                           3751 ;	Peephole 199	optimized misc jump sequence
   07B4 BA 00 14           3752 	cjne	r2,#0x00,00106$
                           3753 ;00114$:
                           3754 ;	Peephole 200	removed redundant sjmp
   07B7                    3755 00115$:
                           3756 ;src/ddc_regs.c:581: DDC0_AMR = (RTAP & 0xFF00) >> 8;
                           3757 ;     genAssign
   07B7 90 60 07           3758 	mov	dptr,#_DDC0_AMR
   07BA 74 03              3759 	mov	a,#0x03
   07BC F0                 3760 	movx	@dptr,a
                           3761 ;src/ddc_regs.c:582: DDC0_LAR = (RTAP & 0xFF);
                           3762 ;     genAssign
   07BD 90 60 06           3763 	mov	dptr,#_DDC0_LAR
   07C0 74 0C              3764 	mov	a,#0x0C
   07C2 F0                 3765 	movx	@dptr,a
                           3766 ;src/ddc_regs.c:583: buf[0] == DDC0_DR0;
                           3767 ;     genDummyRead
   07C3 90 60 00           3768 	mov	dptr,#_DDC0_DR0
   07C6 E0                 3769 	movx	a,@dptr
                           3770 ;src/ddc_regs.c:584: return 1;
                           3771 ;     genRet
   07C7 75 82 01           3772 	mov	dpl,#0x01
                           3773 ;	Peephole 112.b	changed ljmp to sjmp
                           3774 ;	Peephole 251.b	replaced sjmp to ret with ret
   07CA 22                 3775 	ret
   07CB                    3776 00106$:
                           3777 ;src/ddc_regs.c:585: } else if (index == 1) {
                           3778 ;     genCmpEq
                           3779 ;	Peephole 112.b	changed ljmp to sjmp
                           3780 ;	Peephole 199	optimized misc jump sequence
   07CB BA 01 14           3781 	cjne	r2,#0x01,00107$
                           3782 ;00116$:
                           3783 ;	Peephole 200	removed redundant sjmp
   07CE                    3784 00117$:
                           3785 ;src/ddc_regs.c:586: DDC1_AMR = (RTAP & 0xFF00) >> 8;
                           3786 ;     genAssign
   07CE 90 60 17           3787 	mov	dptr,#_DDC1_AMR
   07D1 74 03              3788 	mov	a,#0x03
   07D3 F0                 3789 	movx	@dptr,a
                           3790 ;src/ddc_regs.c:587: DDC1_LAR = (RTAP & 0xFF);
                           3791 ;     genAssign
   07D4 90 60 16           3792 	mov	dptr,#_DDC1_LAR
   07D7 74 0C              3793 	mov	a,#0x0C
   07D9 F0                 3794 	movx	@dptr,a
                           3795 ;src/ddc_regs.c:588: buf[0] == DDC1_DR0;
                           3796 ;     genDummyRead
   07DA 90 60 10           3797 	mov	dptr,#_DDC1_DR0
   07DD E0                 3798 	movx	a,@dptr
                           3799 ;src/ddc_regs.c:589: return 1;
                           3800 ;     genRet
   07DE 75 82 01           3801 	mov	dpl,#0x01
                           3802 ;	Peephole 112.b	changed ljmp to sjmp
                           3803 ;src/ddc_regs.c:591: return 0;
                           3804 ;     genRet
                           3805 ;	Peephole 237.a	removed sjmp to ret
   07E1 22                 3806 	ret
   07E2                    3807 00107$:
   07E2 75 82 00           3808 	mov	dpl,#0x00
   07E5                    3809 00108$:
   07E5 22                 3810 	ret
                           3811 ;------------------------------------------------------------
                           3812 ;Allocation info for local variables in function 'set_RTAP'
                           3813 ;------------------------------------------------------------
                           3814 ;buf                       Allocated with name '_set_RTAP_PARM_2'
                           3815 ;len                       Allocated with name '_set_RTAP_PARM_3'
                           3816 ;index                     Allocated to registers r2 
                           3817 ;------------------------------------------------------------
                           3818 ;src/ddc_regs.c:596: set_RTAP (unsigned char index, xdata unsigned char *buf,
                           3819 ;	-----------------------------------------
                           3820 ;	 function set_RTAP
                           3821 ;	-----------------------------------------
   07E6                    3822 _set_RTAP:
                           3823 ;     genReceive
   07E6 AA 82              3824 	mov	r2,dpl
                           3825 ;src/ddc_regs.c:599: if (len < 1) return 0; // 8 bits
                           3826 ;     genCmpLt
                           3827 ;     genCmp
                           3828 ;     genIfxJump
                           3829 ;	Peephole 108	removed ljmp by inverse jump logic
                           3830 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   07E8 74 FF              3831 	mov	a,#0x100 - 0x01
   07EA 25*02              3832 	add	a,_set_RTAP_PARM_3
   07EC 40 04              3833 	jc	00102$
   07EE                    3834 00113$:
                           3835 ;     genRet
   07EE 75 82 00           3836 	mov	dpl,#0x00
                           3837 ;	Peephole 112.b	changed ljmp to sjmp
                           3838 ;	Peephole 251.b	replaced sjmp to ret with ret
   07F1 22                 3839 	ret
   07F2                    3840 00102$:
                           3841 ;src/ddc_regs.c:601: if (index == 0)
                           3842 ;     genCmpEq
                           3843 ;	Peephole 112.b	changed ljmp to sjmp
                           3844 ;	Peephole 199	optimized misc jump sequence
   07F2 BA 00 1C           3845 	cjne	r2,#0x00,00106$
                           3846 ;00114$:
                           3847 ;	Peephole 200	removed redundant sjmp
   07F5                    3848 00115$:
                           3849 ;src/ddc_regs.c:603: DDC0_AMR = (RTAP & 0xFF00) >> 8;
                           3850 ;     genAssign
   07F5 90 60 07           3851 	mov	dptr,#_DDC0_AMR
   07F8 74 03              3852 	mov	a,#0x03
   07FA F0                 3853 	movx	@dptr,a
                           3854 ;src/ddc_regs.c:604: DDC0_LAR = (RTAP & 0xFF);
                           3855 ;     genAssign
   07FB 90 60 06           3856 	mov	dptr,#_DDC0_LAR
   07FE 74 0C              3857 	mov	a,#0x0C
   0800 F0                 3858 	movx	@dptr,a
                           3859 ;src/ddc_regs.c:605: DDC0_DR0 = (buf[0] & 0xFF);
                           3860 ;     genAssign
   0801 85*00 82           3861 	mov	dpl,_set_RTAP_PARM_2
   0804 85*01 83           3862 	mov	dph,(_set_RTAP_PARM_2 + 1)
                           3863 ;     genPointerGet
                           3864 ;     genFarPointerGet
   0807 E0                 3865 	movx	a,@dptr
                           3866 ;     genAssign
                           3867 ;	Peephole 100	removed redundant mov
   0808 FB                 3868 	mov	r3,a
   0809 90 60 00           3869 	mov	dptr,#_DDC0_DR0
   080C F0                 3870 	movx	@dptr,a
                           3871 ;src/ddc_regs.c:606: return 1;
                           3872 ;     genRet
   080D 75 82 01           3873 	mov	dpl,#0x01
                           3874 ;	Peephole 112.b	changed ljmp to sjmp
                           3875 ;	Peephole 251.b	replaced sjmp to ret with ret
   0810 22                 3876 	ret
   0811                    3877 00106$:
                           3878 ;src/ddc_regs.c:607: } else if (index == 1) {
                           3879 ;     genCmpEq
                           3880 ;	Peephole 112.b	changed ljmp to sjmp
                           3881 ;	Peephole 199	optimized misc jump sequence
   0811 BA 01 1C           3882 	cjne	r2,#0x01,00107$
                           3883 ;00116$:
                           3884 ;	Peephole 200	removed redundant sjmp
   0814                    3885 00117$:
                           3886 ;src/ddc_regs.c:608: DDC1_AMR = (RTAP & 0xFF00) >> 8;
                           3887 ;     genAssign
   0814 90 60 17           3888 	mov	dptr,#_DDC1_AMR
   0817 74 03              3889 	mov	a,#0x03
   0819 F0                 3890 	movx	@dptr,a
                           3891 ;src/ddc_regs.c:609: DDC1_LAR = (RTAP & 0xFF);
                           3892 ;     genAssign
   081A 90 60 16           3893 	mov	dptr,#_DDC1_LAR
   081D 74 0C              3894 	mov	a,#0x0C
   081F F0                 3895 	movx	@dptr,a
                           3896 ;src/ddc_regs.c:610: DDC1_DR0 = (buf[0] & 0xFF);
                           3897 ;     genAssign
   0820 85*00 82           3898 	mov	dpl,_set_RTAP_PARM_2
   0823 85*01 83           3899 	mov	dph,(_set_RTAP_PARM_2 + 1)
                           3900 ;     genPointerGet
                           3901 ;     genFarPointerGet
   0826 E0                 3902 	movx	a,@dptr
                           3903 ;     genAssign
                           3904 ;	Peephole 100	removed redundant mov
   0827 FA                 3905 	mov	r2,a
   0828 90 60 10           3906 	mov	dptr,#_DDC1_DR0
   082B F0                 3907 	movx	@dptr,a
                           3908 ;src/ddc_regs.c:611: return 1;
                           3909 ;     genRet
   082C 75 82 01           3910 	mov	dpl,#0x01
                           3911 ;	Peephole 112.b	changed ljmp to sjmp
                           3912 ;src/ddc_regs.c:613: return 0;
                           3913 ;     genRet
                           3914 ;	Peephole 237.a	removed sjmp to ret
   082F 22                 3915 	ret
   0830                    3916 00107$:
   0830 75 82 00           3917 	mov	dpl,#0x00
   0833                    3918 00108$:
   0833 22                 3919 	ret
                           3920 ;------------------------------------------------------------
                           3921 ;Allocation info for local variables in function 'read_RSRV'
                           3922 ;------------------------------------------------------------
                           3923 ;buf                       Allocated with name '_read_RSRV_PARM_2'
                           3924 ;len                       Allocated with name '_read_RSRV_PARM_3'
                           3925 ;index                     Allocated to registers r2 
                           3926 ;------------------------------------------------------------
                           3927 ;src/ddc_regs.c:618: read_RSRV (unsigned char index, xdata unsigned char *buf,
                           3928 ;	-----------------------------------------
                           3929 ;	 function read_RSRV
                           3930 ;	-----------------------------------------
   0834                    3931 _read_RSRV:
                           3932 ;     genReceive
   0834 AA 82              3933 	mov	r2,dpl
                           3934 ;src/ddc_regs.c:621: if (len < 1) return 0; // 8 bits
                           3935 ;     genCmpLt
                           3936 ;     genCmp
                           3937 ;     genIfxJump
                           3938 ;	Peephole 108	removed ljmp by inverse jump logic
                           3939 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0836 74 FF              3940 	mov	a,#0x100 - 0x01
   0838 25*02              3941 	add	a,_read_RSRV_PARM_3
   083A 40 04              3942 	jc	00102$
   083C                    3943 00113$:
                           3944 ;     genRet
   083C 75 82 00           3945 	mov	dpl,#0x00
                           3946 ;	Peephole 112.b	changed ljmp to sjmp
                           3947 ;	Peephole 251.b	replaced sjmp to ret with ret
   083F 22                 3948 	ret
   0840                    3949 00102$:
                           3950 ;src/ddc_regs.c:623: if (index == 0)
                           3951 ;     genCmpEq
                           3952 ;	Peephole 112.b	changed ljmp to sjmp
                           3953 ;	Peephole 199	optimized misc jump sequence
   0840 BA 00 14           3954 	cjne	r2,#0x00,00106$
                           3955 ;00114$:
                           3956 ;	Peephole 200	removed redundant sjmp
   0843                    3957 00115$:
                           3958 ;src/ddc_regs.c:625: DDC0_AMR = (RSRV & 0xFF00) >> 8;
                           3959 ;     genAssign
   0843 90 60 07           3960 	mov	dptr,#_DDC0_AMR
   0846 74 03              3961 	mov	a,#0x03
   0848 F0                 3962 	movx	@dptr,a
                           3963 ;src/ddc_regs.c:626: DDC0_LAR = (RSRV & 0xFF);
                           3964 ;     genAssign
   0849 90 60 06           3965 	mov	dptr,#_DDC0_LAR
   084C 74 0D              3966 	mov	a,#0x0D
   084E F0                 3967 	movx	@dptr,a
                           3968 ;src/ddc_regs.c:627: buf[0] == DDC0_DR0;
                           3969 ;     genDummyRead
   084F 90 60 00           3970 	mov	dptr,#_DDC0_DR0
   0852 E0                 3971 	movx	a,@dptr
                           3972 ;src/ddc_regs.c:628: return 1;
                           3973 ;     genRet
   0853 75 82 01           3974 	mov	dpl,#0x01
                           3975 ;	Peephole 112.b	changed ljmp to sjmp
                           3976 ;	Peephole 251.b	replaced sjmp to ret with ret
   0856 22                 3977 	ret
   0857                    3978 00106$:
                           3979 ;src/ddc_regs.c:629: } else if (index == 1) {
                           3980 ;     genCmpEq
                           3981 ;	Peephole 112.b	changed ljmp to sjmp
                           3982 ;	Peephole 199	optimized misc jump sequence
   0857 BA 01 14           3983 	cjne	r2,#0x01,00107$
                           3984 ;00116$:
                           3985 ;	Peephole 200	removed redundant sjmp
   085A                    3986 00117$:
                           3987 ;src/ddc_regs.c:630: DDC1_AMR = (RSRV & 0xFF00) >> 8;
                           3988 ;     genAssign
   085A 90 60 17           3989 	mov	dptr,#_DDC1_AMR
   085D 74 03              3990 	mov	a,#0x03
   085F F0                 3991 	movx	@dptr,a
                           3992 ;src/ddc_regs.c:631: DDC1_LAR = (RSRV & 0xFF);
                           3993 ;     genAssign
   0860 90 60 16           3994 	mov	dptr,#_DDC1_LAR
   0863 74 0D              3995 	mov	a,#0x0D
   0865 F0                 3996 	movx	@dptr,a
                           3997 ;src/ddc_regs.c:632: buf[0] == DDC1_DR0;
                           3998 ;     genDummyRead
   0866 90 60 10           3999 	mov	dptr,#_DDC1_DR0
   0869 E0                 4000 	movx	a,@dptr
                           4001 ;src/ddc_regs.c:633: return 1;
                           4002 ;     genRet
   086A 75 82 01           4003 	mov	dpl,#0x01
                           4004 ;	Peephole 112.b	changed ljmp to sjmp
                           4005 ;src/ddc_regs.c:635: return 0;
                           4006 ;     genRet
                           4007 ;	Peephole 237.a	removed sjmp to ret
   086D 22                 4008 	ret
   086E                    4009 00107$:
   086E 75 82 00           4010 	mov	dpl,#0x00
   0871                    4011 00108$:
   0871 22                 4012 	ret
                           4013 ;------------------------------------------------------------
                           4014 ;Allocation info for local variables in function 'set_RSRV'
                           4015 ;------------------------------------------------------------
                           4016 ;buf                       Allocated with name '_set_RSRV_PARM_2'
                           4017 ;len                       Allocated with name '_set_RSRV_PARM_3'
                           4018 ;index                     Allocated to registers r2 
                           4019 ;------------------------------------------------------------
                           4020 ;src/ddc_regs.c:640: set_RSRV (unsigned char index, xdata unsigned char *buf,
                           4021 ;	-----------------------------------------
                           4022 ;	 function set_RSRV
                           4023 ;	-----------------------------------------
   0872                    4024 _set_RSRV:
                           4025 ;     genReceive
   0872 AA 82              4026 	mov	r2,dpl
                           4027 ;src/ddc_regs.c:643: if (len < 1) return 0; // 8 bits
                           4028 ;     genCmpLt
                           4029 ;     genCmp
                           4030 ;     genIfxJump
                           4031 ;	Peephole 108	removed ljmp by inverse jump logic
                           4032 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0874 74 FF              4033 	mov	a,#0x100 - 0x01
   0876 25*02              4034 	add	a,_set_RSRV_PARM_3
   0878 40 04              4035 	jc	00102$
   087A                    4036 00113$:
                           4037 ;     genRet
   087A 75 82 00           4038 	mov	dpl,#0x00
                           4039 ;	Peephole 112.b	changed ljmp to sjmp
                           4040 ;	Peephole 251.b	replaced sjmp to ret with ret
   087D 22                 4041 	ret
   087E                    4042 00102$:
                           4043 ;src/ddc_regs.c:645: if (index == 0)
                           4044 ;     genCmpEq
                           4045 ;	Peephole 112.b	changed ljmp to sjmp
                           4046 ;	Peephole 199	optimized misc jump sequence
   087E BA 00 1C           4047 	cjne	r2,#0x00,00106$
                           4048 ;00114$:
                           4049 ;	Peephole 200	removed redundant sjmp
   0881                    4050 00115$:
                           4051 ;src/ddc_regs.c:647: DDC0_AMR = (RSRV & 0xFF00) >> 8;
                           4052 ;     genAssign
   0881 90 60 07           4053 	mov	dptr,#_DDC0_AMR
   0884 74 03              4054 	mov	a,#0x03
   0886 F0                 4055 	movx	@dptr,a
                           4056 ;src/ddc_regs.c:648: DDC0_LAR = (RSRV & 0xFF);
                           4057 ;     genAssign
   0887 90 60 06           4058 	mov	dptr,#_DDC0_LAR
   088A 74 0D              4059 	mov	a,#0x0D
   088C F0                 4060 	movx	@dptr,a
                           4061 ;src/ddc_regs.c:649: DDC0_DR0 = (buf[0] & 0xFF);
                           4062 ;     genAssign
   088D 85*00 82           4063 	mov	dpl,_set_RSRV_PARM_2
   0890 85*01 83           4064 	mov	dph,(_set_RSRV_PARM_2 + 1)
                           4065 ;     genPointerGet
                           4066 ;     genFarPointerGet
   0893 E0                 4067 	movx	a,@dptr
                           4068 ;     genAssign
                           4069 ;	Peephole 100	removed redundant mov
   0894 FB                 4070 	mov	r3,a
   0895 90 60 00           4071 	mov	dptr,#_DDC0_DR0
   0898 F0                 4072 	movx	@dptr,a
                           4073 ;src/ddc_regs.c:650: return 1;
                           4074 ;     genRet
   0899 75 82 01           4075 	mov	dpl,#0x01
                           4076 ;	Peephole 112.b	changed ljmp to sjmp
                           4077 ;	Peephole 251.b	replaced sjmp to ret with ret
   089C 22                 4078 	ret
   089D                    4079 00106$:
                           4080 ;src/ddc_regs.c:651: } else if (index == 1) {
                           4081 ;     genCmpEq
                           4082 ;	Peephole 112.b	changed ljmp to sjmp
                           4083 ;	Peephole 199	optimized misc jump sequence
   089D BA 01 1C           4084 	cjne	r2,#0x01,00107$
                           4085 ;00116$:
                           4086 ;	Peephole 200	removed redundant sjmp
   08A0                    4087 00117$:
                           4088 ;src/ddc_regs.c:652: DDC1_AMR = (RSRV & 0xFF00) >> 8;
                           4089 ;     genAssign
   08A0 90 60 17           4090 	mov	dptr,#_DDC1_AMR
   08A3 74 03              4091 	mov	a,#0x03
   08A5 F0                 4092 	movx	@dptr,a
                           4093 ;src/ddc_regs.c:653: DDC1_LAR = (RSRV & 0xFF);
                           4094 ;     genAssign
   08A6 90 60 16           4095 	mov	dptr,#_DDC1_LAR
   08A9 74 0D              4096 	mov	a,#0x0D
   08AB F0                 4097 	movx	@dptr,a
                           4098 ;src/ddc_regs.c:654: DDC1_DR0 = (buf[0] & 0xFF);
                           4099 ;     genAssign
   08AC 85*00 82           4100 	mov	dpl,_set_RSRV_PARM_2
   08AF 85*01 83           4101 	mov	dph,(_set_RSRV_PARM_2 + 1)
                           4102 ;     genPointerGet
                           4103 ;     genFarPointerGet
   08B2 E0                 4104 	movx	a,@dptr
                           4105 ;     genAssign
                           4106 ;	Peephole 100	removed redundant mov
   08B3 FA                 4107 	mov	r2,a
   08B4 90 60 10           4108 	mov	dptr,#_DDC1_DR0
   08B7 F0                 4109 	movx	@dptr,a
                           4110 ;src/ddc_regs.c:655: return 1;
                           4111 ;     genRet
   08B8 75 82 01           4112 	mov	dpl,#0x01
                           4113 ;	Peephole 112.b	changed ljmp to sjmp
                           4114 ;src/ddc_regs.c:657: return 0;
                           4115 ;     genRet
                           4116 ;	Peephole 237.a	removed sjmp to ret
   08BB 22                 4117 	ret
   08BC                    4118 00107$:
   08BC 75 82 00           4119 	mov	dpl,#0x00
   08BF                    4120 00108$:
   08BF 22                 4121 	ret
                           4122 ;------------------------------------------------------------
                           4123 ;Allocation info for local variables in function 'clr_RAM'
                           4124 ;------------------------------------------------------------
                           4125 ;index                     Allocated to registers r2 
                           4126 ;i                         Allocated to registers r3 r4 
                           4127 ;------------------------------------------------------------
                           4128 ;src/ddc_regs.c:663: clr_RAM (unsigned char index)
                           4129 ;	-----------------------------------------
                           4130 ;	 function clr_RAM
                           4131 ;	-----------------------------------------
   08C0                    4132 _clr_RAM:
                           4133 ;     genReceive
   08C0 AA 82              4134 	mov	r2,dpl
                           4135 ;src/ddc_regs.c:667: if (index == 0)  {
                           4136 ;     genCmpEq
                           4137 ;	Peephole 112.b	changed ljmp to sjmp
                           4138 ;	Peephole 199	optimized misc jump sequence
   08C2 BA 00 43           4139 	cjne	r2,#0x00,00104$
                           4140 ;00122$:
                           4141 ;	Peephole 200	removed redundant sjmp
   08C5                    4142 00123$:
                           4143 ;src/ddc_regs.c:668: for (i=0; i < 0xFF; i++) {
                           4144 ;     genAssign
   08C5 7B 00              4145 	mov	r3,#0x00
   08C7 7C 00              4146 	mov	r4,#0x00
   08C9                    4147 00106$:
                           4148 ;     genCmpLt
                           4149 ;     genCmp
   08C9 C3                 4150 	clr	c
   08CA EB                 4151 	mov	a,r3
   08CB 94 FF              4152 	subb	a,#0xFF
   08CD EC                 4153 	mov	a,r4
   08CE 64 80              4154 	xrl	a,#0x80
   08D0 94 80              4155 	subb	a,#0x80
                           4156 ;     genIfxJump
                           4157 ;	Peephole 108	removed ljmp by inverse jump logic
   08D2 50 31              4158 	jnc	00109$
   08D4                    4159 00124$:
                           4160 ;src/ddc_regs.c:669: DDC0_AMR = ((DDC_RAM + i) & 0xFF00) >> 8;
                           4161 ;     genPlus
                           4162 ;     genPlus shortcut
   08D4 8B 05              4163 	mov	ar5,r3
   08D6 74 01              4164 	mov	a,#0x01
                           4165 ;	Peephole 236.a	used r4 instead of ar4
   08D8 2C                 4166 	add	a,r4
   08D9 FE                 4167 	mov	r6,a
                           4168 ;     genAnd
                           4169 ;     genRightShift
                           4170 ;     genRightShiftLiteral
                           4171 ;     genrshTwo
                           4172 ;	peephole 177.e	removed redundant move
   08DA 8E 05              4173 	mov	ar5,r6
   08DC 7E 00              4174 	mov	r6,#0x00
                           4175 ;     genCast
   08DE 90 60 07           4176 	mov	dptr,#_DDC0_AMR
   08E1 ED                 4177 	mov	a,r5
   08E2 F0                 4178 	movx	@dptr,a
                           4179 ;src/ddc_regs.c:670: DDC0_LAR = ((DDC_RAM + i) & 0xFF);
                           4180 ;     genCast
   08E3 90 60 06           4181 	mov	dptr,#_DDC0_LAR
   08E6 EB                 4182 	mov	a,r3
   08E7 F0                 4183 	movx	@dptr,a
                           4184 ;src/ddc_regs.c:671: DDC0_DR4 = 0;
                           4185 ;     genAssign
   08E8 90 60 04           4186 	mov	dptr,#_DDC0_DR4
                           4187 ;	Peephole 181	changed mov to clr
                           4188 ;src/ddc_regs.c:672: DDC0_DR3 = 0;
                           4189 ;     genAssign
                           4190 ;	Peephole 181	changed mov to clr
                           4191 ;	Peephole 219	removed redundant clear
                           4192 ;src/ddc_regs.c:673: DDC0_DR2 = 0;
                           4193 ;     genAssign
                           4194 ;	Peephole 181	changed mov to clr
                           4195 ;src/ddc_regs.c:674: DDC0_DR1 = 0;
                           4196 ;     genAssign
                           4197 ;	Peephole 181	changed mov to clr
                           4198 ;	Peephole 219	removed redundant clear
                           4199 ;	Peephole 219.a	removed redundant clear
   08EB E4                 4200 	clr	a
   08EC F0                 4201 	movx	@dptr,a
   08ED 90 60 03           4202 	mov	dptr,#_DDC0_DR3
   08F0 F0                 4203 	movx	@dptr,a
   08F1 90 60 02           4204 	mov	dptr,#_DDC0_DR2
   08F4 F0                 4205 	movx	@dptr,a
   08F5 90 60 01           4206 	mov	dptr,#_DDC0_DR1
   08F8 F0                 4207 	movx	@dptr,a
                           4208 ;src/ddc_regs.c:675: DDC0_DR0 = 0;
                           4209 ;     genAssign
   08F9 90 60 00           4210 	mov	dptr,#_DDC0_DR0
                           4211 ;	Peephole 181	changed mov to clr
   08FC E4                 4212 	clr	a
   08FD F0                 4213 	movx	@dptr,a
                           4214 ;src/ddc_regs.c:668: for (i=0; i < 0xFF; i++) {
                           4215 ;     genPlus
                           4216 ;     genPlusIncr
   08FE 0B                 4217 	inc	r3
                           4218 ;	Peephole 112.b	changed ljmp to sjmp
                           4219 ;	Peephole 243	avoided branch to sjmp
   08FF BB 00 C7           4220 	cjne	r3,#0x00,00106$
   0902 0C                 4221 	inc	r4
   0903                    4222 00125$:
   0903 80 C4              4223 	sjmp	00106$
   0905                    4224 00109$:
                           4225 ;src/ddc_regs.c:677: return (unsigned char)i;
                           4226 ;     genCast
   0905 8B 82              4227 	mov	dpl,r3
                           4228 ;     genRet
                           4229 ;	Peephole 112.b	changed ljmp to sjmp
                           4230 ;	Peephole 251.b	replaced sjmp to ret with ret
   0907 22                 4231 	ret
   0908                    4232 00104$:
                           4233 ;src/ddc_regs.c:679: else if (index == 1) {
                           4234 ;     genCmpEq
                           4235 ;	Peephole 112.b	changed ljmp to sjmp
                           4236 ;	Peephole 199	optimized misc jump sequence
   0908 BA 01 43           4237 	cjne	r2,#0x01,00105$
                           4238 ;00126$:
                           4239 ;	Peephole 200	removed redundant sjmp
   090B                    4240 00127$:
                           4241 ;src/ddc_regs.c:680: for (i=0; i < 0xFF; i++) {
                           4242 ;     genAssign
   090B 7A 00              4243 	mov	r2,#0x00
   090D 7B 00              4244 	mov	r3,#0x00
   090F                    4245 00110$:
                           4246 ;     genCmpLt
                           4247 ;     genCmp
   090F C3                 4248 	clr	c
   0910 EA                 4249 	mov	a,r2
   0911 94 FF              4250 	subb	a,#0xFF
   0913 EB                 4251 	mov	a,r3
   0914 64 80              4252 	xrl	a,#0x80
   0916 94 80              4253 	subb	a,#0x80
                           4254 ;     genIfxJump
                           4255 ;	Peephole 108	removed ljmp by inverse jump logic
   0918 50 31              4256 	jnc	00113$
   091A                    4257 00128$:
                           4258 ;src/ddc_regs.c:681: DDC1_AMR = ((DDC_RAM + i) & 0xFF00) >> 8;
                           4259 ;     genPlus
                           4260 ;     genPlus shortcut
   091A 8A 04              4261 	mov	ar4,r2
   091C 74 01              4262 	mov	a,#0x01
                           4263 ;	Peephole 236.a	used r3 instead of ar3
   091E 2B                 4264 	add	a,r3
   091F FD                 4265 	mov	r5,a
                           4266 ;     genAnd
                           4267 ;     genRightShift
                           4268 ;     genRightShiftLiteral
                           4269 ;     genrshTwo
                           4270 ;	peephole 177.e	removed redundant move
   0920 8D 04              4271 	mov	ar4,r5
   0922 7D 00              4272 	mov	r5,#0x00
                           4273 ;     genCast
   0924 90 60 17           4274 	mov	dptr,#_DDC1_AMR
   0927 EC                 4275 	mov	a,r4
   0928 F0                 4276 	movx	@dptr,a
                           4277 ;src/ddc_regs.c:682: DDC1_LAR = ((DDC_RAM + i) & 0xFF);
                           4278 ;     genCast
   0929 90 60 16           4279 	mov	dptr,#_DDC1_LAR
   092C EA                 4280 	mov	a,r2
   092D F0                 4281 	movx	@dptr,a
                           4282 ;src/ddc_regs.c:683: DDC1_DR4 = 0;
                           4283 ;     genAssign
   092E 90 60 14           4284 	mov	dptr,#_DDC1_DR4
                           4285 ;	Peephole 181	changed mov to clr
                           4286 ;src/ddc_regs.c:684: DDC1_DR3 = 0;
                           4287 ;     genAssign
                           4288 ;	Peephole 181	changed mov to clr
                           4289 ;	Peephole 219	removed redundant clear
                           4290 ;src/ddc_regs.c:685: DDC1_DR2 = 0;
                           4291 ;     genAssign
                           4292 ;	Peephole 181	changed mov to clr
                           4293 ;src/ddc_regs.c:686: DDC1_DR1 = 0;
                           4294 ;     genAssign
                           4295 ;	Peephole 181	changed mov to clr
                           4296 ;	Peephole 219	removed redundant clear
                           4297 ;	Peephole 219.a	removed redundant clear
   0931 E4                 4298 	clr	a
   0932 F0                 4299 	movx	@dptr,a
   0933 90 60 13           4300 	mov	dptr,#_DDC1_DR3
   0936 F0                 4301 	movx	@dptr,a
   0937 90 60 12           4302 	mov	dptr,#_DDC1_DR2
   093A F0                 4303 	movx	@dptr,a
   093B 90 60 11           4304 	mov	dptr,#_DDC1_DR1
   093E F0                 4305 	movx	@dptr,a
                           4306 ;src/ddc_regs.c:687: DDC1_DR0 = 0;
                           4307 ;     genAssign
   093F 90 60 10           4308 	mov	dptr,#_DDC1_DR0
                           4309 ;	Peephole 181	changed mov to clr
   0942 E4                 4310 	clr	a
   0943 F0                 4311 	movx	@dptr,a
                           4312 ;src/ddc_regs.c:680: for (i=0; i < 0xFF; i++) {
                           4313 ;     genPlus
                           4314 ;     genPlusIncr
   0944 0A                 4315 	inc	r2
                           4316 ;	Peephole 112.b	changed ljmp to sjmp
                           4317 ;	Peephole 243	avoided branch to sjmp
   0945 BA 00 C7           4318 	cjne	r2,#0x00,00110$
   0948 0B                 4319 	inc	r3
   0949                    4320 00129$:
   0949 80 C4              4321 	sjmp	00110$
   094B                    4322 00113$:
                           4323 ;src/ddc_regs.c:689: return (unsigned char)i;
                           4324 ;     genCast
   094B 8A 82              4325 	mov	dpl,r2
                           4326 ;     genRet
                           4327 ;	Peephole 112.b	changed ljmp to sjmp
                           4328 ;src/ddc_regs.c:691: return 0;
                           4329 ;     genRet
                           4330 ;	Peephole 237.a	removed sjmp to ret
   094D 22                 4331 	ret
   094E                    4332 00105$:
   094E 75 82 00           4333 	mov	dpl,#0x00
   0951                    4334 00114$:
   0951 22                 4335 	ret
                           4336 ;------------------------------------------------------------
                           4337 ;Allocation info for local variables in function 'clr_COEF'
                           4338 ;------------------------------------------------------------
                           4339 ;index                     Allocated to registers r2 
                           4340 ;i                         Allocated to registers r3 r4 
                           4341 ;------------------------------------------------------------
                           4342 ;src/ddc_regs.c:697: clr_COEF (unsigned char index)
                           4343 ;	-----------------------------------------
                           4344 ;	 function clr_COEF
                           4345 ;	-----------------------------------------
   0952                    4346 _clr_COEF:
                           4347 ;     genReceive
   0952 AA 82              4348 	mov	r2,dpl
                           4349 ;src/ddc_regs.c:701: if (index == 0)  {
                           4350 ;     genCmpEq
                           4351 ;	Peephole 112.b	changed ljmp to sjmp
                           4352 ;	Peephole 199	optimized misc jump sequence
   0954 BA 00 41           4353 	cjne	r2,#0x00,00104$
                           4354 ;00122$:
                           4355 ;	Peephole 200	removed redundant sjmp
   0957                    4356 00123$:
                           4357 ;src/ddc_regs.c:702: for (i=0; i < 0xFF; i++) {
                           4358 ;     genAssign
   0957 7B 00              4359 	mov	r3,#0x00
   0959 7C 00              4360 	mov	r4,#0x00
   095B                    4361 00106$:
                           4362 ;     genCmpLt
                           4363 ;     genCmp
   095B C3                 4364 	clr	c
   095C EB                 4365 	mov	a,r3
   095D 94 FF              4366 	subb	a,#0xFF
   095F EC                 4367 	mov	a,r4
   0960 64 80              4368 	xrl	a,#0x80
   0962 94 80              4369 	subb	a,#0x80
                           4370 ;     genIfxJump
                           4371 ;	Peephole 108	removed ljmp by inverse jump logic
   0964 50 2F              4372 	jnc	00109$
   0966                    4373 00124$:
                           4374 ;src/ddc_regs.c:703: DDC0_AMR = ((DDC_COEF + i) & 0xFF00) >> 8;
                           4375 ;     genAnd
   0966 7D 00              4376 	mov	r5,#0x00
   0968 8C 06              4377 	mov	ar6,r4
                           4378 ;     genRightShift
                           4379 ;     genRightShiftLiteral
                           4380 ;     genrshTwo
   096A 8E 05              4381 	mov	ar5,r6
   096C 7E 00              4382 	mov	r6,#0x00
                           4383 ;     genCast
   096E 90 60 07           4384 	mov	dptr,#_DDC0_AMR
   0971 ED                 4385 	mov	a,r5
   0972 F0                 4386 	movx	@dptr,a
                           4387 ;src/ddc_regs.c:704: DDC0_LAR = ((DDC_COEF + i) & 0xFF);
                           4388 ;     genCast
   0973 90 60 06           4389 	mov	dptr,#_DDC0_LAR
   0976 EB                 4390 	mov	a,r3
   0977 F0                 4391 	movx	@dptr,a
                           4392 ;src/ddc_regs.c:705: DDC0_DR4 = 0;
                           4393 ;     genAssign
   0978 90 60 04           4394 	mov	dptr,#_DDC0_DR4
                           4395 ;	Peephole 181	changed mov to clr
                           4396 ;src/ddc_regs.c:706: DDC0_DR3 = 0;
                           4397 ;     genAssign
                           4398 ;	Peephole 181	changed mov to clr
                           4399 ;	Peephole 219	removed redundant clear
                           4400 ;src/ddc_regs.c:707: DDC0_DR2 = 0;
                           4401 ;     genAssign
                           4402 ;	Peephole 181	changed mov to clr
                           4403 ;src/ddc_regs.c:708: DDC0_DR1 = 0;
                           4404 ;     genAssign
                           4405 ;	Peephole 181	changed mov to clr
                           4406 ;	Peephole 219	removed redundant clear
                           4407 ;	Peephole 219.a	removed redundant clear
   097B E4                 4408 	clr	a
   097C F0                 4409 	movx	@dptr,a
   097D 90 60 03           4410 	mov	dptr,#_DDC0_DR3
   0980 F0                 4411 	movx	@dptr,a
   0981 90 60 02           4412 	mov	dptr,#_DDC0_DR2
   0984 F0                 4413 	movx	@dptr,a
   0985 90 60 01           4414 	mov	dptr,#_DDC0_DR1
   0988 F0                 4415 	movx	@dptr,a
                           4416 ;src/ddc_regs.c:709: DDC0_DR0 = 0;
                           4417 ;     genAssign
   0989 90 60 00           4418 	mov	dptr,#_DDC0_DR0
                           4419 ;	Peephole 181	changed mov to clr
   098C E4                 4420 	clr	a
   098D F0                 4421 	movx	@dptr,a
                           4422 ;src/ddc_regs.c:702: for (i=0; i < 0xFF; i++) {
                           4423 ;     genPlus
                           4424 ;     genPlusIncr
   098E 0B                 4425 	inc	r3
                           4426 ;	Peephole 112.b	changed ljmp to sjmp
                           4427 ;	Peephole 243	avoided branch to sjmp
   098F BB 00 C9           4428 	cjne	r3,#0x00,00106$
   0992 0C                 4429 	inc	r4
   0993                    4430 00125$:
   0993 80 C6              4431 	sjmp	00106$
   0995                    4432 00109$:
                           4433 ;src/ddc_regs.c:711: return (unsigned char)i;
                           4434 ;     genCast
   0995 8B 82              4435 	mov	dpl,r3
                           4436 ;     genRet
                           4437 ;	Peephole 112.b	changed ljmp to sjmp
                           4438 ;	Peephole 251.b	replaced sjmp to ret with ret
   0997 22                 4439 	ret
   0998                    4440 00104$:
                           4441 ;src/ddc_regs.c:713: else if (index == 1) {
                           4442 ;     genCmpEq
                           4443 ;	Peephole 112.b	changed ljmp to sjmp
                           4444 ;	Peephole 199	optimized misc jump sequence
   0998 BA 01 41           4445 	cjne	r2,#0x01,00105$
                           4446 ;00126$:
                           4447 ;	Peephole 200	removed redundant sjmp
   099B                    4448 00127$:
                           4449 ;src/ddc_regs.c:714: for (i=0; i < 0xFF; i++) {
                           4450 ;     genAssign
   099B 7A 00              4451 	mov	r2,#0x00
   099D 7B 00              4452 	mov	r3,#0x00
   099F                    4453 00110$:
                           4454 ;     genCmpLt
                           4455 ;     genCmp
   099F C3                 4456 	clr	c
   09A0 EA                 4457 	mov	a,r2
   09A1 94 FF              4458 	subb	a,#0xFF
   09A3 EB                 4459 	mov	a,r3
   09A4 64 80              4460 	xrl	a,#0x80
   09A6 94 80              4461 	subb	a,#0x80
                           4462 ;     genIfxJump
                           4463 ;	Peephole 108	removed ljmp by inverse jump logic
   09A8 50 2F              4464 	jnc	00113$
   09AA                    4465 00128$:
                           4466 ;src/ddc_regs.c:715: DDC1_AMR = ((DDC_COEF + i) & 0xFF00) >> 8;
                           4467 ;     genAnd
   09AA 7C 00              4468 	mov	r4,#0x00
   09AC 8B 05              4469 	mov	ar5,r3
                           4470 ;     genRightShift
                           4471 ;     genRightShiftLiteral
                           4472 ;     genrshTwo
   09AE 8D 04              4473 	mov	ar4,r5
   09B0 7D 00              4474 	mov	r5,#0x00
                           4475 ;     genCast
   09B2 90 60 17           4476 	mov	dptr,#_DDC1_AMR
   09B5 EC                 4477 	mov	a,r4
   09B6 F0                 4478 	movx	@dptr,a
                           4479 ;src/ddc_regs.c:716: DDC1_LAR = ((DDC_COEF + i) & 0xFF);
                           4480 ;     genCast
   09B7 90 60 16           4481 	mov	dptr,#_DDC1_LAR
   09BA EA                 4482 	mov	a,r2
   09BB F0                 4483 	movx	@dptr,a
                           4484 ;src/ddc_regs.c:717: DDC1_DR4 = 0;
                           4485 ;     genAssign
   09BC 90 60 14           4486 	mov	dptr,#_DDC1_DR4
                           4487 ;	Peephole 181	changed mov to clr
                           4488 ;src/ddc_regs.c:718: DDC1_DR3 = 0;
                           4489 ;     genAssign
                           4490 ;	Peephole 181	changed mov to clr
                           4491 ;	Peephole 219	removed redundant clear
                           4492 ;src/ddc_regs.c:719: DDC1_DR2 = 0;
                           4493 ;     genAssign
                           4494 ;	Peephole 181	changed mov to clr
                           4495 ;src/ddc_regs.c:720: DDC1_DR1 = 0;
                           4496 ;     genAssign
                           4497 ;	Peephole 181	changed mov to clr
                           4498 ;	Peephole 219	removed redundant clear
                           4499 ;	Peephole 219.a	removed redundant clear
   09BF E4                 4500 	clr	a
   09C0 F0                 4501 	movx	@dptr,a
   09C1 90 60 13           4502 	mov	dptr,#_DDC1_DR3
   09C4 F0                 4503 	movx	@dptr,a
   09C5 90 60 12           4504 	mov	dptr,#_DDC1_DR2
   09C8 F0                 4505 	movx	@dptr,a
   09C9 90 60 11           4506 	mov	dptr,#_DDC1_DR1
   09CC F0                 4507 	movx	@dptr,a
                           4508 ;src/ddc_regs.c:721: DDC1_DR0 = 0;
                           4509 ;     genAssign
   09CD 90 60 10           4510 	mov	dptr,#_DDC1_DR0
                           4511 ;	Peephole 181	changed mov to clr
   09D0 E4                 4512 	clr	a
   09D1 F0                 4513 	movx	@dptr,a
                           4514 ;src/ddc_regs.c:714: for (i=0; i < 0xFF; i++) {
                           4515 ;     genPlus
                           4516 ;     genPlusIncr
   09D2 0A                 4517 	inc	r2
                           4518 ;	Peephole 112.b	changed ljmp to sjmp
                           4519 ;	Peephole 243	avoided branch to sjmp
   09D3 BA 00 C9           4520 	cjne	r2,#0x00,00110$
   09D6 0B                 4521 	inc	r3
   09D7                    4522 00129$:
   09D7 80 C6              4523 	sjmp	00110$
   09D9                    4524 00113$:
                           4525 ;src/ddc_regs.c:723: return (unsigned char)i;
                           4526 ;     genCast
   09D9 8A 82              4527 	mov	dpl,r2
                           4528 ;     genRet
                           4529 ;	Peephole 112.b	changed ljmp to sjmp
                           4530 ;src/ddc_regs.c:725: return 0;
                           4531 ;     genRet
                           4532 ;	Peephole 237.a	removed sjmp to ret
   09DB 22                 4533 	ret
   09DC                    4534 00105$:
   09DC 75 82 00           4535 	mov	dpl,#0x00
   09DF                    4536 00114$:
   09DF 22                 4537 	ret
                           4538 ;------------------------------------------------------------
                           4539 ;Allocation info for local variables in function 'read_COEF'
                           4540 ;------------------------------------------------------------
                           4541 ;offset                    Allocated with name '_read_COEF_PARM_2'
                           4542 ;buf                       Allocated with name '_read_COEF_PARM_3'
                           4543 ;len                       Allocated with name '_read_COEF_PARM_4'
                           4544 ;index                     Allocated to registers r2 
                           4545 ;i                         Allocated with name '_read_COEF_i_1_1'
                           4546 ;j                         Allocated to registers r6 r7 
                           4547 ;------------------------------------------------------------
                           4548 ;src/ddc_regs.c:729: read_COEF (unsigned char index,
                           4549 ;	-----------------------------------------
                           4550 ;	 function read_COEF
                           4551 ;	-----------------------------------------
   09E0                    4552 _read_COEF:
                           4553 ;     genReceive
   09E0 AA 82              4554 	mov	r2,dpl
                           4555 ;src/ddc_regs.c:736: if (offset > 0x0F) return 0;
                           4556 ;     genCmpGt
                           4557 ;     genCmp
                           4558 ;     genIfxJump
                           4559 ;	Peephole 108	removed ljmp by inverse jump logic
                           4560 ;	Peephole 132.b	optimized genCmpGt by inverse logic (acc differs)
   09E2 E5*00              4561 	mov	a,_read_COEF_PARM_2
   09E4 24 F0              4562 	add	a,#0xff - 0x0F
   09E6 50 04              4563 	jnc	00102$
   09E8                    4564 00128$:
                           4565 ;     genRet
   09E8 75 82 00           4566 	mov	dpl,#0x00
                           4567 ;	Peephole 251.a	replaced ljmp to ret with ret
   09EB 22                 4568 	ret
   09EC                    4569 00102$:
                           4570 ;src/ddc_regs.c:738: offset = offset << 4; // advance by 16
                           4571 ;     genLeftShift
                           4572 ;     genLeftShiftLiteral
                           4573 ;     genlshOne
   09EC E5*00              4574 	mov	a,_read_COEF_PARM_2
   09EE C4                 4575 	swap	a
   09EF 54 F0              4576 	anl	a,#0xf0
   09F1 F5*00              4577 	mov	_read_COEF_PARM_2,a
                           4578 ;src/ddc_regs.c:740: if (len < 48) return 0; // need 48 bytes min (3 x 8 bytes) = 16 coeff
                           4579 ;     genCmpLt
                           4580 ;     genCmp
                           4581 ;     genIfxJump
                           4582 ;	Peephole 108	removed ljmp by inverse jump logic
                           4583 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   09F3 74 D0              4584 	mov	a,#0x100 - 0x30
   09F5 25*03              4585 	add	a,_read_COEF_PARM_4
   09F7 40 04              4586 	jc	00104$
   09F9                    4587 00129$:
                           4588 ;     genRet
   09F9 75 82 00           4589 	mov	dpl,#0x00
                           4590 ;	Peephole 251.a	replaced ljmp to ret with ret
   09FC 22                 4591 	ret
   09FD                    4592 00104$:
                           4593 ;src/ddc_regs.c:742: if (index == 0)
                           4594 ;     genCmpEq
   09FD BA 00 02           4595 	cjne	r2,#0x00,00130$
   0A00 80 03              4596 	sjmp	00131$
   0A02                    4597 00130$:
   0A02 02s0Ar81           4598 	ljmp	00108$
   0A05                    4599 00131$:
                           4600 ;src/ddc_regs.c:744: for (i=0, j=0; i < 16; i++, j+=3) {
                           4601 ;     genAssign
   0A05 AB*00              4602 	mov	r3,_read_COEF_PARM_2
                           4603 ;     genAssign
                           4604 ;     genAssign
                           4605 ;	Peephole 3.h	changed mov r6,#0x00 to r6,a
   0A07 E4                 4606 	clr	a
   0A08 F5*04              4607 	mov	_read_COEF_i_1_1,a
   0A0A F5*05              4608 	mov	(_read_COEF_i_1_1 + 1),a
   0A0C FE                 4609 	mov	r6,a
                           4610 ;	Peephole 3.i	changed mov r7,#0x00 to r7,a
   0A0D FF                 4611 	mov	r7,a
   0A0E                    4612 00110$:
                           4613 ;     genCmpLt
                           4614 ;     genCmp
   0A0E C3                 4615 	clr	c
   0A0F E5*04              4616 	mov	a,_read_COEF_i_1_1
   0A11 94 10              4617 	subb	a,#0x10
   0A13 E5*05              4618 	mov	a,(_read_COEF_i_1_1 + 1)
   0A15 64 80              4619 	xrl	a,#0x80
   0A17 94 80              4620 	subb	a,#0x80
                           4621 ;     genIfxJump
                           4622 ;	Peephole 108	removed ljmp by inverse jump logic
   0A19 50 63              4623 	jnc	00113$
   0A1B                    4624 00132$:
                           4625 ;src/ddc_regs.c:745: DDC0_AMR = 0;
                           4626 ;     genAssign
   0A1B 90 60 07           4627 	mov	dptr,#_DDC0_AMR
                           4628 ;	Peephole 181	changed mov to clr
   0A1E E4                 4629 	clr	a
   0A1F F0                 4630 	movx	@dptr,a
                           4631 ;src/ddc_regs.c:746: DDC0_LAR = ((DDC_COEF + i + offset) & 0xFF);
                           4632 ;     genCast
   0A20 A8*04              4633 	mov	r0,_read_COEF_i_1_1
                           4634 ;     genPlus
   0A22 90 60 06           4635 	mov	dptr,#_DDC0_LAR
                           4636 ;	Peephole 236.g	used r3 instead of ar3
   0A25 EB                 4637 	mov	a,r3
                           4638 ;	Peephole 236.a	used r0 instead of ar0
   0A26 28                 4639 	add	a,r0
   0A27 F0                 4640 	movx	@dptr,a
                           4641 ;src/ddc_regs.c:747: buf[j] = DDC0_DR0;
                           4642 ;     genPlus
                           4643 ;	Peephole 236.g	used r6 instead of ar6
   0A28 EE                 4644 	mov	a,r6
   0A29 25*01              4645 	add	a,_read_COEF_PARM_3
   0A2B F8                 4646 	mov	r0,a
                           4647 ;	Peephole 236.g	used r7 instead of ar7
   0A2C EF                 4648 	mov	a,r7
   0A2D 35*02              4649 	addc	a,(_read_COEF_PARM_3 + 1)
   0A2F F9                 4650 	mov	r1,a
                           4651 ;     genAssign
   0A30 90 60 00           4652 	mov	dptr,#_DDC0_DR0
   0A33 E0                 4653 	movx	a,@dptr
                           4654 ;     genPointerSet
                           4655 ;     genFarPointerSet
                           4656 ;	Peephole 136	removed redundant moves
   0A34 FC                 4657 	mov	r4,a
   0A35 88 82              4658 	mov	dpl,r0
   0A37 89 83              4659 	mov	dph,r1
   0A39 F0                 4660 	movx	@dptr,a
                           4661 ;src/ddc_regs.c:748: buf[j+1] = DDC0_DR1;
                           4662 ;     genPlus
                           4663 ;     genPlusIncr
   0A3A 74 01              4664 	mov	a,#0x01
                           4665 ;	Peephole 236.a	used r6 instead of ar6
   0A3C 2E                 4666 	add	a,r6
   0A3D FC                 4667 	mov	r4,a
                           4668 ;	Peephole 181	changed mov to clr
   0A3E E4                 4669 	clr	a
                           4670 ;	Peephole 236.b	used r7 instead of ar7
   0A3F 3F                 4671 	addc	a,r7
   0A40 FD                 4672 	mov	r5,a
                           4673 ;     genPlus
                           4674 ;	Peephole 236.g	used r4 instead of ar4
   0A41 EC                 4675 	mov	a,r4
   0A42 25*01              4676 	add	a,_read_COEF_PARM_3
   0A44 FC                 4677 	mov	r4,a
                           4678 ;	Peephole 236.g	used r5 instead of ar5
   0A45 ED                 4679 	mov	a,r5
   0A46 35*02              4680 	addc	a,(_read_COEF_PARM_3 + 1)
   0A48 FD                 4681 	mov	r5,a
                           4682 ;     genAssign
   0A49 90 60 01           4683 	mov	dptr,#_DDC0_DR1
   0A4C E0                 4684 	movx	a,@dptr
                           4685 ;     genPointerSet
                           4686 ;     genFarPointerSet
                           4687 ;	Peephole 136	removed redundant moves
   0A4D F8                 4688 	mov	r0,a
   0A4E 8C 82              4689 	mov	dpl,r4
   0A50 8D 83              4690 	mov	dph,r5
   0A52 F0                 4691 	movx	@dptr,a
                           4692 ;src/ddc_regs.c:749: buf[j+2] = DDC0_DR2;
                           4693 ;     genPlus
                           4694 ;     genPlusIncr
   0A53 74 02              4695 	mov	a,#0x02
                           4696 ;	Peephole 236.a	used r6 instead of ar6
   0A55 2E                 4697 	add	a,r6
   0A56 FC                 4698 	mov	r4,a
                           4699 ;	Peephole 181	changed mov to clr
   0A57 E4                 4700 	clr	a
                           4701 ;	Peephole 236.b	used r7 instead of ar7
   0A58 3F                 4702 	addc	a,r7
   0A59 FD                 4703 	mov	r5,a
                           4704 ;     genPlus
                           4705 ;	Peephole 236.g	used r4 instead of ar4
   0A5A EC                 4706 	mov	a,r4
   0A5B 25*01              4707 	add	a,_read_COEF_PARM_3
   0A5D FC                 4708 	mov	r4,a
                           4709 ;	Peephole 236.g	used r5 instead of ar5
   0A5E ED                 4710 	mov	a,r5
   0A5F 35*02              4711 	addc	a,(_read_COEF_PARM_3 + 1)
   0A61 FD                 4712 	mov	r5,a
                           4713 ;     genAssign
   0A62 90 60 02           4714 	mov	dptr,#_DDC0_DR2
   0A65 E0                 4715 	movx	a,@dptr
                           4716 ;     genPointerSet
                           4717 ;     genFarPointerSet
                           4718 ;	Peephole 136	removed redundant moves
   0A66 F8                 4719 	mov	r0,a
   0A67 8C 82              4720 	mov	dpl,r4
   0A69 8D 83              4721 	mov	dph,r5
   0A6B F0                 4722 	movx	@dptr,a
                           4723 ;src/ddc_regs.c:744: for (i=0, j=0; i < 16; i++, j+=3) {
                           4724 ;     genPlus
                           4725 ;     genPlusIncr
   0A6C 05*04              4726 	inc	_read_COEF_i_1_1
   0A6E E4                 4727 	clr	a
   0A6F B5*04 02           4728 	cjne	a,_read_COEF_i_1_1,00133$
   0A72 05*05              4729 	inc	(_read_COEF_i_1_1 + 1)
   0A74                    4730 00133$:
                           4731 ;     genPlus
                           4732 ;     genPlusIncr
   0A74 74 03              4733 	mov	a,#0x03
                           4734 ;	Peephole 236.a	used r6 instead of ar6
   0A76 2E                 4735 	add	a,r6
   0A77 FE                 4736 	mov	r6,a
                           4737 ;	Peephole 181	changed mov to clr
   0A78 E4                 4738 	clr	a
                           4739 ;	Peephole 236.b	used r7 instead of ar7
   0A79 3F                 4740 	addc	a,r7
   0A7A FF                 4741 	mov	r7,a
   0A7B 02s0Ar0E           4742 	ljmp	00110$
   0A7E                    4743 00113$:
                           4744 ;src/ddc_regs.c:751: return (unsigned char)j;
                           4745 ;     genCast
   0A7E 8E 82              4746 	mov	dpl,r6
                           4747 ;     genRet
                           4748 ;	Peephole 251.a	replaced ljmp to ret with ret
   0A80 22                 4749 	ret
   0A81                    4750 00108$:
                           4751 ;src/ddc_regs.c:752: } else if (index == 1) {
                           4752 ;     genCmpEq
   0A81 BA 01 02           4753 	cjne	r2,#0x01,00134$
   0A84 80 03              4754 	sjmp	00135$
   0A86                    4755 00134$:
   0A86 02s0Br01           4756 	ljmp	00109$
   0A89                    4757 00135$:
                           4758 ;src/ddc_regs.c:753: for (i=0, j=0; i < 16; i++, j+=3) {
                           4759 ;     genAssign
   0A89 AA*00              4760 	mov	r2,_read_COEF_PARM_2
                           4761 ;     genAssign
   0A8B 7B 00              4762 	mov	r3,#0x00
   0A8D 7C 00              4763 	mov	r4,#0x00
                           4764 ;     genAssign
   0A8F 7D 00              4765 	mov	r5,#0x00
   0A91 7E 00              4766 	mov	r6,#0x00
   0A93                    4767 00114$:
                           4768 ;     genCmpLt
                           4769 ;     genCmp
   0A93 C3                 4770 	clr	c
   0A94 EB                 4771 	mov	a,r3
   0A95 94 10              4772 	subb	a,#0x10
   0A97 EC                 4773 	mov	a,r4
   0A98 64 80              4774 	xrl	a,#0x80
   0A9A 94 80              4775 	subb	a,#0x80
                           4776 ;     genIfxJump
                           4777 ;	Peephole 108	removed ljmp by inverse jump logic
   0A9C 50 60              4778 	jnc	00117$
   0A9E                    4779 00136$:
                           4780 ;src/ddc_regs.c:754: DDC1_AMR = 0;
                           4781 ;     genAssign
   0A9E 90 60 17           4782 	mov	dptr,#_DDC1_AMR
                           4783 ;	Peephole 181	changed mov to clr
   0AA1 E4                 4784 	clr	a
   0AA2 F0                 4785 	movx	@dptr,a
                           4786 ;src/ddc_regs.c:755: DDC1_LAR = ((DDC_COEF + i + offset) & 0xFF);
                           4787 ;     genCast
   0AA3 8B 07              4788 	mov	ar7,r3
                           4789 ;     genPlus
   0AA5 90 60 16           4790 	mov	dptr,#_DDC1_LAR
                           4791 ;	Peephole 236.g	used r2 instead of ar2
   0AA8 EA                 4792 	mov	a,r2
                           4793 ;	Peephole 236.a	used r7 instead of ar7
   0AA9 2F                 4794 	add	a,r7
   0AAA F0                 4795 	movx	@dptr,a
                           4796 ;src/ddc_regs.c:756: buf[j] = DDC1_DR0;
                           4797 ;     genPlus
                           4798 ;	Peephole 236.g	used r5 instead of ar5
   0AAB ED                 4799 	mov	a,r5
   0AAC 25*01              4800 	add	a,_read_COEF_PARM_3
   0AAE FF                 4801 	mov	r7,a
                           4802 ;	Peephole 236.g	used r6 instead of ar6
   0AAF EE                 4803 	mov	a,r6
   0AB0 35*02              4804 	addc	a,(_read_COEF_PARM_3 + 1)
   0AB2 F8                 4805 	mov	r0,a
                           4806 ;     genAssign
   0AB3 90 60 10           4807 	mov	dptr,#_DDC1_DR0
   0AB6 E0                 4808 	movx	a,@dptr
                           4809 ;     genPointerSet
                           4810 ;     genFarPointerSet
                           4811 ;	Peephole 136	removed redundant moves
   0AB7 F9                 4812 	mov	r1,a
   0AB8 8F 82              4813 	mov	dpl,r7
   0ABA 88 83              4814 	mov	dph,r0
   0ABC F0                 4815 	movx	@dptr,a
                           4816 ;src/ddc_regs.c:757: buf[j+1] = DDC1_DR1;
                           4817 ;     genPlus
                           4818 ;     genPlusIncr
   0ABD 74 01              4819 	mov	a,#0x01
                           4820 ;	Peephole 236.a	used r5 instead of ar5
   0ABF 2D                 4821 	add	a,r5
   0AC0 FF                 4822 	mov	r7,a
                           4823 ;	Peephole 181	changed mov to clr
   0AC1 E4                 4824 	clr	a
                           4825 ;	Peephole 236.b	used r6 instead of ar6
   0AC2 3E                 4826 	addc	a,r6
   0AC3 F8                 4827 	mov	r0,a
                           4828 ;     genPlus
                           4829 ;	Peephole 236.g	used r7 instead of ar7
   0AC4 EF                 4830 	mov	a,r7
   0AC5 25*01              4831 	add	a,_read_COEF_PARM_3
   0AC7 FF                 4832 	mov	r7,a
                           4833 ;	Peephole 236.g	used r0 instead of ar0
   0AC8 E8                 4834 	mov	a,r0
   0AC9 35*02              4835 	addc	a,(_read_COEF_PARM_3 + 1)
   0ACB F8                 4836 	mov	r0,a
                           4837 ;     genAssign
   0ACC 90 60 11           4838 	mov	dptr,#_DDC1_DR1
   0ACF E0                 4839 	movx	a,@dptr
                           4840 ;     genPointerSet
                           4841 ;     genFarPointerSet
                           4842 ;	Peephole 136	removed redundant moves
   0AD0 F9                 4843 	mov	r1,a
   0AD1 8F 82              4844 	mov	dpl,r7
   0AD3 88 83              4845 	mov	dph,r0
   0AD5 F0                 4846 	movx	@dptr,a
                           4847 ;src/ddc_regs.c:758: buf[j+2] = DDC1_DR2;
                           4848 ;     genPlus
                           4849 ;     genPlusIncr
   0AD6 74 02              4850 	mov	a,#0x02
                           4851 ;	Peephole 236.a	used r5 instead of ar5
   0AD8 2D                 4852 	add	a,r5
   0AD9 FF                 4853 	mov	r7,a
                           4854 ;	Peephole 181	changed mov to clr
   0ADA E4                 4855 	clr	a
                           4856 ;	Peephole 236.b	used r6 instead of ar6
   0ADB 3E                 4857 	addc	a,r6
   0ADC F8                 4858 	mov	r0,a
                           4859 ;     genPlus
                           4860 ;	Peephole 236.g	used r7 instead of ar7
   0ADD EF                 4861 	mov	a,r7
   0ADE 25*01              4862 	add	a,_read_COEF_PARM_3
   0AE0 FF                 4863 	mov	r7,a
                           4864 ;	Peephole 236.g	used r0 instead of ar0
   0AE1 E8                 4865 	mov	a,r0
   0AE2 35*02              4866 	addc	a,(_read_COEF_PARM_3 + 1)
   0AE4 F8                 4867 	mov	r0,a
                           4868 ;     genAssign
   0AE5 90 60 12           4869 	mov	dptr,#_DDC1_DR2
   0AE8 E0                 4870 	movx	a,@dptr
                           4871 ;     genPointerSet
                           4872 ;     genFarPointerSet
                           4873 ;	Peephole 136	removed redundant moves
   0AE9 F9                 4874 	mov	r1,a
   0AEA 8F 82              4875 	mov	dpl,r7
   0AEC 88 83              4876 	mov	dph,r0
   0AEE F0                 4877 	movx	@dptr,a
                           4878 ;src/ddc_regs.c:753: for (i=0, j=0; i < 16; i++, j+=3) {
                           4879 ;     genPlus
                           4880 ;     genPlusIncr
   0AEF 0B                 4881 	inc	r3
   0AF0 BB 00 01           4882 	cjne	r3,#0x00,00137$
   0AF3 0C                 4883 	inc	r4
   0AF4                    4884 00137$:
                           4885 ;     genPlus
                           4886 ;     genPlusIncr
   0AF4 74 03              4887 	mov	a,#0x03
                           4888 ;	Peephole 236.a	used r5 instead of ar5
   0AF6 2D                 4889 	add	a,r5
   0AF7 FD                 4890 	mov	r5,a
                           4891 ;	Peephole 181	changed mov to clr
   0AF8 E4                 4892 	clr	a
                           4893 ;	Peephole 236.b	used r6 instead of ar6
   0AF9 3E                 4894 	addc	a,r6
   0AFA FE                 4895 	mov	r6,a
   0AFB 02s0Ar93           4896 	ljmp	00114$
   0AFE                    4897 00117$:
                           4898 ;src/ddc_regs.c:760: return (unsigned char)j;
                           4899 ;     genCast
   0AFE 8D 82              4900 	mov	dpl,r5
                           4901 ;     genRet
                           4902 ;	Peephole 112.b	changed ljmp to sjmp
                           4903 ;src/ddc_regs.c:762: return 0;
                           4904 ;     genRet
                           4905 ;	Peephole 237.a	removed sjmp to ret
   0B00 22                 4906 	ret
   0B01                    4907 00109$:
   0B01 75 82 00           4908 	mov	dpl,#0x00
   0B04                    4909 00118$:
   0B04 22                 4910 	ret
                           4911 ;------------------------------------------------------------
                           4912 ;Allocation info for local variables in function 'set_COEF'
                           4913 ;------------------------------------------------------------
                           4914 ;offset                    Allocated with name '_set_COEF_PARM_2'
                           4915 ;buf                       Allocated with name '_set_COEF_PARM_3'
                           4916 ;len                       Allocated with name '_set_COEF_PARM_4'
                           4917 ;index                     Allocated to registers r2 
                           4918 ;i                         Allocated to registers r4 r5 
                           4919 ;j                         Allocated to registers r6 r7 
                           4920 ;------------------------------------------------------------
                           4921 ;src/ddc_regs.c:771: set_COEF (unsigned char index,
                           4922 ;	-----------------------------------------
                           4923 ;	 function set_COEF
                           4924 ;	-----------------------------------------
   0B05                    4925 _set_COEF:
                           4926 ;     genReceive
   0B05 AA 82              4927 	mov	r2,dpl
                           4928 ;src/ddc_regs.c:778: if (offset > 0x0F)
                           4929 ;     genCmpGt
                           4930 ;     genCmp
                           4931 ;     genIfxJump
                           4932 ;	Peephole 108	removed ljmp by inverse jump logic
                           4933 ;	Peephole 132.b	optimized genCmpGt by inverse logic (acc differs)
   0B07 E5*00              4934 	mov	a,_set_COEF_PARM_2
   0B09 24 F0              4935 	add	a,#0xff - 0x0F
   0B0B 50 04              4936 	jnc	00102$
   0B0D                    4937 00128$:
                           4938 ;src/ddc_regs.c:779: return 0;
                           4939 ;     genRet
   0B0D 75 82 00           4940 	mov	dpl,#0x00
                           4941 ;	Peephole 251.a	replaced ljmp to ret with ret
   0B10 22                 4942 	ret
   0B11                    4943 00102$:
                           4944 ;src/ddc_regs.c:781: offset = offset << 4; // advance by 16
                           4945 ;     genLeftShift
                           4946 ;     genLeftShiftLiteral
                           4947 ;     genlshOne
   0B11 E5*00              4948 	mov	a,_set_COEF_PARM_2
   0B13 C4                 4949 	swap	a
   0B14 54 F0              4950 	anl	a,#0xf0
   0B16 F5*00              4951 	mov	_set_COEF_PARM_2,a
                           4952 ;src/ddc_regs.c:783: if (len < 48) return 0; // need 48 bytes min (3 x 8 bytes) = 16 coeff
                           4953 ;     genCmpLt
                           4954 ;     genCmp
                           4955 ;     genIfxJump
                           4956 ;	Peephole 108	removed ljmp by inverse jump logic
                           4957 ;	Peephole 132.e	optimized genCmpLt by inverse logic (carry differs)
   0B18 74 D0              4958 	mov	a,#0x100 - 0x30
   0B1A 25*03              4959 	add	a,_set_COEF_PARM_4
   0B1C 40 04              4960 	jc	00104$
   0B1E                    4961 00129$:
                           4962 ;     genRet
   0B1E 75 82 00           4963 	mov	dpl,#0x00
                           4964 ;	Peephole 251.a	replaced ljmp to ret with ret
   0B21 22                 4965 	ret
   0B22                    4966 00104$:
                           4967 ;src/ddc_regs.c:785: if (index == 0)
                           4968 ;     genCmpEq
   0B22 BA 00 02           4969 	cjne	r2,#0x00,00130$
   0B25 80 03              4970 	sjmp	00131$
   0B27                    4971 00130$:
   0B27 02s0Br9B           4972 	ljmp	00108$
   0B2A                    4973 00131$:
                           4974 ;src/ddc_regs.c:787: for (i=0, j=0; i < 16; i++, j+=3) {
                           4975 ;     genAssign
   0B2A AB*00              4976 	mov	r3,_set_COEF_PARM_2
                           4977 ;     genAssign
   0B2C 7C 00              4978 	mov	r4,#0x00
   0B2E 7D 00              4979 	mov	r5,#0x00
                           4980 ;     genAssign
   0B30 7E 00              4981 	mov	r6,#0x00
   0B32 7F 00              4982 	mov	r7,#0x00
   0B34                    4983 00110$:
                           4984 ;     genCmpLt
                           4985 ;     genCmp
   0B34 C3                 4986 	clr	c
   0B35 EC                 4987 	mov	a,r4
   0B36 94 10              4988 	subb	a,#0x10
   0B38 ED                 4989 	mov	a,r5
   0B39 64 80              4990 	xrl	a,#0x80
   0B3B 94 80              4991 	subb	a,#0x80
                           4992 ;     genIfxJump
                           4993 ;	Peephole 108	removed ljmp by inverse jump logic
   0B3D 50 59              4994 	jnc	00113$
   0B3F                    4995 00132$:
                           4996 ;src/ddc_regs.c:788: DDC0_AMR = 0;
                           4997 ;     genAssign
   0B3F 90 60 07           4998 	mov	dptr,#_DDC0_AMR
                           4999 ;	Peephole 181	changed mov to clr
   0B42 E4                 5000 	clr	a
   0B43 F0                 5001 	movx	@dptr,a
                           5002 ;src/ddc_regs.c:789: DDC0_LAR = ((DDC_COEF + i + offset) & 0xFF);
                           5003 ;     genCast
   0B44 8C 00              5004 	mov	ar0,r4
                           5005 ;     genPlus
   0B46 90 60 06           5006 	mov	dptr,#_DDC0_LAR
                           5007 ;	Peephole 236.g	used r3 instead of ar3
   0B49 EB                 5008 	mov	a,r3
                           5009 ;	Peephole 236.a	used r0 instead of ar0
   0B4A 28                 5010 	add	a,r0
   0B4B F0                 5011 	movx	@dptr,a
                           5012 ;src/ddc_regs.c:790: DDC0_DR2 = (buf[j+2] & 0xFF);
                           5013 ;     genPlus
                           5014 ;     genPlusIncr
   0B4C 74 02              5015 	mov	a,#0x02
                           5016 ;	Peephole 236.a	used r6 instead of ar6
   0B4E 2E                 5017 	add	a,r6
   0B4F F8                 5018 	mov	r0,a
                           5019 ;	Peephole 181	changed mov to clr
   0B50 E4                 5020 	clr	a
                           5021 ;	Peephole 236.b	used r7 instead of ar7
   0B51 3F                 5022 	addc	a,r7
   0B52 F9                 5023 	mov	r1,a
                           5024 ;     genPlus
                           5025 ;	Peephole 236.g	used r0 instead of ar0
   0B53 E8                 5026 	mov	a,r0
   0B54 25*01              5027 	add	a,_set_COEF_PARM_3
   0B56 F5 82              5028 	mov	dpl,a
                           5029 ;	Peephole 236.g	used r1 instead of ar1
   0B58 E9                 5030 	mov	a,r1
   0B59 35*02              5031 	addc	a,(_set_COEF_PARM_3 + 1)
   0B5B F5 83              5032 	mov	dph,a
                           5033 ;     genPointerGet
                           5034 ;     genFarPointerGet
   0B5D E0                 5035 	movx	a,@dptr
                           5036 ;     genAssign
                           5037 ;	Peephole 100	removed redundant mov
   0B5E F8                 5038 	mov	r0,a
   0B5F 90 60 02           5039 	mov	dptr,#_DDC0_DR2
   0B62 F0                 5040 	movx	@dptr,a
                           5041 ;src/ddc_regs.c:791: DDC0_DR1 = (buf[j+1] & 0xFF);
                           5042 ;     genPlus
                           5043 ;     genPlusIncr
   0B63 74 01              5044 	mov	a,#0x01
                           5045 ;	Peephole 236.a	used r6 instead of ar6
   0B65 2E                 5046 	add	a,r6
   0B66 F8                 5047 	mov	r0,a
                           5048 ;	Peephole 181	changed mov to clr
   0B67 E4                 5049 	clr	a
                           5050 ;	Peephole 236.b	used r7 instead of ar7
   0B68 3F                 5051 	addc	a,r7
   0B69 F9                 5052 	mov	r1,a
                           5053 ;     genPlus
                           5054 ;	Peephole 236.g	used r0 instead of ar0
   0B6A E8                 5055 	mov	a,r0
   0B6B 25*01              5056 	add	a,_set_COEF_PARM_3
   0B6D F5 82              5057 	mov	dpl,a
                           5058 ;	Peephole 236.g	used r1 instead of ar1
   0B6F E9                 5059 	mov	a,r1
   0B70 35*02              5060 	addc	a,(_set_COEF_PARM_3 + 1)
   0B72 F5 83              5061 	mov	dph,a
                           5062 ;     genPointerGet
                           5063 ;     genFarPointerGet
   0B74 E0                 5064 	movx	a,@dptr
                           5065 ;     genAssign
                           5066 ;	Peephole 100	removed redundant mov
   0B75 F8                 5067 	mov	r0,a
   0B76 90 60 01           5068 	mov	dptr,#_DDC0_DR1
   0B79 F0                 5069 	movx	@dptr,a
                           5070 ;src/ddc_regs.c:792: DDC0_DR0 = (buf[j] & 0xFF);
                           5071 ;     genPlus
                           5072 ;	Peephole 236.g	used r6 instead of ar6
   0B7A EE                 5073 	mov	a,r6
   0B7B 25*01              5074 	add	a,_set_COEF_PARM_3
   0B7D F5 82              5075 	mov	dpl,a
                           5076 ;	Peephole 236.g	used r7 instead of ar7
   0B7F EF                 5077 	mov	a,r7
   0B80 35*02              5078 	addc	a,(_set_COEF_PARM_3 + 1)
   0B82 F5 83              5079 	mov	dph,a
                           5080 ;     genPointerGet
                           5081 ;     genFarPointerGet
   0B84 E0                 5082 	movx	a,@dptr
                           5083 ;     genAssign
                           5084 ;	Peephole 100	removed redundant mov
   0B85 F8                 5085 	mov	r0,a
   0B86 90 60 00           5086 	mov	dptr,#_DDC0_DR0
   0B89 F0                 5087 	movx	@dptr,a
                           5088 ;src/ddc_regs.c:787: for (i=0, j=0; i < 16; i++, j+=3) {
                           5089 ;     genPlus
                           5090 ;     genPlusIncr
   0B8A 0C                 5091 	inc	r4
   0B8B BC 00 01           5092 	cjne	r4,#0x00,00133$
   0B8E 0D                 5093 	inc	r5
   0B8F                    5094 00133$:
                           5095 ;     genPlus
                           5096 ;     genPlusIncr
   0B8F 74 03              5097 	mov	a,#0x03
                           5098 ;	Peephole 236.a	used r6 instead of ar6
   0B91 2E                 5099 	add	a,r6
   0B92 FE                 5100 	mov	r6,a
                           5101 ;	Peephole 181	changed mov to clr
   0B93 E4                 5102 	clr	a
                           5103 ;	Peephole 236.b	used r7 instead of ar7
   0B94 3F                 5104 	addc	a,r7
   0B95 FF                 5105 	mov	r7,a
                           5106 ;	Peephole 112.b	changed ljmp to sjmp
   0B96 80 9C              5107 	sjmp	00110$
   0B98                    5108 00113$:
                           5109 ;src/ddc_regs.c:794: return (unsigned char)j;
                           5110 ;     genCast
   0B98 8E 82              5111 	mov	dpl,r6
                           5112 ;     genRet
                           5113 ;	Peephole 251.a	replaced ljmp to ret with ret
   0B9A 22                 5114 	ret
   0B9B                    5115 00108$:
                           5116 ;src/ddc_regs.c:795: } else if (index == 1) {
                           5117 ;     genCmpEq
   0B9B BA 01 02           5118 	cjne	r2,#0x01,00134$
   0B9E 80 03              5119 	sjmp	00135$
   0BA0                    5120 00134$:
   0BA0 02s0Cr14           5121 	ljmp	00109$
   0BA3                    5122 00135$:
                           5123 ;src/ddc_regs.c:796: for (i=0, j=0; i < 16; i++, j+=3) {
                           5124 ;     genAssign
   0BA3 AA*00              5125 	mov	r2,_set_COEF_PARM_2
                           5126 ;     genAssign
   0BA5 7B 00              5127 	mov	r3,#0x00
   0BA7 7C 00              5128 	mov	r4,#0x00
                           5129 ;     genAssign
   0BA9 7D 00              5130 	mov	r5,#0x00
   0BAB 7E 00              5131 	mov	r6,#0x00
   0BAD                    5132 00114$:
                           5133 ;     genCmpLt
                           5134 ;     genCmp
   0BAD C3                 5135 	clr	c
   0BAE EB                 5136 	mov	a,r3
   0BAF 94 10              5137 	subb	a,#0x10
   0BB1 EC                 5138 	mov	a,r4
   0BB2 64 80              5139 	xrl	a,#0x80
   0BB4 94 80              5140 	subb	a,#0x80
                           5141 ;     genIfxJump
                           5142 ;	Peephole 108	removed ljmp by inverse jump logic
   0BB6 50 59              5143 	jnc	00117$
   0BB8                    5144 00136$:
                           5145 ;src/ddc_regs.c:797: DDC1_AMR = 0;
                           5146 ;     genAssign
   0BB8 90 60 17           5147 	mov	dptr,#_DDC1_AMR
                           5148 ;	Peephole 181	changed mov to clr
   0BBB E4                 5149 	clr	a
   0BBC F0                 5150 	movx	@dptr,a
                           5151 ;src/ddc_regs.c:798: DDC1_LAR = ((DDC_COEF + i + offset) & 0xFF);
                           5152 ;     genCast
   0BBD 8B 07              5153 	mov	ar7,r3
                           5154 ;     genPlus
   0BBF 90 60 16           5155 	mov	dptr,#_DDC1_LAR
                           5156 ;	Peephole 236.g	used r2 instead of ar2
   0BC2 EA                 5157 	mov	a,r2
                           5158 ;	Peephole 236.a	used r7 instead of ar7
   0BC3 2F                 5159 	add	a,r7
   0BC4 F0                 5160 	movx	@dptr,a
                           5161 ;src/ddc_regs.c:799: DDC1_DR2 = (buf[j+2] & 0xFF);
                           5162 ;     genPlus
                           5163 ;     genPlusIncr
   0BC5 74 02              5164 	mov	a,#0x02
                           5165 ;	Peephole 236.a	used r5 instead of ar5
   0BC7 2D                 5166 	add	a,r5
   0BC8 FF                 5167 	mov	r7,a
                           5168 ;	Peephole 181	changed mov to clr
   0BC9 E4                 5169 	clr	a
                           5170 ;	Peephole 236.b	used r6 instead of ar6
   0BCA 3E                 5171 	addc	a,r6
   0BCB F8                 5172 	mov	r0,a
                           5173 ;     genPlus
                           5174 ;	Peephole 236.g	used r7 instead of ar7
   0BCC EF                 5175 	mov	a,r7
   0BCD 25*01              5176 	add	a,_set_COEF_PARM_3
   0BCF F5 82              5177 	mov	dpl,a
                           5178 ;	Peephole 236.g	used r0 instead of ar0
   0BD1 E8                 5179 	mov	a,r0
   0BD2 35*02              5180 	addc	a,(_set_COEF_PARM_3 + 1)
   0BD4 F5 83              5181 	mov	dph,a
                           5182 ;     genPointerGet
                           5183 ;     genFarPointerGet
   0BD6 E0                 5184 	movx	a,@dptr
                           5185 ;     genAssign
                           5186 ;	Peephole 100	removed redundant mov
   0BD7 FF                 5187 	mov	r7,a
   0BD8 90 60 12           5188 	mov	dptr,#_DDC1_DR2
   0BDB F0                 5189 	movx	@dptr,a
                           5190 ;src/ddc_regs.c:800: DDC1_DR1 = (buf[j+1] & 0xFF);
                           5191 ;     genPlus
                           5192 ;     genPlusIncr
   0BDC 74 01              5193 	mov	a,#0x01
                           5194 ;	Peephole 236.a	used r5 instead of ar5
   0BDE 2D                 5195 	add	a,r5
   0BDF FF                 5196 	mov	r7,a
                           5197 ;	Peephole 181	changed mov to clr
   0BE0 E4                 5198 	clr	a
                           5199 ;	Peephole 236.b	used r6 instead of ar6
   0BE1 3E                 5200 	addc	a,r6
   0BE2 F8                 5201 	mov	r0,a
                           5202 ;     genPlus
                           5203 ;	Peephole 236.g	used r7 instead of ar7
   0BE3 EF                 5204 	mov	a,r7
   0BE4 25*01              5205 	add	a,_set_COEF_PARM_3
   0BE6 F5 82              5206 	mov	dpl,a
                           5207 ;	Peephole 236.g	used r0 instead of ar0
   0BE8 E8                 5208 	mov	a,r0
   0BE9 35*02              5209 	addc	a,(_set_COEF_PARM_3 + 1)
   0BEB F5 83              5210 	mov	dph,a
                           5211 ;     genPointerGet
                           5212 ;     genFarPointerGet
   0BED E0                 5213 	movx	a,@dptr
                           5214 ;     genAssign
                           5215 ;	Peephole 100	removed redundant mov
   0BEE FF                 5216 	mov	r7,a
   0BEF 90 60 11           5217 	mov	dptr,#_DDC1_DR1
   0BF2 F0                 5218 	movx	@dptr,a
                           5219 ;src/ddc_regs.c:801: DDC1_DR0 = (buf[j] & 0xFF);
                           5220 ;     genPlus
                           5221 ;	Peephole 236.g	used r5 instead of ar5
   0BF3 ED                 5222 	mov	a,r5
   0BF4 25*01              5223 	add	a,_set_COEF_PARM_3
   0BF6 F5 82              5224 	mov	dpl,a
                           5225 ;	Peephole 236.g	used r6 instead of ar6
   0BF8 EE                 5226 	mov	a,r6
   0BF9 35*02              5227 	addc	a,(_set_COEF_PARM_3 + 1)
   0BFB F5 83              5228 	mov	dph,a
                           5229 ;     genPointerGet
                           5230 ;     genFarPointerGet
   0BFD E0                 5231 	movx	a,@dptr
                           5232 ;     genAssign
                           5233 ;	Peephole 100	removed redundant mov
   0BFE FF                 5234 	mov	r7,a
   0BFF 90 60 10           5235 	mov	dptr,#_DDC1_DR0
   0C02 F0                 5236 	movx	@dptr,a
                           5237 ;src/ddc_regs.c:796: for (i=0, j=0; i < 16; i++, j+=3) {
                           5238 ;     genPlus
                           5239 ;     genPlusIncr
   0C03 0B                 5240 	inc	r3
   0C04 BB 00 01           5241 	cjne	r3,#0x00,00137$
   0C07 0C                 5242 	inc	r4
   0C08                    5243 00137$:
                           5244 ;     genPlus
                           5245 ;     genPlusIncr
   0C08 74 03              5246 	mov	a,#0x03
                           5247 ;	Peephole 236.a	used r5 instead of ar5
   0C0A 2D                 5248 	add	a,r5
   0C0B FD                 5249 	mov	r5,a
                           5250 ;	Peephole 181	changed mov to clr
   0C0C E4                 5251 	clr	a
                           5252 ;	Peephole 236.b	used r6 instead of ar6
   0C0D 3E                 5253 	addc	a,r6
   0C0E FE                 5254 	mov	r6,a
                           5255 ;	Peephole 112.b	changed ljmp to sjmp
   0C0F 80 9C              5256 	sjmp	00114$
   0C11                    5257 00117$:
                           5258 ;src/ddc_regs.c:803: return (unsigned char)j;
                           5259 ;     genCast
   0C11 8D 82              5260 	mov	dpl,r5
                           5261 ;     genRet
                           5262 ;	Peephole 112.b	changed ljmp to sjmp
                           5263 ;src/ddc_regs.c:805: return 0;
                           5264 ;     genRet
                           5265 ;	Peephole 237.a	removed sjmp to ret
   0C13 22                 5266 	ret
   0C14                    5267 00109$:
   0C14 75 82 00           5268 	mov	dpl,#0x00
   0C17                    5269 00118$:
   0C17 22                 5270 	ret
                           5271 	.area CSEG    (CODE)
