[SCL] 12/14/2025 16:47:13 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed Synopsys-Release 2022.03
[SCL] 12/14/2025 16:47:14 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Design-Compiler 2022.03
[SCL] 12/14/2025 16:47:15 Checking status for feature Design-Compiler
[SCL] 12/14/2025 16:47:15 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Design-Compiler 2022.03
[SCL] 12/14/2025 16:47:15 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed Synopsys 2022.03
[SCL] 12/14/2025 16:47:15 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed DC-Debug 2022.03
[SCL] 12/14/2025 16:47:15 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed DC-NXT-DPX-Beta 2022.03
[SCL] 12/14/2025 16:47:15 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed DC-MIM 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP5 for linux64 - Oct 11, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
[SCL] 12/14/2025 16:47:16 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Ultra-Opt 2022.03
[SCL] 12/14/2025 16:47:16 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Ultra-Features 2022.03
Initializing...
[SCL] 12/14/2025 16:47:16 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Expert 2022.03
Starting shell in Topographical mode...
[SCL] 12/14/2025 16:47:17 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Extension 2022.03
# ============================================================
# COMPLETE TOPOGRAPHICAL SYNTHESIS SCRIPT - FIXED GTECH ISSUE
# Run with: dc_shell -topographical -f topographical_synthesis.tcl | tee synthesis.log
# ============================================================
# ------------------------------------------------------------
# 1. MILKYWAY SETUP - MATCH YOUR PDK EXACTLY
# ------------------------------------------------------------
set mw_tech_file        "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_4LM.tf"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_4LM.tf
set mw_reference_library "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM
set tluplus_max         "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup
set tluplus_min         "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup
set tluplus_map         "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/icc_gds_out_4LM.map"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/icc_gds_out_4LM.map
# ------------------------------------------------------------
# 2. FIXED: Use 4M1L LIBERTY FILES (MATCH MW REFERENCE)
# ------------------------------------------------------------
set lib_dir "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty
read_db "$lib_dir/SCL_4LM_ff_Nominal.db"
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db'
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Error: Cannot read file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-58)
No designs were read
read_db "$lib_dir/SCL_4LM_min_Nominal.db"
Error: Cannot read file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-58)
No designs were read
set target_library "$lib_dir/SCL_4LM_ff_Nominal.db $lib_dir/SCL_4LM_min_Nominal.db"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db
set link_library "* $target_library"
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db
# ------------------------------------------------------------
# 3. Paths and top module
# ------------------------------------------------------------
set root_dir "/home/rbalajis/vsd_task/vsdRiscvScl180"
/home/rbalajis/vsd_task/vsdRiscvScl180
set rtl_dir  "$root_dir/rtl"
/home/rbalajis/vsd_task/vsdRiscvScl180/rtl
set top_module "vsdcaravel"
vsdcaravel
set out_dir "$root_dir/synthesis/output"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output
set rpt_dir "$root_dir/synthesis/report"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/report
file mkdir $out_dir
file mkdir $rpt_dir
# ------------------------------------------------------------
# 4. TOPOGRAPHICAL: Create Milkyway Library (MANDATORY)
# ------------------------------------------------------------
set mw_lib_name "${top_module}_mw_lib"
vsdcaravel_mw_lib
if {![file exists $mw_lib_name]} {
    create_mw_lib -tech $mw_tech_file \
                  -mw_reference_library $mw_reference_library \
                  $mw_lib_name
    puts "✓ Created new Milkyway lib: $mw_lib_name"
} else {
    puts "✓ Using existing Milkyway lib: $mw_lib_name"
}
? Using existing Milkyway lib: vsdcaravel_mw_lib
open_mw_lib $mw_lib_name
[SCL] 12/14/2025 16:47:17 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Milkyway-Interface 2022.03
[SCL] 12/14/2025 16:47:17 Checking status for feature Milkyway-Interface
[SCL] 12/14/2025 16:47:17 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Milkyway-Interface 2022.03
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM (MWLIBP-300)
Warning: Inconsistent Grid Resolution:
	5 (Main Library) <==> 10 (Reference Library). (MWLIBP-314)
{vsdcaravel_mw_lib}
check_library
Error: Failed to read input library '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (LBDB-841)
Error: Failed to read input library '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (LBDB-841)

#BEGIN_XCHECK_LIBRARY

Logic Library:    
Physical Library: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM 
check_library options: 	
Version: 				T-2022.03-SP5
Check date and time:	Sun Dec 14 16:47:17 2025

#BEGIN_XCHECK_LOGICCELLS

No physical libraries or cells.

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

No logic libraries or cells.

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:	0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
No logic library found.

#END_XCHECK_LIBRARY

No check done. Please specify valid options and libraries and/or use dc_shell-topo, de_shell or icc_shell
0
# Set power/ground nets
set_mw_lib_reference_logic1_net VPWR -mw_lib_name $mw_lib_name
Error: unknown command 'set_mw_lib_reference_logic1_net' (CMD-005)
set_mw_lib_reference_logic0_net VGND -mw_lib_name $mw_lib_name
Error: unknown command 'set_mw_lib_reference_logic0_net' (CMD-005)
# TLU+ setup
set_tlu_plus_files -max_tluplus $tluplus_max \
                   -min_tluplus $tluplus_min \
                   -tech2itf_map $tluplus_map
1
check_tlu_plus_files

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup
 min_tlu+: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/SCL_TLUPLUS_4M1L_TYP.tlup
 mapping_file: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/icc_gds_out_4LM.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: vsdcaravel_mw_lib

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
Error: Layer "M1" (metal1) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-001)
Error: Layer "M2" (metal2) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-001)
Error: Layer "M3" (metal3) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-001)
Error: Layer "TOP_M" (metal4) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-001)
Error: Failed to load TLUPlus files. They may be corrupted. (TLUP-039)
----------------- Check Ends ------------------
0
# ------------------------------------------------------------
# 5. DEBUG: Verify Topographical Setup
# ------------------------------------------------------------
puts "=== TOPOGRAPHICAL MODE VERIFICATION ==="
=== TOPOGRAPHICAL MODE VERIFICATION ===
check_design -topographical_mode
Error: unknown option '-topographical_mode' (CMD-010)
report_lib mw_reference_library
Warning: The 'mw_reference_library' library has not been read in yet. (UIL-3)
0
report_design_library
Error: unknown command 'report_design_library' (CMD-005)
puts "======================================="
=======================================
# ------------------------------------------------------------
# 6. Create blackbox stubs (RAM + POR)
# ------------------------------------------------------------
set bb_file "$root_dir/synthesis/ram_por_blackbox_stubs.v"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/ram_por_blackbox_stubs.v
set fp [open $bb_file w]
file17
puts $fp "(* blackbox *) module RAM128(CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0);"
puts $fp "input CLK, EN0, VGND, VPWR;"
puts $fp "input [6:0] A0; input [31:0] Di0; input [3:0] WE0; output [31:0] Do0;"
puts $fp "endmodule"
puts $fp "(* blackbox *) module RAM256VPWR, VGND, CLK, WE0, EN0, A0, Di0, Do0);"
puts $fp "inout VPWR, VGND; input CLK, EN0;"
puts $fp "input [7:0] A0; input [31:0] Di0; input [3:0] WE0; output [31:0] Do0;"
puts $fp "endmodule"
puts $fp "(* blackbox *) module dummy_por(vdd3v3, vdd1v8, vss3v3, vss1v8, porb_h, porb_l, por_l);"
puts $fp "inout vdd3v3, vdd1v8, vss3v3, vss1v8;"
puts $fp "output porb_h, porb_l, por_l;"
puts $fp "endmodule"
close $fp
# ------------------------------------------------------------
# 7. Read RTL
# ------------------------------------------------------------
read_file $rtl_dir/defines.v -format verilog
Information: linking reference library : /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM. (PSYN-878)
Error: No valid link library specified, please check library setup. (PSYN-958)
Error: Could not read the following target libraries:
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db 
 (UIO-3)
Error: Failed to link physical library with link library. (LINK-37)
read_file $bb_file -format verilog
Information: linking reference library : /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM. (PSYN-878)
Error: No valid link library specified, please check library setup. (PSYN-958)
Error: Could not read the following target libraries:
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db 
 (UIO-3)
Error: Failed to link physical library with link library. (LINK-37)
set rtl_files [glob -nocomplain $rtl_dir/*.v]
/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM128.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM256.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__uprj_netlists.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_gpio_example.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_la_example.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/buff_flash_clkrst.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_core.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_logo.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_motto.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_netlists.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_openframe.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_power_routing.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/constant_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block_a.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_schmittbuf.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/empty_macro.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_defaults_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ibex_all.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/manual_power_connections.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect_hv.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj2_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io_buffer.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/open_source.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pads.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/picorv32.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/primitives.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pt3b02_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ring_osc2x13.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/scl180_macro_sparecell.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spare_logic_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spiflash.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_defines.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_programming.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_textblock.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/vsdcaravel.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_por.v
set rtl_files [lremove $rtl_files \
    "$rtl_dir/RAM128.v" \
    "$rtl_dir/RAM256.v" \
    "$rtl_dir/dummy_por.v" ]
Error: unknown command 'lremove' (CMD-005)
read_file $rtl_files -define USE_POWER_PINS -format verilog
Information: linking reference library : /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/milkyway/SCL_4LM. (PSYN-878)
Error: No valid link library specified, please check library setup. (PSYN-958)
Error: Could not read the following target libraries:
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db 
 (UIO-3)
Error: Failed to link physical library with link library. (LINK-37)
# ------------------------------------------------------------
# 8. Elaborate & Link
# ------------------------------------------------------------
current_design $top_module
Error: Can't find design 'vsdcaravel'. (UID-109)
Error: Current design is not defined. (UID-4)
elaborate $top_module
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)
Running PRESTO HDLC
[SCL] 12/14/2025 16:47:18 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded VHDL-Compiler 2022.03
[SCL] 12/14/2025 16:47:18 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded HDL-Compiler 2022.03
[SCL] 12/14/2025 16:47:18 Checking status for feature HDL-Compiler
[SCL] 12/14/2025 16:47:18 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded HDL-Compiler 2022.03
Presto compilation completed successfully. (vsdcaravel)
Elaborated 1 design.
Current design is now 'vsdcaravel'.
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)
Information: Building the design 'chip_io'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v:898: Net vddio or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (chip_io)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'caravel_logo'. (HDL-193)
Presto compilation completed successfully. (caravel_logo)
Information: Building the design 'caravel_motto'. (HDL-193)
Presto compilation completed successfully. (caravel_motto)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'constant_block'. (HDL-193)
Presto compilation completed successfully. (constant_block)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3d21'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/pc3d21-verilog.pvl not found, or does not contain a usable description of pc3d21. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'mprj_io'. (HDL-193)
Presto compilation completed successfully. (mprj_io)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Presto compilation completed successfully. (user_project_wrapper)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 55 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 104 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:929: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:943: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:970: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:968: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 639 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |     no/auto      |
|           500            |     auto/no      |
===============================================

Statistics for case statements in always block at line 921 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           941            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1026 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           343            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1032 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1095           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 639 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 921 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1032 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)

Inferred memory devices in process
	in routine gpio_control_block line 143 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| serial_data_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 165 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| shift_register_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 175 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   gpio_ana_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     gpio_dm_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_pol_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmt_ena_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_holdover_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_slow_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_vtrip_sel_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| gpio_ib_mode_sel_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    gpio_inenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_outenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (gpio_control_block)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v:21: Port number 7 of 'xres_buf' was named 'Port7'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'nd02d4'. (HDL-193)
Warning: Cannot find the design 'nd02d4' in the library 'WORK'. (LBR-1)
Information: Building the design 'debug_regs'. (HDL-193)

Inferred memory devices in process
	in routine debug_regs line 19 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_reg_1_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbs_ack_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbs_dat_o_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   debug_reg_2_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (debug_regs)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Presto compilation completed successfully. (ring_osc2x13)
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Information: Building the design 'bufbdf'. (HDL-193)
Warning: Cannot find the design 'bufbdf' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbd7'. (HDL-193)
Warning: Cannot find the design 'bufbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Information: Building the design 'buffd7'. (HDL-193)
Warning: Cannot find the design 'buffd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Presto compilation completed successfully. (dummy_scl180_conb_1)
Information: Building the design 'buffda'. (HDL-193)
Warning: Cannot find the design 'buffda' in the library 'WORK'. (LBR-1)
Information: Building the design 'RAM256'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM256-verilog.pvl not found, or does not contain a usable description of RAM256. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'RAM128'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM128-verilog.pvl not found, or does not contain a usable description of RAM128. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'delay_stage'. (HDL-193)
Presto compilation completed successfully. (delay_stage)
Information: Building the design 'start_stage'. (HDL-193)
Presto compilation completed successfully. (start_stage)
Information: Building the design 'invbd4'. (HDL-193)
Warning: Cannot find the design 'invbd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd7'. (HDL-193)
Warning: Cannot find the design 'invbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'gpio_logic_high'. (HDL-193)
Presto compilation completed successfully. (gpio_logic_high)
Information: Building the design 'scl180_marco_sparecell'. (HDL-193)
Presto compilation completed successfully. (scl180_marco_sparecell)
Information: Building the design 'inv0d2'. (HDL-193)
Warning: Cannot find the design 'inv0d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d7'. (HDL-193)
Warning: Cannot find the design 'inv0d7' in the library 'WORK'. (LBR-1)
Information: Building the design 'nd02d2'. (HDL-193)
Warning: Cannot find the design 'nd02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'nr02d2'. (HDL-193)
Warning: Cannot find the design 'nr02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'mx02d2'. (HDL-193)
Warning: Cannot find the design 'mx02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dfbrb1'. (HDL-193)
Warning: Cannot find the design 'dfbrb1' in the library 'WORK'. (LBR-1)
Information: Building the design 'adiode'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/adiode-verilog.pvl not found, or does not contain a usable description of adiode. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'bufbd2'. (HDL-193)
Warning: Cannot find the design 'bufbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d1'. (HDL-193)
Warning: Cannot find the design 'inv0d1' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd2'. (HDL-193)
Warning: Cannot find the design 'invtd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd4'. (HDL-193)
Warning: Cannot find the design 'invtd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd2'. (HDL-193)
Warning: Cannot find the design 'invbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd7'. (HDL-193)
Warning: Cannot find the design 'invtd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd1'. (HDL-193)
Warning: Cannot find the design 'invtd1' in the library 'WORK'. (LBR-1)
Information: Building the design 'or02d2'. (HDL-193)
Warning: Cannot find the design 'or02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'buffd1'. (HDL-193)
Warning: Cannot find the design 'buffd1' in the library 'WORK'. (LBR-1)
Warning: Design 'vsdcaravel' has '43' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)

  Linking design 'vsdcaravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (42 designs)              /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/vsdcaravel.db, etc

Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3d21'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/pc3d21-verilog.pvl not found, or does not contain a usable description of pc3d21. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'buffda'. (HDL-193)
Warning: Cannot find the design 'buffda' in the library 'WORK'. (LBR-1)
Information: Building the design 'nd02d4'. (HDL-193)
Warning: Cannot find the design 'nd02d4' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbdf'. (HDL-193)
Warning: Cannot find the design 'bufbdf' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbd7'. (HDL-193)
Warning: Cannot find the design 'bufbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'buffd7'. (HDL-193)
Warning: Cannot find the design 'buffd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d2'. (HDL-193)
Warning: Cannot find the design 'inv0d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d7'. (HDL-193)
Warning: Cannot find the design 'inv0d7' in the library 'WORK'. (LBR-1)
Information: Building the design 'nd02d2'. (HDL-193)
Warning: Cannot find the design 'nd02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'nr02d2'. (HDL-193)
Warning: Cannot find the design 'nr02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'mx02d2'. (HDL-193)
Warning: Cannot find the design 'mx02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dfbrb1'. (HDL-193)
Warning: Cannot find the design 'dfbrb1' in the library 'WORK'. (LBR-1)
Information: Building the design 'adiode'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/adiode-verilog.pvl not found, or does not contain a usable description of adiode. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'RAM256'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM256-verilog.pvl not found, or does not contain a usable description of RAM256. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'RAM128'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM128-verilog.pvl not found, or does not contain a usable description of RAM128. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'invbd4'. (HDL-193)
Warning: Cannot find the design 'invbd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd7'. (HDL-193)
Warning: Cannot find the design 'invbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'buffd1'. (HDL-193)
Warning: Cannot find the design 'buffd1' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbd2'. (HDL-193)
Warning: Cannot find the design 'bufbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d1'. (HDL-193)
Warning: Cannot find the design 'inv0d1' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd2'. (HDL-193)
Warning: Cannot find the design 'invtd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd4'. (HDL-193)
Warning: Cannot find the design 'invtd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd2'. (HDL-193)
Warning: Cannot find the design 'invbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd7'. (HDL-193)
Warning: Cannot find the design 'invtd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd1'. (HDL-193)
Warning: Cannot find the design 'invtd1' in the library 'WORK'. (LBR-1)
Information: Building the design 'or02d2'. (HDL-193)
Warning: Cannot find the design 'or02d2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3d21' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'nd02d4' in 'mgmt_protect'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Warning: Unable to resolve reference 'buffd7' in 'mprj_io_buffer'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block'. (LINK-5)
Warning: Unable to resolve reference 'RAM256' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'RAM128' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'VexRiscv' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'invbd4' in 'ring_osc2x13'. (LINK-5)
Warning: Unable to resolve reference 'invbd7' in 'ring_osc2x13'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd1' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'or02d2' in 'start_stage'. (LINK-5)
0
uniquify
Warning: Design 'vsdcaravel' has '43' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 7 instances of design 'constant_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'gpio_defaults_block_1803'. (OPT-1056)
Information: Uniquified 35 instances of design 'gpio_defaults_block_0403'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_control_block'. (OPT-1056)
Information: Uniquified 4 instances of design 'spare_logic_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'clock_div_SIZE3'. (OPT-1056)
Information: Uniquified 1222 instances of design 'dummy_scl180_conb_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'even'. (OPT-1056)
Information: Uniquified 2 instances of design 'odd'. (OPT-1056)
Information: Uniquified 12 instances of design 'delay_stage'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_logic_high'. (OPT-1056)
Information: Uniquified 38 instances of design 'scl180_marco_sparecell'. (OPT-1056)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/pc3d21-verilog.pvl not found, or does not contain a usable description of pc3d21. (ELAB-320)
Presto compilation completed successfully.
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/adiode-verilog.pvl not found, or does not contain a usable description of adiode. (ELAB-320)
Presto compilation completed successfully.
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM256-verilog.pvl not found, or does not contain a usable description of RAM256. (ELAB-320)
Presto compilation completed successfully.
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM128-verilog.pvl not found, or does not contain a usable description of RAM128. (ELAB-320)
Presto compilation completed successfully.
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
1
# Mark blackboxes
foreach blk {RAM128 RAM256 dummy_por} {
    if {[sizeof_collection [get_designs -quiet $blk]] > 0} {
        set_attribute [get_designs $blk] is_black_box true
        set_dont_touch [get_designs $blk]
    }
}
# ------------------------------------------------------------
# 9. TOPOGRAPHICAL SYNTHESIS - NO GTECH GUARANTEED
# ------------------------------------------------------------
puts "✓ Topographical setup verified - Starting synthesis..."
? Topographical setup verified - Starting synthesis...
compile_ultra -check_only
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db'. (UID-3)
Warning: Can't read link_library file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db'. (UID-3)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3d21'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/pc3d21-verilog.pvl not found, or does not contain a usable description of pc3d21. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'dummy_por'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/dummy_por-verilog.pvl not found, or does not contain a usable description of dummy_por. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'buffda'. (HDL-193)
Warning: Cannot find the design 'buffda' in the library 'WORK'. (LBR-1)
Information: Building the design 'nd02d4'. (HDL-193)
Warning: Cannot find the design 'nd02d4' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbdf'. (HDL-193)
Warning: Cannot find the design 'bufbdf' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbd7'. (HDL-193)
Warning: Cannot find the design 'bufbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'buffd7'. (HDL-193)
Warning: Cannot find the design 'buffd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d2'. (HDL-193)
Warning: Cannot find the design 'inv0d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d7'. (HDL-193)
Warning: Cannot find the design 'inv0d7' in the library 'WORK'. (LBR-1)
Information: Building the design 'nd02d2'. (HDL-193)
Warning: Cannot find the design 'nd02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'nr02d2'. (HDL-193)
Warning: Cannot find the design 'nr02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'mx02d2'. (HDL-193)
Warning: Cannot find the design 'mx02d2' in the library 'WORK'. (LBR-1)
Information: Building the design 'dfbrb1'. (HDL-193)
Warning: Cannot find the design 'dfbrb1' in the library 'WORK'. (LBR-1)
Information: Building the design 'adiode'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/adiode-verilog.pvl not found, or does not contain a usable description of adiode. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'RAM256'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM256-verilog.pvl not found, or does not contain a usable description of RAM256. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'RAM128'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/RAM128-verilog.pvl not found, or does not contain a usable description of RAM128. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'invbd4'. (HDL-193)
Warning: Cannot find the design 'invbd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd7'. (HDL-193)
Warning: Cannot find the design 'invbd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'buffd1'. (HDL-193)
Warning: Cannot find the design 'buffd1' in the library 'WORK'. (LBR-1)
Information: Building the design 'bufbd2'. (HDL-193)
Warning: Cannot find the design 'bufbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'inv0d1'. (HDL-193)
Warning: Cannot find the design 'inv0d1' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd2'. (HDL-193)
Warning: Cannot find the design 'invtd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd4'. (HDL-193)
Warning: Cannot find the design 'invtd4' in the library 'WORK'. (LBR-1)
Information: Building the design 'invbd2'. (HDL-193)
Warning: Cannot find the design 'invbd2' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd7'. (HDL-193)
Warning: Cannot find the design 'invtd7' in the library 'WORK'. (LBR-1)
Information: Building the design 'invtd1'. (HDL-193)
Warning: Cannot find the design 'invtd1' in the library 'WORK'. (LBR-1)
Information: Building the design 'or02d2'. (HDL-193)
Warning: Cannot find the design 'or02d2' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3d21' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'dummy_por' in 'caravel_core'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_0'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_1'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_2'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_3'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_4'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_5'. (LINK-5)
Warning: Unable to resolve reference 'buffda' in 'constant_block_6'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'nd02d4' in 'mgmt_protect'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'digital_pll'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'housekeeping'. (LINK-5)
Warning: Unable to resolve reference 'buffd7' in 'mprj_io_buffer'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_36'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_37'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_30'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_31'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_32'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_33'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_34'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_35'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_19'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_20'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_21'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_22'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_23'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_24'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_25'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_26'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_27'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_28'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_29'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_16'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_17'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_18'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_0'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_1'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_2'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_3'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_4'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_5'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_6'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_7'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_8'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_9'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_10'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_11'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_12'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_13'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_14'. (LINK-5)
Warning: Unable to resolve reference 'bufbd7' in 'gpio_control_block_15'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block_0'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block_1'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block_2'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'inv0d7' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'mx02d2' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'dfbrb1' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'adiode' in 'spare_logic_block_3'. (LINK-5)
Warning: Unable to resolve reference 'RAM256' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'RAM128' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'VexRiscv' in 'mgmt_core'. (LINK-5)
Warning: Unable to resolve reference 'invbd4' in 'ring_osc2x13'. (LINK-5)
Warning: Unable to resolve reference 'invbd7' in 'ring_osc2x13'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_36'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_36'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_36'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_36'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_37'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_37'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_37'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_37'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_30'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_30'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_30'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_30'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_31'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_31'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_31'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_31'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_32'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_32'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_32'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_32'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_33'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_33'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_33'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_33'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_34'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_34'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_34'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_34'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_35'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_35'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_35'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_35'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_19'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_19'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_19'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_19'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_20'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_20'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_20'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_20'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_21'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_21'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_21'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_21'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_22'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_22'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_22'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_22'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_23'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_23'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_23'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_23'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_24'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_24'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_24'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_24'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_25'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_25'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_25'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_25'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_26'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_26'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_26'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_26'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_27'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_27'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_27'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_27'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_28'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_28'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_28'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_28'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_29'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_29'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_29'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_29'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_16'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_16'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_16'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_16'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_17'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_17'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_17'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_17'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_18'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_18'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_18'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_18'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_0'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_0'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_0'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_0'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_1'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_1'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_1'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_1'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_2'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_2'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_2'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_2'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_3'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_3'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_3'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_3'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_4'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_4'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_4'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_4'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_5'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_5'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_5'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_5'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_6'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_6'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_6'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_6'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_7'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_7'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_7'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_7'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_8'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_8'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_8'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_8'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_9'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_9'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_9'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_9'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_10'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_10'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_10'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_10'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_11'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_11'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_11'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_11'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_12'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_12'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_12'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_12'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_13'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_13'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_13'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_13'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_14'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_14'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_14'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_14'. (LINK-5)
Warning: Unable to resolve reference 'inv0d2' in 'scl180_marco_sparecell_15'. (LINK-5)
Warning: Unable to resolve reference 'nr02d2' in 'scl180_marco_sparecell_15'. (LINK-5)
Warning: Unable to resolve reference 'nd02d2' in 'scl180_marco_sparecell_15'. (LINK-5)
Warning: Unable to resolve reference 'buffd1' in 'scl180_marco_sparecell_15'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_11'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_10'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_9'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_8'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_7'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_6'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_5'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_4'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_3'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_2'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_1'. (LINK-5)
Warning: Unable to resolve reference 'bufbd2' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'delay_stage_0'. (LINK-5)
Warning: Unable to resolve reference 'bufbdf' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'inv0d1' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd2' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd4' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invbd2' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd7' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'invtd1' in 'start_stage'. (LINK-5)
Warning: Unable to resolve reference 'or02d2' in 'start_stage'. (LINK-5)
Information: Performing power optimization. (PWR-850)
Error: Could not read the following target libraries:
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db 
 (UIO-3)
Error: Could not read the following target libraries:
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_ff_Nominal.db /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/digital_pnr_kit/snps/non_rh/4M1L/liberty/SCL_4LM_min_Nominal.db 
 (UIO-3)
Error: No target library found. (OPT-1312)
0
puts "✓ Setup check PASSED - Running high-effort synthesis..."
? Setup check PASSED - Running high-effort synthesis...
compile_ultra -timing -area_effort high
Error: unknown option '-area_effort' (CMD-010)
Error: extra positional option 'high' (CMD-012)
# ------------------------------------------------------------
# 10. Write outputs
# ------------------------------------------------------------
change_names -rules verilog -hierarchy
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In the design chip_io, net 'vddio' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vssio' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vccd' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vssd' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vdda' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vssa' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vdda1' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vdda2' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vssa2' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vccd1' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vccd2' is connecting multiple ports. (UCN-1)
Warning: In the design chip_io, net 'vssd2' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[37]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[36]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[35]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[34]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[33]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[32]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design user_project_wrapper, net 'io_out[0]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design housekeeping, net 'mgmt_gpio_in[37]' is connecting multiple ports. (UCN-1)
Warning: In the design housekeeping, net 'mgmt_gpio_in[36]' is connecting multiple ports. (UCN-1)
Warning: In the design housekeeping, net 'pad_flash_io1_do' is connecting multiple ports. (UCN-1)
Warning: In the design xres_buf, net 'A' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'mprj_stb_o' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'clk_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'resetn_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'serial_load_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'serial_data_2_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'serial_resetn_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'serial_clock_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'rstb_l_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'por_l_out' is connecting multiple ports. (UCN-1)
Warning: In the design mgmt_core, net 'porb_h_out' is connecting multiple ports. (UCN-1)
Warning: In the design housekeeping_spi, net 'odata[0]' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_37, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_0, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_1, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_2, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_3, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_4, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_5, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_6, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_7, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_8, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_9, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_10, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_11, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_12, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_13, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_14, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_15, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_16, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_17, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_18, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_19, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_20, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_21, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_22, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_23, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_24, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_25, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_26, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_27, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_28, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_29, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_30, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_31, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_32, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_33, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_34, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_35, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
Warning: In the design gpio_control_block_36, net 'mgmt_gpio_in' is connecting multiple ports. (UCN-1)
1
write -format verilog -hierarchy -output "$out_dir/vsdcaravel_synthesis.v"
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module mgmt_core contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module debug_regs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Changed wire name io_oeb[37] to io_oeb_37 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[36] to io_oeb_36 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[35] to io_oeb_35 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[34] to io_oeb_34 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[33] to io_oeb_33 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[32] to io_oeb_32 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[31] to io_oeb_31 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[30] to io_oeb_30 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[29] to io_oeb_29 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[28] to io_oeb_28 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[27] to io_oeb_27 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[26] to io_oeb_26 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[25] to io_oeb_25 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[24] to io_oeb_24 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[23] to io_oeb_23 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[22] to io_oeb_22 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[21] to io_oeb_21 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[20] to io_oeb_20 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[19] to io_oeb_19 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[18] to io_oeb_18 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[17] to io_oeb_17 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[16] to io_oeb_16 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[15] to io_oeb_15 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[14] to io_oeb_14 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[13] to io_oeb_13 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[12] to io_oeb_12 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[11] to io_oeb_11 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[10] to io_oeb_10 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[9] to io_oeb_9 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[8] to io_oeb_8 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[7] to io_oeb_7 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[6] to io_oeb_6 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[5] to io_oeb_5 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[4] to io_oeb_4 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[3] to io_oeb_3 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[2] to io_oeb_2 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[1] to io_oeb_1 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Changed wire name io_oeb[0] to io_oeb_0 in module user_project_wrapper.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Module user_project_wrapper contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module even_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module odd_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module even_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module odd_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module caravel_clocking contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module digital_pll_controller contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module digital_pll contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module housekeeping_spi contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module housekeeping contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_37 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_1 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_2 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_3 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_5 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_6 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_7 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_8 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_9 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_10 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_11 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_12 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_13 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_14 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_15 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_16 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_17 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_18 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_19 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_20 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_21 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_22 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_24 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_25 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_26 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_27 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_28 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_29 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_30 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_31 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_32 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_33 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_34 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_35 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module gpio_control_block_36 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write -format ddc -hierarchy -output "$out_dir/vsdcaravel_synthesis.ddc"
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc'.
1
write_sdc "$out_dir/vsdcaravel_synthesis.sdc"
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# TOPOGRAPHICAL outputs for IC Compiler
write_milkyway -mw_design_library $mw_lib_name \
               -mw_design_name $top_module \
               -output "$out_dir/${top_module}_DCT"
Error: unknown option '-mw_design_library' (CMD-010)
Error: extra positional option 'vsdcaravel_mw_lib' (CMD-012)
Error: unknown option '-mw_design_name' (CMD-010)
Error: extra positional option 'vsdcaravel' (CMD-012)
write_physical_constraints -output "$out_dir/physical_constraints.tcl"
Information: No preferred routing direction found for design layer M1. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer M2. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer M3. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer TOP_M. Using reference direction V. (DCT-035)
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Command 'write_physical_constraints' is obsolete and is being aliased to 'write_floorplan'. (INFO-111)
Information: Use of command 'write_physical_constraints' is not recommended. This command will be obsolete in a future release. (INFO-103)
1
write_parasitics -output "$out_dir/${top_module}_synthesis.spef"
Warning: Design 'vsdcaravel' has '332' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Writing parasitics to file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.spef'. (WP-3)
Warning: Unable to initialize LIM. Parasitics may have wrong values
1
# ------------------------------------------------------------
# 11. Reports
# ------------------------------------------------------------
report_area -physical > "$rpt_dir/area_physical.rpt"
[SCL] 12/14/2025 16:47:21 Checking status for feature DC-Ultra-Opt
[SCL] 12/14/2025 16:47:21 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Opt 2022.03
[SCL] 12/14/2025 16:47:22 Checking status for feature DC-Ultra-Features
[SCL] 12/14/2025 16:47:22 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Ultra-Features 2022.03
[SCL] 12/14/2025 16:47:22 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DesignWare 2022.03
[SCL] 12/14/2025 16:47:22 PID:32467 Client:nanodc.iitgn.ac.in Authorization failed DesignWare-Foundation-Ultra 2022.03
[SCL] 12/14/2025 16:47:22 Checking status for feature DesignWare
[SCL] 12/14/2025 16:47:22 PID:32467 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DesignWare 2022.03
report_power > "$rpt_dir/power_physical.rpt"
report_timing > "$rpt_dir/timing.rpt"
report_qor > "$rpt_dir/qor.rpt"
report_constraint -all_violators > "$rpt_dir/constraints.rpt"
report_physical_constraints > "$rpt_dir/physical_constraints.rpt"
check_design > "$rpt_dir/check_design.rpt"
puts "🎉 TOPOGRAPHICAL SYNTHESIS COMPLETE - NO GTECH CELLS!"
? TOPOGRAPHICAL SYNTHESIS COMPLETE - NO GTECH CELLS!
puts "📁 Milkyway lib: $mw_lib_name"
? Milkyway lib: vsdcaravel_mw_lib
puts "📁 Outputs: $out_dir"
? Outputs: /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output
puts "📊 Reports: $rpt_dir"
? Reports: /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/report
exit

Memory usage for this session 310 Mbytes.
Memory usage for this session including child processes 310 Mbytes.
CPU usage for this session 9 seconds ( 0.00 hours ).
Elapsed time for this session 16 seconds ( 0.00 hours ).

Thank you...
