<stg><name>syr2k_Pipeline_VITIS_LOOP_48_25</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %or_ln50_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln50_2

]]></Node>
<StgValue><ssdm name="or_ln50_2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %indvars_iv73_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv73

]]></Node>
<StgValue><ssdm name="indvars_iv73_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.3:0 %j_3 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.3:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.3:2 %icmp_ln48 = icmp_eq  i5 %j_3, i5 %indvars_iv73_read

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.3:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 20, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.3:4 %add_ln48 = add i5 %j_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:5 %br_ln48 = br i1 %icmp_ln48, void %for.inc.3.split, void %VITIS_LOOP_54_4.3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="5">
<![CDATA[
for.inc.3.split:2 %trunc_ln50 = trunc i5 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.3.split:3 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %or_ln50_2_read, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="4" op_3_bw="2">
<![CDATA[
for.inc.3.split:4 %tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_s, i4 %trunc_ln50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="10">
<![CDATA[
for.inc.3.split:5 %zext_ln50 = zext i10 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.3.split:6 %add_ln50 = add i64 %zext_ln50, i64 %C_read

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.3.split:7 %trunc_ln50_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="62">
<![CDATA[
for.inc.3.split:8 %sext_ln50 = sext i62 %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.3.split:9 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln50

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.3.split:18 %store_ln48 = store i5 %add_ln48, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
VITIS_LOOP_54_4.3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.3.split:10 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="49" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:11 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
for.inc.3.split:12 %bitcast_ln50 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.3.split:13 %mul4_3 = fmul i32 %bitcast_ln50, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="52" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.3.split:15 %gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_15_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="53" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.3.split:13 %mul4_3 = fmul i32 %bitcast_ln50, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc.3.split:14 %bitcast_ln50_1 = bitcast i32 %mul4_3

]]></Node>
<StgValue><ssdm name="bitcast_ln50_1"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.3.split:16 %write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln50_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="56" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:17 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="57" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:17 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="58" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:17 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="59" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:17 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="60" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.3.split:0 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.3.split:1 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.3.split:17 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="63" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.3.split:19 %br_ln48 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="103" name="indvars_iv73" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv73"/></StgValue>
</port>
<port id="104" name="or_ln50_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln50_2"/></StgValue>
</port>
<port id="105" name="C" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C"/></StgValue>
</port>
<port id="106" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="j" fromId="107" toId="19">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="gmem" to="specinterface_ln0" fromId="102" toId="20">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="112" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="20">
</dataflow>
<dataflow id="118" from="empty_12" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="122" toId="20">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="20">
</dataflow>
<dataflow id="132" from="empty_12" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="133" from="empty_12" to="specinterface_ln0" fromId="117" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="20">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_auto.float" to="beta_read" fromId="137" toId="21">
</dataflow>
<dataflow id="139" from="beta" to="beta_read" fromId="106" toId="21">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i64" to="C_read" fromId="140" toId="22">
</dataflow>
<dataflow id="142" from="C" to="C_read" fromId="105" toId="22">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i8" to="or_ln50_2_read" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="or_ln50_2" to="or_ln50_2_read" fromId="104" toId="23">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i5" to="indvars_iv73_read" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="indvars_iv73" to="indvars_iv73_read" fromId="103" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="store_ln0" fromId="149" toId="25">
</dataflow>
<dataflow id="151" from="j" to="store_ln0" fromId="19" toId="25">
</dataflow>
<dataflow id="152" from="j" to="j_3" fromId="19" toId="27">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="153" toId="28">
</dataflow>
<dataflow id="155" from="gmem" to="specbitsmap_ln0" fromId="102" toId="28">
</dataflow>
<dataflow id="156" from="j_3" to="icmp_ln48" fromId="27" toId="29">
</dataflow>
<dataflow id="157" from="indvars_iv73_read" to="icmp_ln48" fromId="24" toId="29">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="158" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty" fromId="160" toId="30">
</dataflow>
<dataflow id="163" from="StgValue_162" to="empty" fromId="162" toId="30">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty" fromId="164" toId="30">
</dataflow>
<dataflow id="166" from="j_3" to="add_ln48" fromId="27" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln48" fromId="167" toId="31">
</dataflow>
<dataflow id="169" from="icmp_ln48" to="br_ln48" fromId="29" toId="32">
</dataflow>
<dataflow id="170" from="j_3" to="trunc_ln50" fromId="27" toId="33">
</dataflow>
<dataflow id="172" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="tmp_s" fromId="171" toId="34">
</dataflow>
<dataflow id="173" from="or_ln50_2_read" to="tmp_s" fromId="23" toId="34">
</dataflow>
<dataflow id="175" from="StgValue_174" to="tmp_s" fromId="174" toId="34">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_s" fromId="176" toId="34">
</dataflow>
<dataflow id="179" from="_ssdm_op_BitConcatenate.i10.i4.i4.i2" to="tmp_7" fromId="178" toId="35">
</dataflow>
<dataflow id="180" from="tmp_s" to="tmp_7" fromId="34" toId="35">
</dataflow>
<dataflow id="181" from="trunc_ln50" to="tmp_7" fromId="33" toId="35">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_7" fromId="182" toId="35">
</dataflow>
<dataflow id="184" from="tmp_7" to="zext_ln50" fromId="35" toId="36">
</dataflow>
<dataflow id="185" from="zext_ln50" to="add_ln50" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="C_read" to="add_ln50" fromId="22" toId="37">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln50_4" fromId="187" toId="38">
</dataflow>
<dataflow id="189" from="add_ln50" to="trunc_ln50_4" fromId="37" toId="38">
</dataflow>
<dataflow id="191" from="StgValue_190" to="trunc_ln50_4" fromId="190" toId="38">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln50_4" fromId="192" toId="38">
</dataflow>
<dataflow id="194" from="trunc_ln50_4" to="sext_ln50" fromId="38" toId="39">
</dataflow>
<dataflow id="195" from="gmem" to="gmem_addr" fromId="102" toId="40">
</dataflow>
<dataflow id="196" from="sext_ln50" to="gmem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="197" from="add_ln48" to="store_ln48" fromId="31" toId="41">
</dataflow>
<dataflow id="198" from="j" to="store_ln48" fromId="19" toId="41">
</dataflow>
<dataflow id="200" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="42">
</dataflow>
<dataflow id="201" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="42">
</dataflow>
<dataflow id="202" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="42">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="43">
</dataflow>
<dataflow id="204" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="43">
</dataflow>
<dataflow id="205" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="43">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="44">
</dataflow>
<dataflow id="207" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="44">
</dataflow>
<dataflow id="208" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="44">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="45">
</dataflow>
<dataflow id="210" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="45">
</dataflow>
<dataflow id="211" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="45">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="46">
</dataflow>
<dataflow id="213" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="46">
</dataflow>
<dataflow id="214" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="46">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="47">
</dataflow>
<dataflow id="216" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="47">
</dataflow>
<dataflow id="217" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="47">
</dataflow>
<dataflow id="218" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_15_req" fromId="199" toId="48">
</dataflow>
<dataflow id="219" from="gmem_addr" to="gmem_load_15_req" fromId="40" toId="48">
</dataflow>
<dataflow id="220" from="StgValue_107" to="gmem_load_15_req" fromId="107" toId="48">
</dataflow>
<dataflow id="222" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="221" toId="49">
</dataflow>
<dataflow id="223" from="gmem_addr" to="gmem_addr_read" fromId="40" toId="49">
</dataflow>
<dataflow id="224" from="gmem_addr_read" to="bitcast_ln50" fromId="49" toId="50">
</dataflow>
<dataflow id="225" from="bitcast_ln50" to="mul4_3" fromId="50" toId="51">
</dataflow>
<dataflow id="226" from="beta_read" to="mul4_3" fromId="21" toId="51">
</dataflow>
<dataflow id="228" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_15_req" fromId="227" toId="52">
</dataflow>
<dataflow id="229" from="gmem_addr" to="gmem_addr_15_req" fromId="40" toId="52">
</dataflow>
<dataflow id="230" from="StgValue_107" to="gmem_addr_15_req" fromId="107" toId="52">
</dataflow>
<dataflow id="231" from="bitcast_ln50" to="mul4_3" fromId="50" toId="53">
</dataflow>
<dataflow id="232" from="beta_read" to="mul4_3" fromId="21" toId="53">
</dataflow>
<dataflow id="233" from="mul4_3" to="bitcast_ln50_1" fromId="53" toId="54">
</dataflow>
<dataflow id="235" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln50" fromId="234" toId="55">
</dataflow>
<dataflow id="236" from="gmem_addr" to="write_ln50" fromId="40" toId="55">
</dataflow>
<dataflow id="237" from="bitcast_ln50_1" to="write_ln50" fromId="54" toId="55">
</dataflow>
<dataflow id="239" from="StgValue_238" to="write_ln50" fromId="238" toId="55">
</dataflow>
<dataflow id="241" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_15_resp" fromId="240" toId="56">
</dataflow>
<dataflow id="242" from="gmem_addr" to="gmem_addr_15_resp" fromId="40" toId="56">
</dataflow>
<dataflow id="243" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_15_resp" fromId="240" toId="57">
</dataflow>
<dataflow id="244" from="gmem_addr" to="gmem_addr_15_resp" fromId="40" toId="57">
</dataflow>
<dataflow id="245" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_15_resp" fromId="240" toId="58">
</dataflow>
<dataflow id="246" from="gmem_addr" to="gmem_addr_15_resp" fromId="40" toId="58">
</dataflow>
<dataflow id="247" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_15_resp" fromId="240" toId="59">
</dataflow>
<dataflow id="248" from="gmem_addr" to="gmem_addr_15_resp" fromId="40" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="249" toId="60">
</dataflow>
<dataflow id="251" from="StgValue_107" to="specpipeline_ln49" fromId="107" toId="60">
</dataflow>
<dataflow id="252" from="StgValue_114" to="specpipeline_ln49" fromId="114" toId="60">
</dataflow>
<dataflow id="253" from="StgValue_114" to="specpipeline_ln49" fromId="114" toId="60">
</dataflow>
<dataflow id="254" from="StgValue_114" to="specpipeline_ln49" fromId="114" toId="60">
</dataflow>
<dataflow id="255" from="empty_12" to="specpipeline_ln49" fromId="117" toId="60">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln42" fromId="256" toId="61">
</dataflow>
<dataflow id="259" from="empty_9" to="specloopname_ln42" fromId="258" toId="61">
</dataflow>
<dataflow id="260" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_15_resp" fromId="240" toId="62">
</dataflow>
<dataflow id="261" from="gmem_addr" to="gmem_addr_15_resp" fromId="40" toId="62">
</dataflow>
<dataflow id="262" from="icmp_ln48" to="StgValue_2" fromId="29" toId="2">
</dataflow>
<dataflow id="263" from="icmp_ln48" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="264" from="icmp_ln48" to="StgValue_4" fromId="29" toId="4">
</dataflow>
<dataflow id="265" from="icmp_ln48" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="266" from="icmp_ln48" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="267" from="icmp_ln48" to="StgValue_7" fromId="29" toId="7">
</dataflow>
<dataflow id="268" from="icmp_ln48" to="StgValue_8" fromId="29" toId="8">
</dataflow>
<dataflow id="269" from="icmp_ln48" to="StgValue_9" fromId="29" toId="9">
</dataflow>
<dataflow id="270" from="icmp_ln48" to="StgValue_10" fromId="29" toId="10">
</dataflow>
<dataflow id="271" from="icmp_ln48" to="StgValue_11" fromId="29" toId="11">
</dataflow>
<dataflow id="272" from="icmp_ln48" to="StgValue_12" fromId="29" toId="12">
</dataflow>
<dataflow id="273" from="icmp_ln48" to="StgValue_13" fromId="29" toId="13">
</dataflow>
<dataflow id="274" from="icmp_ln48" to="StgValue_14" fromId="29" toId="14">
</dataflow>
<dataflow id="275" from="icmp_ln48" to="StgValue_15" fromId="29" toId="15">
</dataflow>
<dataflow id="276" from="icmp_ln48" to="StgValue_16" fromId="29" toId="16">
</dataflow>
</dataflows>


</stg>
