\subsection{slave\+F\+I\+F\+O5b Entity Reference}
\label{classslaveFIFO5b}\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}


Inheritance diagram for slave\+F\+I\+F\+O5b\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=208pt]{d3/d10/classslaveFIFO5b__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for slave\+F\+I\+F\+O5b\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=208pt]{d1/dda/classslaveFIFO5b__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf num\+\_\+of\+\_\+sockets} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}}
\item 
{\bf data\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
{\bf data\+\_\+dma\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }}}
\item 
{\bf control\+\_\+dma\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }}}
\item 
{\bf data\+\_\+pct\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }}}
\item 
{\bf control\+\_\+pct\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket0\+\_\+wrusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket0\+\_\+rdusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket1\+\_\+wrusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket1\+\_\+rdusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket2\+\_\+wrusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket2\+\_\+rdusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket3\+\_\+wrusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf socket3\+\_\+rdusedw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf usb\+\_\+speed}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slcs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fdata}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf faddr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf slrd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sloe}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf slwr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flaga}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagb}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagc}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf flagd}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pktend}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf E\+P\+S\+W\+I\+T\+CH}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+fifo\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+fifo\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+fifo\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+fifo\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf G\+P\+I\+F\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 13} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.



\subsubsection{Member Data Documentation}
\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!clk@{clk}}
\index{clk@{clk}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 32} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!clk\+\_\+out@{clk\+\_\+out}}
\index{clk\+\_\+out@{clk\+\_\+out}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{clk\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_ae27adb26486a3d3b61cf7ef6b4c122f0}


Definition at line {\bf 33} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!control\+\_\+dma\+\_\+size@{control\+\_\+dma\+\_\+size}}
\index{control\+\_\+dma\+\_\+size@{control\+\_\+dma\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{control\+\_\+dma\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf control\+\_\+dma\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_ab885b7a360912857acca17e98844cb4f}


Definition at line {\bf 18} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!control\+\_\+pct\+\_\+size@{control\+\_\+pct\+\_\+size}}
\index{control\+\_\+pct\+\_\+size@{control\+\_\+pct\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{control\+\_\+pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf control\+\_\+pct\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{64} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a1ab132fff9faf38abc9bac632f3e03e4}


Definition at line {\bf 20} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!data\+\_\+dma\+\_\+size@{data\+\_\+dma\+\_\+size}}
\index{data\+\_\+dma\+\_\+size@{data\+\_\+dma\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{data\+\_\+dma\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+dma\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a4e83d7f5ea85e6c5911f2505a4045669}


Definition at line {\bf 17} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!data\+\_\+pct\+\_\+size@{data\+\_\+pct\+\_\+size}}
\index{data\+\_\+pct\+\_\+size@{data\+\_\+pct\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{data\+\_\+pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+pct\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1024} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_af140585d68fd8b419cc676174cadc3c2}


Definition at line {\bf 19} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!data\+\_\+width@{data\+\_\+width}}
\index{data\+\_\+width@{data\+\_\+width}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{data\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a09dfdd4066a256170e0dc16676d1effe}


Definition at line {\bf 15} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!E\+P\+S\+W\+I\+T\+CH@{E\+P\+S\+W\+I\+T\+CH}}
\index{E\+P\+S\+W\+I\+T\+CH@{E\+P\+S\+W\+I\+T\+CH}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{E\+P\+S\+W\+I\+T\+CH}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+P\+S\+W\+I\+T\+CH} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_ac8e98b59b0e660d79d0afb6abaaa93bb}


Definition at line {\bf 48} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!faddr@{faddr}}
\index{faddr@{faddr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{faddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf faddr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a0c50f62a635302d432462206ac4b7383}


Definition at line {\bf 37} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!fdata@{fdata}}
\index{fdata@{fdata}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{fdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fdata} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a3019e5940b8b703f7d054518c1db9fae}


Definition at line {\bf 36} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!flaga@{flaga}}
\index{flaga@{flaga}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{flaga}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flaga} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_ab49f0833b817d065aebf48ad634e99f6}


Definition at line {\bf 42} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!flagb@{flagb}}
\index{flagb@{flagb}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{flagb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagb} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_ab6e57a48da9205bd291e592df0a59f52}


Definition at line {\bf 43} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!flagc@{flagc}}
\index{flagc@{flagc}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{flagc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagc} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a6c3155d829768c8484cc2c64eeace62d}


Definition at line {\bf 44} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!flagd@{flagd}}
\index{flagd@{flagd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{flagd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf flagd} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_aaf1c54fa042c423c23880b0e66ce27e8}


Definition at line {\bf 45} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!G\+P\+I\+F\+\_\+busy@{G\+P\+I\+F\+\_\+busy}}
\index{G\+P\+I\+F\+\_\+busy@{G\+P\+I\+F\+\_\+busy}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{G\+P\+I\+F\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf G\+P\+I\+F\+\_\+busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_add28abe0c534d568abd33e467de87a97}


Definition at line {\bf 83} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!ieee@{ieee}}
\index{ieee@{ieee}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classslaveFIFO5b_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!num\+\_\+of\+\_\+sockets@{num\+\_\+of\+\_\+sockets}}
\index{num\+\_\+of\+\_\+sockets@{num\+\_\+of\+\_\+sockets}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{num\+\_\+of\+\_\+sockets}]{\setlength{\rightskip}{0pt plus 5cm}{\bf num\+\_\+of\+\_\+sockets} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_aee98eea05a83b49c5735199106ff43a3}


Definition at line {\bf 14} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classslaveFIFO5b_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!pktend@{pktend}}
\index{pktend@{pktend}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{pktend}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pktend} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a0b4f6c95c202e78507ba16fcd1ab46ac}


Definition at line {\bf 47} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 31} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!slcs@{slcs}}
\index{slcs@{slcs}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{slcs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slcs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a38048c4ac1ac15eb81e102b8a18e4eed}


Definition at line {\bf 35} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!sloe@{sloe}}
\index{sloe@{sloe}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{sloe}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sloe} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a6129c3e925f301d8c6af3e40daef44dd}


Definition at line {\bf 39} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!slrd@{slrd}}
\index{slrd@{slrd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{slrd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slrd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_aae4bd30b1bcff190de10c4a090426c5d}


Definition at line {\bf 38} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!slwr@{slwr}}
\index{slwr@{slwr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{slwr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slwr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a6b9fa35cface34d8b9e1ec8996dd67a1}


Definition at line {\bf 40} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+data@{socket0\+\_\+fifo\+\_\+data}}
\index{socket0\+\_\+fifo\+\_\+data@{socket0\+\_\+fifo\+\_\+data}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_aae05d686cd0dc774981479871bae678c}


Definition at line {\bf 51} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+q@{socket0\+\_\+fifo\+\_\+q}}
\index{socket0\+\_\+fifo\+\_\+q@{socket0\+\_\+fifo\+\_\+q}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_abfaa0cdc44ee4d663ff3d5c94beb2008}


Definition at line {\bf 52} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+rd@{socket0\+\_\+fifo\+\_\+rd}}
\index{socket0\+\_\+fifo\+\_\+rd@{socket0\+\_\+fifo\+\_\+rd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a3a1f118f7d7221121689173fc95cc9ad}


Definition at line {\bf 56} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+rdusedw@{socket0\+\_\+fifo\+\_\+rdusedw}}
\index{socket0\+\_\+fifo\+\_\+rdusedw@{socket0\+\_\+fifo\+\_\+rdusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_ab99914ba894379122db07a0332954aad}


Definition at line {\bf 54} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+wr@{socket0\+\_\+fifo\+\_\+wr}}
\index{socket0\+\_\+fifo\+\_\+wr@{socket0\+\_\+fifo\+\_\+wr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a38f6fe122be4308823ec5c6048f9ce8b}


Definition at line {\bf 55} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+fifo\+\_\+wrusedw@{socket0\+\_\+fifo\+\_\+wrusedw}}
\index{socket0\+\_\+fifo\+\_\+wrusedw@{socket0\+\_\+fifo\+\_\+wrusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_adb27390b4bb3611252699ba164853bb3}


Definition at line {\bf 53} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+rdusedw\+\_\+size@{socket0\+\_\+rdusedw\+\_\+size}}
\index{socket0\+\_\+rdusedw\+\_\+size@{socket0\+\_\+rdusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a9cf0c5bef5fc87f452019073a5652ac9}


Definition at line {\bf 22} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket0\+\_\+wrusedw\+\_\+size@{socket0\+\_\+wrusedw\+\_\+size}}
\index{socket0\+\_\+wrusedw\+\_\+size@{socket0\+\_\+wrusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket0\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_aa6637d86c0090a949c8ce56a9ffb9781}


Definition at line {\bf 21} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+data@{socket1\+\_\+fifo\+\_\+data}}
\index{socket1\+\_\+fifo\+\_\+data@{socket1\+\_\+fifo\+\_\+data}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a77f7321d6ac5d2553de7b93fe2e3df09}


Definition at line {\bf 59} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+q@{socket1\+\_\+fifo\+\_\+q}}
\index{socket1\+\_\+fifo\+\_\+q@{socket1\+\_\+fifo\+\_\+q}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a9398a9d0b4dd99e342976f7c24d6902c}


Definition at line {\bf 60} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+rd@{socket1\+\_\+fifo\+\_\+rd}}
\index{socket1\+\_\+fifo\+\_\+rd@{socket1\+\_\+fifo\+\_\+rd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a51af1e63fe94651cd8a3e1ac56625096}


Definition at line {\bf 64} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+rdusedw@{socket1\+\_\+fifo\+\_\+rdusedw}}
\index{socket1\+\_\+fifo\+\_\+rdusedw@{socket1\+\_\+fifo\+\_\+rdusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a6c00f93230720d81c00a17fe31e113dd}


Definition at line {\bf 62} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+wr@{socket1\+\_\+fifo\+\_\+wr}}
\index{socket1\+\_\+fifo\+\_\+wr@{socket1\+\_\+fifo\+\_\+wr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a1b72ebb463fcd40d2178e047ea2d1973}


Definition at line {\bf 63} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+fifo\+\_\+wrusedw@{socket1\+\_\+fifo\+\_\+wrusedw}}
\index{socket1\+\_\+fifo\+\_\+wrusedw@{socket1\+\_\+fifo\+\_\+wrusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a34a978b840a7e024035091badd37d8fb}


Definition at line {\bf 61} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+rdusedw\+\_\+size@{socket1\+\_\+rdusedw\+\_\+size}}
\index{socket1\+\_\+rdusedw\+\_\+size@{socket1\+\_\+rdusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a7c26b58c1e37440240b5c856a036fcd6}


Definition at line {\bf 24} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket1\+\_\+wrusedw\+\_\+size@{socket1\+\_\+wrusedw\+\_\+size}}
\index{socket1\+\_\+wrusedw\+\_\+size@{socket1\+\_\+wrusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket1\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a18329613c0b06c266f86bd03eb57f1fd}


Definition at line {\bf 23} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+data@{socket2\+\_\+fifo\+\_\+data}}
\index{socket2\+\_\+fifo\+\_\+data@{socket2\+\_\+fifo\+\_\+data}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a916dc305357c2199eacafa593eb69cfd}


Definition at line {\bf 67} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+q@{socket2\+\_\+fifo\+\_\+q}}
\index{socket2\+\_\+fifo\+\_\+q@{socket2\+\_\+fifo\+\_\+q}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_af55abad5fff5afc84d8fa5de8333c194}


Definition at line {\bf 68} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+rd@{socket2\+\_\+fifo\+\_\+rd}}
\index{socket2\+\_\+fifo\+\_\+rd@{socket2\+\_\+fifo\+\_\+rd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_aec50d09d38e9bcc6b5aa150046230132}


Definition at line {\bf 72} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+rdusedw@{socket2\+\_\+fifo\+\_\+rdusedw}}
\index{socket2\+\_\+fifo\+\_\+rdusedw@{socket2\+\_\+fifo\+\_\+rdusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a645c6b8dc18c4c7940179edebcb7b89e}


Definition at line {\bf 70} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+wr@{socket2\+\_\+fifo\+\_\+wr}}
\index{socket2\+\_\+fifo\+\_\+wr@{socket2\+\_\+fifo\+\_\+wr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a0905e1aab36b8c8597d38820b0e0780d}


Definition at line {\bf 71} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+fifo\+\_\+wrusedw@{socket2\+\_\+fifo\+\_\+wrusedw}}
\index{socket2\+\_\+fifo\+\_\+wrusedw@{socket2\+\_\+fifo\+\_\+wrusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a4fe734a114cb6e00ed6850e193605827}


Definition at line {\bf 69} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+rdusedw\+\_\+size@{socket2\+\_\+rdusedw\+\_\+size}}
\index{socket2\+\_\+rdusedw\+\_\+size@{socket2\+\_\+rdusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_ad886ea348ec0b63e6239af3757a5ca46}


Definition at line {\bf 26} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket2\+\_\+wrusedw\+\_\+size@{socket2\+\_\+wrusedw\+\_\+size}}
\index{socket2\+\_\+wrusedw\+\_\+size@{socket2\+\_\+wrusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket2\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a6da91579c732417bc8a454e6b0920256}


Definition at line {\bf 25} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+data@{socket3\+\_\+fifo\+\_\+data}}
\index{socket3\+\_\+fifo\+\_\+data@{socket3\+\_\+fifo\+\_\+data}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a263b65915b320bfc9a625f8f8e0a849d}


Definition at line {\bf 75} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+q@{socket3\+\_\+fifo\+\_\+q}}
\index{socket3\+\_\+fifo\+\_\+q@{socket3\+\_\+fifo\+\_\+q}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a816eeecda4be0ee016728b1cffdb2671}


Definition at line {\bf 76} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+rd@{socket3\+\_\+fifo\+\_\+rd}}
\index{socket3\+\_\+fifo\+\_\+rd@{socket3\+\_\+fifo\+\_\+rd}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a98a4199e7d5f91ab958b8939d852a6d3}


Definition at line {\bf 80} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+rdusedw@{socket3\+\_\+fifo\+\_\+rdusedw}}
\index{socket3\+\_\+fifo\+\_\+rdusedw@{socket3\+\_\+fifo\+\_\+rdusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_afff948cda8139e0f8cfd81682096d727}


Definition at line {\bf 78} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+wr@{socket3\+\_\+fifo\+\_\+wr}}
\index{socket3\+\_\+fifo\+\_\+wr@{socket3\+\_\+fifo\+\_\+wr}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a1be383ee83b5525811b6d14a41a4b690}


Definition at line {\bf 79} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+fifo\+\_\+wrusedw@{socket3\+\_\+fifo\+\_\+wrusedw}}
\index{socket3\+\_\+fifo\+\_\+wrusedw@{socket3\+\_\+fifo\+\_\+wrusedw}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a4a67cd2782c26d340273fea044b18927}


Definition at line {\bf 77} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+rdusedw\+\_\+size@{socket3\+\_\+rdusedw\+\_\+size}}
\index{socket3\+\_\+rdusedw\+\_\+size@{socket3\+\_\+rdusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a6a4b8254aa008822ee543caff488de61}


Definition at line {\bf 29} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!socket3\+\_\+wrusedw\+\_\+size@{socket3\+\_\+wrusedw\+\_\+size}}
\index{socket3\+\_\+wrusedw\+\_\+size@{socket3\+\_\+wrusedw\+\_\+size}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{socket3\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classslaveFIFO5b_a2ebf6055d64fe2b4039968eff27fee4b}


Definition at line {\bf 27} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classslaveFIFO5b_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.

\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!usb\+\_\+speed@{usb\+\_\+speed}}
\index{usb\+\_\+speed@{usb\+\_\+speed}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\paragraph[{usb\+\_\+speed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf usb\+\_\+speed} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classslaveFIFO5b_a4f24827b8507b0c51581ac61ca8df605}


Definition at line {\bf 34} of file {\bf slave\+F\+I\+F\+O5b.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/fx3/slave\+F\+I\+F\+O5b/{\bf slave\+F\+I\+F\+O5b.\+vhd}\end{DoxyCompactItemize}
