Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'SpiDac.vhd'||(null);(null)||(null);(null)
HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/58||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/59||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/65||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/66||CGraphDmDacRamFlat.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/48
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/73||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/75||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/114||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/116||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/118||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/120||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/122||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/124||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/128||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/160||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/162||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/164||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/166||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/168||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/170||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||EvalBoardSandbox.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/174||EvalSandbox_MSS_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||EvalBoardSandbox.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/188||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||EvalBoardSandbox.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/284||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/327||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/328||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/329||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/330||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/331||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/334||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/335||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/336||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/337||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/338||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/339||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/340||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/341||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/342||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/343||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/344||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/345||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/346||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/347||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/348||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/349||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/350||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/351||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/352||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/353||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/354||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/355||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/356||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/357||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/373||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/374||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/375||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/376||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||EvalBoardSandbox.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/377||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module DMMainPorts from library work||EvalBoardSandbox.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/395||EvalBoardSandbox.v(251);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalBoardSandbox/EvalBoardSandbox.v'/linenumber/251
Implementation;Synthesis||CL159||@N: Input XTL is unused.||EvalBoardSandbox.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/411||EvalSandbox_MSS_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/422||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||EvalBoardSandbox.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/425||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||EvalBoardSandbox.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/426||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||EvalBoardSandbox.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/433||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||EvalBoardSandbox.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/440||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||EvalBoardSandbox.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/447||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||EvalBoardSandbox.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/454||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||EvalBoardSandbox.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/464||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||EvalBoardSandbox.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/465||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||EvalBoardSandbox.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/466||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||EvalBoardSandbox.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/467||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||EvalBoardSandbox.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/468||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||EvalBoardSandbox.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/469||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||EvalBoardSandbox.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/470||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||EvalBoardSandbox.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/471||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||EvalBoardSandbox.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/472||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||EvalBoardSandbox.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/473||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||EvalBoardSandbox.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/474||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||EvalBoardSandbox.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/475||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||EvalBoardSandbox.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/476||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||EvalBoardSandbox.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/477||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||EvalBoardSandbox.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/478||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||EvalBoardSandbox.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/479||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||EvalBoardSandbox.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/480||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||EvalBoardSandbox.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/481||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||EvalBoardSandbox.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/482||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||EvalBoardSandbox.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/483||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||EvalBoardSandbox.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/484||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||EvalBoardSandbox.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/485||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||EvalBoardSandbox.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/486||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||EvalBoardSandbox.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/487||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||EvalBoardSandbox.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/488||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||EvalBoardSandbox.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/489||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||EvalBoardSandbox.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/490||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||EvalBoardSandbox.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/491||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||EvalBoardSandbox.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/492||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||EvalBoardSandbox.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/493||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||EvalBoardSandbox.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/494||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||EvalBoardSandbox.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/495||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||EvalBoardSandbox.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/496||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||EvalBoardSandbox.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/499||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||EvalBoardSandbox.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/500||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||EvalBoardSandbox.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/501||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||EvalBoardSandbox.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/502||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||EvalBoardSandbox.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/503||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||EvalBoardSandbox.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/504||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||EvalBoardSandbox.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/505||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||EvalBoardSandbox.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/506||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||EvalBoardSandbox.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/507||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||EvalBoardSandbox.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/508||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||EvalBoardSandbox.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/509||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||EvalBoardSandbox.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/510||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||EvalBoardSandbox.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/511||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||EvalBoardSandbox.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/512||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||EvalBoardSandbox.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/513||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||EvalBoardSandbox.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/514||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||EvalBoardSandbox.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/515||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||EvalBoardSandbox.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/516||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||EvalBoardSandbox.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/517||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||EvalBoardSandbox.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/518||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||EvalBoardSandbox.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/519||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||EvalBoardSandbox.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/520||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||EvalBoardSandbox.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/521||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||EvalBoardSandbox.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/522||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||EvalBoardSandbox.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/523||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||EvalBoardSandbox.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/524||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||EvalBoardSandbox.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/525||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||EvalBoardSandbox.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/526||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||EvalBoardSandbox.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/527||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||EvalBoardSandbox.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/528||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||EvalBoardSandbox.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/529||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||EvalBoardSandbox.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/530||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||EvalBoardSandbox.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/531||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||EvalBoardSandbox.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/532||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||EvalBoardSandbox.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/533||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||EvalBoardSandbox.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/534||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||EvalBoardSandbox.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/535||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||EvalBoardSandbox.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/536||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||EvalBoardSandbox.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/537||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||EvalBoardSandbox.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/538||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||EvalBoardSandbox.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/539||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||EvalBoardSandbox.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/540||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||EvalBoardSandbox.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/541||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||EvalBoardSandbox.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/542||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||EvalBoardSandbox.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/543||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||EvalBoardSandbox.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/544||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||EvalBoardSandbox.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/545||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||EvalBoardSandbox.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/546||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.||EvalBoardSandbox.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/577||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||EvalBoardSandbox.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/578||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||EvalBoardSandbox.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/579||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||EvalBoardSandbox.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/580||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||EvalBoardSandbox.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||EvalBoardSandbox.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/582||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||EvalBoardSandbox.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/583||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||EvalBoardSandbox.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.||EvalBoardSandbox.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.||EvalBoardSandbox.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||EvalBoardSandbox.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||EvalBoardSandbox.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.||EvalBoardSandbox.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/589||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints||EvalBoardSandbox.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/590||CGraphDmDacRamFlat.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/48
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||EvalBoardSandbox.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||EvalBoardSandbox.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||EvalBoardSandbox.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||EvalBoardSandbox.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.||EvalBoardSandbox.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||EvalBoardSandbox.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.||EvalBoardSandbox.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/597||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||EvalBoardSandbox.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/599||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.dmmainports.dmmain.||EvalBoardSandbox.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/600||DMMain.vhd(11);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/11
Implementation;Synthesis||CD231||@N: Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "1000000".||EvalBoardSandbox.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/601||DMMain.vhd(596);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/596
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/602||DMMain.vhd(1034);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1034
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/603||DMMain.vhd(1106);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1106
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/604||DMMain.vhd(1181);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1181
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||EvalBoardSandbox.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/605||DMMain.vhd(1260);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1260
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/606||DMMain.vhd(1525);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1525
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/607||DMMain.vhd(459);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/459
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/608||DMMain.vhd(472);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/472
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/609||DMMain.vhd(479);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/479
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/610||DMMain.vhd(492);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/492
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/611||DMMain.vhd(499);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/499
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/612||DMMain.vhd(512);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/512
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/613||DMMain.vhd(519);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/519
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/614||DMMain.vhd(532);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/532
Implementation;Synthesis||CD638||@W:Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/615||DMMain.vhd(555);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/555
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||EvalBoardSandbox.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/616||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||EvalBoardSandbox.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/617||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||EvalBoardSandbox.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/618||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||EvalBoardSandbox.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/619||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||EvalBoardSandbox.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/623||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||EvalBoardSandbox.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/627||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||EvalBoardSandbox.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/628||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||EvalBoardSandbox.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/631||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||EvalBoardSandbox.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/640||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||EvalBoardSandbox.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/641||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||EvalBoardSandbox.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/642||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||EvalBoardSandbox.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/652||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||EvalBoardSandbox.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/656||ClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||EvalBoardSandbox.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/660||VariableClockDivider2X.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||EvalBoardSandbox.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/664||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||EvalBoardSandbox.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/665||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||EvalBoardSandbox.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/672||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD638||@W:Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/673||RegisterSpace.vhd(223);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/223
Implementation;Synthesis||CD638||@W:Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/674||RegisterSpace.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.||EvalBoardSandbox.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/675||RegisterSpace.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.||EvalBoardSandbox.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/678||RegisterSpace.vhd(300);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.dmdacramflatports.dmdacramflat.||EvalBoardSandbox.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/710||CGraphDmDacRamFlat.vhd(31);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/31
Implementation;Synthesis||CL134||@N: Found RAM dacsetpoints, depth=960, width=24||EvalBoardSandbox.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/713||CGraphDmDacRamFlat.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||EvalBoardSandbox.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/715||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||EvalBoardSandbox.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/719||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||EvalBoardSandbox.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/775||RegisterSpace.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||EvalBoardSandbox.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/776||RegisterSpace.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/95
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||EvalBoardSandbox.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/777||RegisterSpace.vhd(108);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/108
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||EvalBoardSandbox.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/778||RegisterSpace.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/121
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||EvalBoardSandbox.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/789||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||EvalBoardSandbox.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/794||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||EvalBoardSandbox.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/809||DMMain.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input PPS is unused.||EvalBoardSandbox.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/810||DMMain.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/63
Implementation;Synthesis||CL158||@W:Inout Ux1SelJmp is unused||EvalBoardSandbox.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/811||DMMain.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/956||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/957||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.BootupReset.shot_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/958||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/959||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/960||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/961||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/962||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/963||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/964||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/965||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/966||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/967||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/968||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/969||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/970||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/971||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/972||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/973||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/974||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/975||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/976||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/977||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/978||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/979||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/980||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/981||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/982||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/983||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/984||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/985||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/986||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/987||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/988||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/989||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/990||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/991||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/992||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/993||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/994||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||EvalBoardSandbox.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/995||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1002||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1003||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1004||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1005||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1006||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1007||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1008||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1009||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1010||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1011||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1012||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1013||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1014||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1015||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.Temp2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1016||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1017||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1018||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1019||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1020||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1021||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.IBufRxd3.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1022||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1023||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1024||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.Temp1 is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1025||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MO129||@W:Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.O is reduced to a combinational gate by constant propagation.||EvalBoardSandbox.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1026||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1033||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1034||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1035||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1036||UartRxExtClk.vhd(79);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/79
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.||EvalBoardSandbox.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1037||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1038||DMMain.vhd(1237);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1237
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1039||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1040||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1041||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1042||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1043||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1044||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1045||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1046||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1047||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1048||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1049||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1050||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1051||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_5(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1052||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_4(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1053||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_3(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1054||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_2(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1055||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1056||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance DacReadback[23:0] (in view: work.SpiDacPorts_work_dmmainports_dmmain_0layer1_0(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1057||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1058||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1059||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1060||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1061||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1062||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1063||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1064||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1065||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1066||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1067||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1068||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1069||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance TxD (in view: work.UartTx_3(behaviour)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1070||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1071||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1072||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1073||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1074||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1075||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1076||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1077||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1078||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1079||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1080||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1081||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1082||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance data_r[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1083||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance ram[7:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1084||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance Uart3TxFifoData[7:0] (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1085||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21,dsps=22 on top level netlist EvalBoardSandbox ||EvalBoardSandbox.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1086||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST ||EvalBoardSandbox.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1090||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1091||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST ||EvalBoardSandbox.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1092||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock which controls 8 sequential elements including DMMainPorts_1.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1157||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock which controls 30 sequential elements including DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1158||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1159||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart2TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1160||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1161||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart1TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1162||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including DMMainPorts_1.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1163||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock which controls 32 sequential elements including DMMainPorts_1.Uart0TxBitClockDiv.ClkDiv[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||EvalBoardSandbox.srr(1164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1164||ClockDivider2X.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'/linenumber/55
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||EvalBoardSandbox.srr(1166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1166||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .||EvalBoardSandbox.srr(1184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1184||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1241||EvalSandbox_MSS_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1242||EvalSandbox_MSS_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1243||EvalSandbox_MSS_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1244||EvalSandbox_MSS_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.||EvalBoardSandbox.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1245||EvalSandbox_MSS_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1246||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1247||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1248||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1249||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.waddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1250||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_i.raddr_r[9:0] (in view: work.gated_fifo_8_10_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1251||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN114||@W:Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1252||EvalSandbox_MSS.v(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/450
Implementation;Synthesis||BN115||@N: Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.||EvalBoardSandbox.srr(1253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1253||EvalSandbox_MSS.v(338);liberoaction://cross_probe/hdl/file/'<project>/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v'/linenumber/338
Implementation;Synthesis||BN132||@W:Removing sequential instance DMMainPorts_1.DacSetpointReadAddressDac_rep[1:0] because it is equivalent to instance DMMainPorts_1.DacSetpointReadAddressDac[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1258||DMMain.vhd(1299);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1299
Implementation;Synthesis||BN362||@N: Removing sequential instance PPSCountReset (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1259||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance WriteClkDac (in view: work.RegisterSpacePorts_14(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1260||RegisterSpace.vhd(288);liberoaction://cross_probe/hdl/file/'<project>/hdl/RegisterSpace.vhd'/linenumber/288
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1261||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1262||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1263||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1264||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1265||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1266||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1267||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1268||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1269||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1270||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1271||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||BN362||@N: Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||EvalBoardSandbox.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1272||SpiMaster.vhd(89);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM DmDacRam.dacsetpoints[23:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1277||CGraphDmDacRamFlat.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'/linenumber/48
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance DacSetpointReadAddressChannel[5:0] ||EvalBoardSandbox.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1278||DMMain.vhd(1299);liberoaction://cross_probe/hdl/file/'<project>/hdl/DMMain.vhd'/linenumber/1299
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1279||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1280||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1281||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] ||EvalBoardSandbox.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1282||VariableClockDivider2X.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] ||EvalBoardSandbox.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1283||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1285||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1286||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1287||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1288||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1290||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1291||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1292||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1293||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1295||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1296||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1297||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1298||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1300||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1301||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1302||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1303||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1305||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1306||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1307||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1308||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1310||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1311||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] ||EvalBoardSandbox.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1312||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] ||EvalBoardSandbox.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1313||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||EvalBoardSandbox.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1315||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  ||EvalBoardSandbox.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1316||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] ||EvalBoardSandbox.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1317||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] ||EvalBoardSandbox.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1318||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  ||EvalBoardSandbox.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1319||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsF_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsE_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1323||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsE_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsD_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1324||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsD_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsC_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1325||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsC_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsB_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1326||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN132||@W:Removing instance DMMainPorts_1.DMDacsB_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsA_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.||EvalBoardSandbox.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1327||SpiDac.vhd(134);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1328||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1329||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1330||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1331||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1332||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1333||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1334||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1336||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1338||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1340||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1342||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.||EvalBoardSandbox.srr(1344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1344||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart0FifoReset_i_arst on CLKINT  I_194 ||EvalBoardSandbox.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1373||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart2FifoReset_i_arst on CLKINT  I_195 ||EvalBoardSandbox.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1374||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart1FifoReset_i_arst on CLKINT  I_196 ||EvalBoardSandbox.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1375||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.shot_i_arst on CLKINT  I_197 ||EvalBoardSandbox.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1376||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.Uart3FifoReset_i_arst on CLKINT  I_198 ||EvalBoardSandbox.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1377||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsF_i.SpiRst_arst on CLKINT  I_199 ||EvalBoardSandbox.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1378||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsE_i.SpiRst_arst on CLKINT  I_200 ||EvalBoardSandbox.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1379||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsD_i.SpiRst_arst on CLKINT  I_201 ||EvalBoardSandbox.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1380||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsC_i.SpiRst_arst on CLKINT  I_202 ||EvalBoardSandbox.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1381||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsB_i.SpiRst_arst on CLKINT  I_203 ||EvalBoardSandbox.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1382||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.DMDacsA_i.SpiRst_arst on CLKINT  I_204 ||EvalBoardSandbox.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1383||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_205 ||EvalBoardSandbox.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1384||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_206 ||EvalBoardSandbox.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1385||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_207 ||EvalBoardSandbox.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1386||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_208 ||EvalBoardSandbox.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1387||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_209 ||EvalBoardSandbox.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1388||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_210 ||EvalBoardSandbox.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1389||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_211 ||EvalBoardSandbox.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1390||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_212 ||EvalBoardSandbox.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1391||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1419||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1420||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1421||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1422||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1423||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1424||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1425||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||EvalBoardSandbox.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1426||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 19.61ns ||EvalBoardSandbox.srr(1437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1437||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1438||null;null
Implementation;Synthesis||MT615||@N: Found clock FCCC_C0_0/FCCC_C0_0/GL1 with period 9.80ns ||EvalBoardSandbox.srr(1439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1439||null;null
Implementation;Synthesis||MT615||@N: Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns ||EvalBoardSandbox.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1440||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3TxBitClockDiv.div_i.||EvalBoardSandbox.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1441||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart3BitClockDiv.clko_i.||EvalBoardSandbox.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1442||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2TxBitClockDiv.div_i_1.||EvalBoardSandbox.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1443||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart2BitClockDiv.clko_i_2.||EvalBoardSandbox.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1444||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1TxBitClockDiv.div_i_2.||EvalBoardSandbox.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1445||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart1BitClockDiv.clko_i_1.||EvalBoardSandbox.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1446||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_dmmainports_dmmain_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0TxBitClockDiv.div_i_0.||EvalBoardSandbox.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1447||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DMMainPorts_1.Uart0BitClockDiv.clko_i_0.||EvalBoardSandbox.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1448||null;null
Implementation;Synthesis||MT548||@W:Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.||EvalBoardSandbox.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/1492||synthesis.fdc(7);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/7
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2438||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2439||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/13
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2440||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/14
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2441||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/15
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2442||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||EvalBoardSandbox.srr(2443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/EvalBoardSandbox.srr'/linenumber/2443||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>/designer/EvalBoardSandbox/synthesis.fdc'/linenumber/17
