#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_5__5_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Aug 30 11:29:56 2023
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[2] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[3] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[7] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[0] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[4] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[8] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[1] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[5] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[6] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[2] -to fpga_top/sb_5__5_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[6] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[3] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[7] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[0] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[4] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[8] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[1] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[5] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[2] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[6] -to fpga_top/sb_5__5_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[2] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[2] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[3] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[7] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[0] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[4] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[8] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[1] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[5] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[6] -to fpga_top/sb_5__5_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[6] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[6] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[3] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[0] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[8] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[5] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[2] -to fpga_top/sb_5__5_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[6] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[3] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[7] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[0] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[4] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[8] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[1] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[5] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[2] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[2] -to fpga_top/sb_5__5_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[2] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[3] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[0] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[8] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_left_in[5] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[6] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[6] -to fpga_top/sb_5__5_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[2] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[6] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[3] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[7] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[0] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[4] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[8] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[1] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[5] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[2] -to fpga_top/sb_5__5_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chanx_right_in[6] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[2] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[3] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[7] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[0] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[4] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[8] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[1] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_bottom_in[5] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_5__5_/chany_top_in[6] -to fpga_top/sb_5__5_/chanx_left_out[6] 6.020400151e-11
