#! /home/woody/bin/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-479-ga1a7f5de)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557c50874cc0 .scope module, "tb_my_xor" "tb_my_xor" 2 1;
 .timescale 0 0;
v0x557c5089e330_0 .var "A", 0 0;
v0x557c5089e3d0_0 .var "B", 0 0;
v0x557c5089e490_0 .net "OUT", 0 0, L_0x557c5089ed60;  1 drivers
S_0x557c50874e50 .scope module, "x1" "my_xor" 2 7, 3 1 0, S_0x557c50874cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
v0x557c5089dc60_0 .net "a", 0 0, v0x557c5089e330_0;  1 drivers
v0x557c5089dd50_0 .net "b", 0 0, v0x557c5089e3d0_0;  1 drivers
v0x557c5089de60_0 .net "d", 0 0, L_0x557c5089e8e0;  1 drivers
v0x557c5089df50_0 .net "e", 0 0, L_0x557c5089ea90;  1 drivers
v0x557c5089e040_0 .net "nota", 0 0, L_0x557c5089e580;  1 drivers
v0x557c5089e180_0 .net "notb", 0 0, L_0x557c5089e680;  1 drivers
v0x557c5089e270_0 .net "out", 0 0, L_0x557c5089ed60;  alias, 1 drivers
S_0x557c50875820 .scope module, "my_and1" "my_and" 3 14, 4 1 0, S_0x557c50874e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x557c5089e7c0 .functor NAND 1, v0x557c5089e330_0, L_0x557c5089e680, C4<1>, C4<1>;
L_0x557c5089e8e0 .functor NAND 1, L_0x557c5089e7c0, L_0x557c5089e7c0, C4<1>, C4<1>;
v0x557c50875a50_0 .net "a", 0 0, v0x557c5089e330_0;  alias, 1 drivers
v0x557c5089c4b0_0 .net "b", 0 0, L_0x557c5089e680;  alias, 1 drivers
v0x557c5089c570_0 .net "c", 0 0, L_0x557c5089e7c0;  1 drivers
v0x557c5089c640_0 .net "out", 0 0, L_0x557c5089e8e0;  alias, 1 drivers
S_0x557c5089c780 .scope module, "my_and2" "my_and" 3 15, 4 1 0, S_0x557c50874e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x557c5089e970 .functor NAND 1, v0x557c5089e3d0_0, L_0x557c5089e580, C4<1>, C4<1>;
L_0x557c5089ea90 .functor NAND 1, L_0x557c5089e970, L_0x557c5089e970, C4<1>, C4<1>;
v0x557c5089c9b0_0 .net "a", 0 0, v0x557c5089e3d0_0;  alias, 1 drivers
v0x557c5089ca90_0 .net "b", 0 0, L_0x557c5089e580;  alias, 1 drivers
v0x557c5089cb50_0 .net "c", 0 0, L_0x557c5089e970;  1 drivers
v0x557c5089cc20_0 .net "out", 0 0, L_0x557c5089ea90;  alias, 1 drivers
S_0x557c5089cd60 .scope module, "my_not1" "my_not" 3 12, 5 1 0, S_0x557c50874e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x557c5089e580 .functor NAND 1, v0x557c5089e330_0, v0x557c5089e330_0, C4<1>, C4<1>;
v0x557c5089cfb0_0 .net "a", 0 0, v0x557c5089e330_0;  alias, 1 drivers
v0x557c5089d080_0 .net "out", 0 0, L_0x557c5089e580;  alias, 1 drivers
S_0x557c5089d170 .scope module, "my_not2" "my_not" 3 13, 5 1 0, S_0x557c50874e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x557c5089e680 .functor NAND 1, v0x557c5089e3d0_0, v0x557c5089e3d0_0, C4<1>, C4<1>;
v0x557c5089d390_0 .net "a", 0 0, v0x557c5089e3d0_0;  alias, 1 drivers
v0x557c5089d480_0 .net "out", 0 0, L_0x557c5089e680;  alias, 1 drivers
S_0x557c5089d570 .scope module, "my_or1" "my_or" 3 16, 6 1 0, S_0x557c50874e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x557c5089eb20 .functor NAND 1, L_0x557c5089e8e0, L_0x557c5089e8e0, C4<1>, C4<1>;
L_0x557c5089ec40 .functor NAND 1, L_0x557c5089ea90, L_0x557c5089ea90, C4<1>, C4<1>;
L_0x557c5089ed60 .functor NAND 1, L_0x557c5089eb20, L_0x557c5089ec40, C4<1>, C4<1>;
v0x557c5089d7f0_0 .net "a", 0 0, L_0x557c5089e8e0;  alias, 1 drivers
v0x557c5089d8b0_0 .net "b", 0 0, L_0x557c5089ea90;  alias, 1 drivers
v0x557c5089d980_0 .net "d", 0 0, L_0x557c5089eb20;  1 drivers
v0x557c5089da50_0 .net "e", 0 0, L_0x557c5089ec40;  1 drivers
v0x557c5089daf0_0 .net "out", 0 0, L_0x557c5089ed60;  alias, 1 drivers
    .scope S_0x557c50874cc0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5089e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5089e3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5089e330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5089e3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5089e330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c5089e3d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5089e330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c5089e3d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x557c50874cc0;
T_1 ;
    %vpi_call 2 22 "$monitor", $time, "# A=%b B=%b OUT=%b", v0x557c5089e330_0, v0x557c5089e3d0_0, v0x557c5089e490_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_my_xor.v";
    "my_xor.v";
    "my_and.v";
    "my_not.v";
    "my_or.v";
