digraph "CFG for '_Z11recenter_3DPfmmm' function" {
	label="CFG for '_Z11recenter_3DPfmmm' function";

	Node0x4f78530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = zext i32 %13 to i64\l  %15 = mul i64 %2, %1\l  %16 = mul i64 %15, %3\l  %17 = icmp ugt i64 %16, %14\l  br i1 %17, label %18, label %46\l|{<s0>T|<s1>F}}"];
	Node0x4f78530:s0 -> Node0x4f7a620;
	Node0x4f78530:s1 -> Node0x4f7a6b0;
	Node0x4f7a620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = uitofp i64 %1 to float\l  %20 = fpext float %19 to double\l  %21 = fmul contract double %20, 5.000000e-01\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fpext float %23 to double\l  %25 = fadd contract double %21, %24\l  %26 = fptrunc double %25 to float\l  store float %26, float addrspace(1)* %22, align 4, !tbaa !7\l  %27 = uitofp i64 %2 to float\l  %28 = fpext float %27 to double\l  %29 = fmul contract double %28, 5.000000e-01\l  %30 = add i64 %16, %14\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7\l  %33 = fpext float %32 to double\l  %34 = fadd contract double %29, %33\l  %35 = fptrunc double %34 to float\l  store float %35, float addrspace(1)* %31, align 4, !tbaa !7\l  %36 = uitofp i64 %3 to float\l  %37 = fpext float %36 to double\l  %38 = fmul contract double %37, 5.000000e-01\l  %39 = shl i64 %16, 1\l  %40 = add i64 %39, %14\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7\l  %43 = fpext float %42 to double\l  %44 = fadd contract double %38, %43\l  %45 = fptrunc double %44 to float\l  store float %45, float addrspace(1)* %41, align 4, !tbaa !7\l  br label %46\l}"];
	Node0x4f7a620 -> Node0x4f7a6b0;
	Node0x4f7a6b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
}
