////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: mult_11_2_9c87a4aa35fb2a9b.v
// /___/   /\     Timestamp: Fri Jan 27 06:26:42 2017
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog /tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b.ngc /tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b.v 
// Device	: 6slx45csg324-3
// Input file	: /tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b.ngc
// Output file	: /tmp/sysgentmp-diego/cg_wk/c39d254dadb5e251c/tmp/_cg/mult_11_2_9c87a4aa35fb2a9b.v
// # of Modules	: 1
// Design Name	: mult_11_2_9c87a4aa35fb2a9b
// Xilinx        : /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module mult_11_2_9c87a4aa35fb2a9b (
a, b, p
)/* synthesis syn_black_box syn_noprune=1 */;
  input [15 : 0] a;
  input [16 : 0] b;
  output [32 : 0] p;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \NLW_blk00000001/blk00000004_CARRYOUTF_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_CARRYOUT_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(17)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(16)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(15)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(14)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(13)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(12)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(11)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(10)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(9)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(8)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(7)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(6)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(5)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(4)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_BCOUT(0)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(47)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(46)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(45)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(44)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(43)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(42)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(41)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(40)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(39)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(38)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(37)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(36)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(35)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(34)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(33)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(32)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(31)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(30)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(29)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(28)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(27)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(26)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(25)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(24)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(23)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(22)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(21)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(20)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(19)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(18)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(17)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(16)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(15)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(14)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(13)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(12)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(11)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(10)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(9)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(8)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(7)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(6)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(5)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(4)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(3)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(2)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(1)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCIN(0)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(47)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(46)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(45)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(44)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(43)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(42)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(41)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(40)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(39)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(38)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(37)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(36)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(35)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(34)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(33)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(32)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(31)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(30)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(29)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(28)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(27)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(26)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(25)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(24)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(23)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(22)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(21)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(20)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(19)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(18)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(17)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(16)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(15)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(14)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(13)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(12)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(11)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(10)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(9)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(8)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(7)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(6)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(5)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(4)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(3)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(2)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(1)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_P(0)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(47)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(46)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(45)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(44)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(43)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(42)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(41)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(40)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(39)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(38)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(37)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(36)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(35)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(34)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(33)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(32)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(31)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(30)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(29)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(28)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(27)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(26)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(25)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(24)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(23)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(22)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(21)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(20)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(19)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(18)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(17)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(16)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(15)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(14)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(13)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(12)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(11)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(10)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(9)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(8)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(7)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(6)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(5)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(4)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(3)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(2)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(1)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_PCOUT(0)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_M(35)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_M(34)_UNCONNECTED ;
  wire \NLW_blk00000001/blk00000004_M(33)_UNCONNECTED ;
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \blk00000001/blk00000004  (
    .CECARRYIN(\blk00000001/sig00000044 ),
    .RSTC(\blk00000001/sig00000044 ),
    .RSTCARRYIN(\blk00000001/sig00000044 ),
    .CED(\blk00000001/sig00000044 ),
    .RSTD(\blk00000001/sig00000044 ),
    .CEOPMODE(\blk00000001/sig00000044 ),
    .CEC(\blk00000001/sig00000044 ),
    .CARRYOUTF(\NLW_blk00000001/blk00000004_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(\blk00000001/sig00000044 ),
    .RSTM(\blk00000001/sig00000044 ),
    .CLK(\blk00000001/sig00000044 ),
    .RSTB(\blk00000001/sig00000044 ),
    .CEM(\blk00000001/sig00000044 ),
    .CEB(\blk00000001/sig00000044 ),
    .CARRYIN(\blk00000001/sig00000044 ),
    .CEP(\blk00000001/sig00000044 ),
    .CEA(\blk00000001/sig00000044 ),
    .CARRYOUT(\NLW_blk00000001/blk00000004_CARRYOUT_UNCONNECTED ),
    .RSTA(\blk00000001/sig00000044 ),
    .RSTP(\blk00000001/sig00000044 ),
    .B({b[16], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]}),
    .BCOUT({\NLW_blk00000001/blk00000004_BCOUT(17)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(16)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(15)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(14)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(13)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(12)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(11)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(10)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(9)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(8)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(7)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(6)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(5)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(4)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(3)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(2)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_BCOUT(1)_UNCONNECTED , \NLW_blk00000001/blk00000004_BCOUT(0)_UNCONNECTED }),
    .PCIN({\NLW_blk00000001/blk00000004_PCIN(47)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(46)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(45)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(44)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(43)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(42)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(41)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(40)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(39)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(38)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(37)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(36)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(35)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(34)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(33)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(32)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(31)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(30)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(29)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(28)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(27)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(26)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(25)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(24)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(23)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(22)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(21)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(20)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(19)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(18)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(17)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(16)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(15)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(14)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(13)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(12)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(11)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(10)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(9)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(8)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(7)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(6)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(5)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(4)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(3)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(2)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCIN(1)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCIN(0)_UNCONNECTED }),
    .C({\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 }),
    .P({\NLW_blk00000001/blk00000004_P(47)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(46)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(45)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(44)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(43)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(42)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(41)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(40)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(39)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(38)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(37)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(36)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(35)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(34)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(33)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(32)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(31)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(30)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(29)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(28)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(27)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(26)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(25)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(24)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(23)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(22)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(21)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(20)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(19)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(18)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(17)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(16)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(15)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(14)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(13)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(12)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(11)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(10)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(9)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(8)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(7)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(6)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(5)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(4)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(3)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(2)_UNCONNECTED , \NLW_blk00000001/blk00000004_P(1)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_P(0)_UNCONNECTED }),
    .OPMODE({\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000043 }),
    .D({\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 , 
\blk00000001/sig00000044 , \blk00000001/sig00000044 , \blk00000001/sig00000044 }),
    .PCOUT({\NLW_blk00000001/blk00000004_PCOUT(47)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(46)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(45)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(44)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(43)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(42)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(41)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(40)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(39)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(38)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(37)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(36)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(35)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(34)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(33)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(32)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(31)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(30)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(29)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(28)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(27)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(26)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(25)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(24)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(23)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(22)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(21)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(20)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(19)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(18)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(17)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(16)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(15)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(14)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(13)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(12)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(11)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(10)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(9)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(8)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(7)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(6)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(5)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(4)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(3)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(2)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_PCOUT(1)_UNCONNECTED , \NLW_blk00000001/blk00000004_PCOUT(0)_UNCONNECTED }),
    .A({a[15], a[15], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6], a[5], a[4], a[3], a[2], a[1], a[0]}),
    .M({\NLW_blk00000001/blk00000004_M(35)_UNCONNECTED , \NLW_blk00000001/blk00000004_M(34)_UNCONNECTED , 
\NLW_blk00000001/blk00000004_M(33)_UNCONNECTED , p[32], p[31], p[30], p[29], p[28], p[27], p[26], p[25], p[24], p[23], p[22], p[21], p[20], p[19], 
p[18], p[17], p[16], p[15], p[14], p[13], p[12], p[11], p[10], p[9], p[8], p[7], p[6], p[5], p[4], p[3], p[2], p[1], p[0]})
  );
  GND   \blk00000001/blk00000003  (
    .G(\blk00000001/sig00000044 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000043 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
