bb0
  0: StorageLive(_3)
    SourceInfo(regex-automata/src/util/determinize/state.rs:794:9-794:14)
  1: StorageLive(_4)
    SourceInfo(regex-automata/src/util/determinize/state.rs:794:17-794:20)
  2: _4 = &(*_1)
    SourceInfo(regex-automata/src/util/determinize/state.rs:794:17-794:20)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:794:17-794:26)
      kind: _3 = std::vec::Vec::<u8>::len(move _4) -> [return: bb1, unwind: bb8]
  }
  preds []
  succs [bb1, bb8]

bb1
  0: StorageDead(_4)
    SourceInfo(regex-automata/src/util/determinize/state.rs:794:25-794:26)
  1: FakeRead(ForLet(None), _3)
    SourceInfo(regex-automata/src/util/determinize/state.rs:794:9-794:14)
  2: StorageLive(_5)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:5-795:66)
  3: StorageLive(_6)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:5-795:8)
  4: _6 = &mut (*_1)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:5-795:8)
  5: StorageLive(_7)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:16-795:65)
  6: StorageLive(_8)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:16-795:37)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:795:16-795:37)
      kind: _8 = core::iter::repeat::<u8>(const 0_u8) -> [return: bb2, unwind: bb8]
  }
  preds [bb0]
  succs [bb2, bb8]

bb2
  0: StorageLive(_9)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:43-795:64)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:795:43-795:64)
      kind: _9 = core::mem::size_of::<u32>() -> [return: bb3, unwind: bb8]
  }
  preds [bb1]
  succs [bb3, bb8]

bb3
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:795:16-795:65)
      kind: _7 = <core::iter::Repeat<u8> as core::iter::Iterator>::take(move _8, move _9) -> [return: bb4, unwind: bb8]
  }
  preds [bb2]
  succs [bb4, bb8]

bb4
  0: StorageDead(_9)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:64-795:65)
  1: StorageDead(_8)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:64-795:65)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:795:5-795:66)
      kind: _5 = <std::vec::Vec<u8> as core::iter::Extend<u8>>::extend::<core::iter::Take<core::iter::Repeat<u8>>>(move _6, move _7) -> [return: bb5, unwind: bb8]
  }
  preds [bb3]
  succs [bb5, bb8]

bb5
  0: StorageDead(_7)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:65-795:66)
  1: StorageDead(_6)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:65-795:66)
  2: StorageDead(_5)
    SourceInfo(regex-automata/src/util/determinize/state.rs:795:66-795:67)
  3: StorageLive(_10)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:5-796:40)
  4: StorageLive(_11)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:19-796:20)
  5: _11 = _2
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:19-796:20)
  6: StorageLive(_12)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:22-796:39)
  7: StorageLive(_13)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:22-796:39)
  8: StorageLive(_14)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:30-796:39)
  9: StorageLive(_15)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:27-796:30)
  10: _15 = &mut (*_1)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:27-796:30)
  11: StorageLive(_16)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:31-796:38)
  12: StorageLive(_17)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:31-796:36)
  13: _17 = _3
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:31-796:36)
  14: _16 = core::ops::RangeFrom::<usize> { start: move _17 }
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:31-796:38)
  15: StorageDead(_17)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:37-796:38)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:796:30-796:39)
      kind: _14 = <std::vec::Vec<u8> as core::ops::IndexMut<core::ops::RangeFrom<usize>>>::index_mut(move _15, move _16) -> [return: bb6, unwind: bb8]
  }
  preds [bb4]
  succs [bb6, bb8]

bb6
  0: StorageDead(_16)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:38-796:39)
  1: StorageDead(_15)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:38-796:39)
  2: _13 = &mut (*_14)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:22-796:39)
  3: _12 = &mut (*_13)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:22-796:39)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:796:5-796:40)
      kind: _10 = <util::wire::LE as util::wire::Endian>::write_u32(move _11, move _12) -> [return: bb7, unwind: bb8]
  }
  preds [bb5]
  succs [bb7, bb8]

bb7
  0: StorageDead(_12)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:39-796:40)
  1: StorageDead(_11)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:39-796:40)
  2: StorageDead(_14)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:40-796:41)
  3: StorageDead(_13)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:40-796:41)
  4: StorageDead(_10)
    SourceInfo(regex-automata/src/util/determinize/state.rs:796:40-796:41)
  5: _0 = const ()
    SourceInfo(regex-automata/src/util/determinize/state.rs:791:41-797:2)
  6: StorageDead(_3)
    SourceInfo(regex-automata/src/util/determinize/state.rs:797:1-797:2)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:797:2-797:2)
      kind: return
  }
  preds [bb6]
  succs []

bb8
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/determinize/state.rs:791:1-797:2)
      kind: resume
  }
  preds [bb0, bb1, bb2, bb3, bb4, bb5, bb6]
  succs []

