Analysis & Elaboration report for OneChipBook12Toplevel
Tue Dec 23 01:18:12 2025
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                ;
+-------------------------------+-----------------------------------------------+
; Analysis & Elaboration Status ; Failed - Tue Dec 23 01:18:12 2025             ;
; Quartus II Version            ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                 ; OneChipBook12Toplevel                         ;
; Top-level Entity Name         ; OneChipBook12Toplevel                         ;
; Family                        ; Cyclone                                       ;
; Total logic elements          ; N/A until Partition Merge                     ;
; Total pins                    ; N/A until Partition Merge                     ;
; Total virtual pins            ; N/A until Partition Merge                     ;
; Total memory bits             ; N/A until Partition Merge                     ;
; Total PLLs                    ; N/A until Partition Merge                     ;
+-------------------------------+-----------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                                     ; Setting               ; Default Value         ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                                     ; EP1C12Q240C8          ;                       ;
; Top-level entity name                                                      ; OneChipBook12Toplevel ; OneChipBook12Toplevel ;
; Family name                                                                ; Cyclone               ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                   ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                                ; Off                   ; Off                   ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                   ;
; Preserve fewer node names                                                  ; On                    ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                   ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto                  ; Auto                  ;
; Safe State Machine                                                         ; Off                   ; Off                   ;
; Extract Verilog State Machines                                             ; On                    ; On                    ;
; Extract VHDL State Machines                                                ; On                    ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                    ;
; Parallel Synthesis                                                         ; On                    ; On                    ;
; NOT Gate Push-Back                                                         ; On                    ; On                    ;
; Power-Up Don't Care                                                        ; On                    ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                   ;
; Remove Duplicate Registers                                                 ; On                    ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                   ;
; Optimization Technique                                                     ; Balanced              ; Balanced              ;
; Carry Chain Length                                                         ; 70                    ; 70                    ;
; Auto Carry Chains                                                          ; On                    ; On                    ;
; Auto Open-Drain Pins                                                       ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                   ;
; Auto ROM Replacement                                                       ; On                    ; On                    ;
; Auto RAM Replacement                                                       ; On                    ; On                    ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                    ; On                    ;
; Strict RAM Replacement                                                     ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                                   ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                   ;
; Auto Resource Sharing                                                      ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                   ;
; Report Parameter Settings                                                  ; On                    ; On                    ;
; Report Source Assignments                                                  ; On                    ; On                    ;
; Report Connectivity Checks                                                 ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                          ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                   ;
; Clock MUX Protection                                                       ; On                    ; On                    ;
; Block Design Naming                                                        ; Auto                  ; Auto                  ;
; Synthesis Effort                                                           ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                    ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                    ;
; Synthesis Seed                                                             ; 1                     ; 1                     ;
+----------------------------------------------------------------------------+-----------------------+-----------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 23 01:18:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off onechipbook12 -c OneChipBook12Toplevel --analysis_and_elaboration
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/spi.vhd
    Info: Found design unit 1: spi_interface-rtl
    Info: Found entity 1: spi_interface
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/simple_uart.vhd
    Info: Found design unit 1: simple_uart-rtl
    Info: Found entity 1: simple_uart
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/peripheral_controller.vhd
    Info: Found design unit 1: peripheral_controller-rtl
    Info: Found entity 1: peripheral_controller
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/io_ps2_com.vhd
    Info: Found design unit 1: io_ps2_com-rtl
    Info: Found entity 1: io_ps2_com
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/interrupt_controller.vhd
    Info: Found design unit 1: interrupt_controller-rtl
    Info: Found entity 1: interrupt_controller
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/peripherals/cascade_timer.vhd
    Info: Found design unit 1: cascade_timer-rtl
    Info: Found entity 1: cascade_timer
Info: Found 1 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/twowaycache.v
    Info: Found entity 1: TwoWayCache
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/sdram.vhd
    Info: Found design unit 1: sdram-rtl
    Info: Found entity 1: sdram
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dualportram.vhd
    Info: Found design unit 1: DualPortRAM-arch
    Info: Found entity 1: DualPortRAM
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dmacacheram.vhd
    Info: Found design unit 1: DMACacheRAM-RTL
    Info: Found entity 1: DMACacheRAM
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/rtl/memory/dmacache_pkg.vhd
    Info: Found design unit 1: DMACache_pkg
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/memory/dmacache.vhd
    Info: Found design unit 1: dmacache-rtl
    Info: Found entity 1: DMACache
Info: Found 2 design units, including 1 entities, in source file pll_21to43.vhd
    Info: Found design unit 1: pll_21to43-SYN
    Info: Found entity 1: pll_21to43
Info: Found 2 design units, including 1 entities, in source file onechipbook12toplevel.vhd
    Info: Found design unit 1: OneChipBook12Toplevel-rtl
    Info: Found entity 1: OneChipBook12Toplevel
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68kdotc_kernel.vhd
    Info: Found design unit 1: TG68KdotC_Kernel-logic
    Info: Found entity 1: TG68KdotC_Kernel
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68k_pack.vhd
    Info: Found design unit 1: TG68K_Pack
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/rtl/cpu/tg68k_alu.vhd
    Info: Found design unit 1: TG68K_ALU-logic
    Info: Found entity 1: TG68K_ALU
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/soc/rtl/toplevel_config.vhd
    Info: Found design unit 1: Toplevel_Config
Info: Found 2 design units, including 1 entities, in source file /tg68k-onechipbook/soc/rtl/soc_virtualtoplevel.vhd
    Info: Found design unit 1: VirtualToplevel-rtl
    Info: Found entity 1: VirtualToplevel
Info: Found 1 design units, including 0 entities, in source file /tg68k-onechipbook/soc/rtl/dmacache_config.vhd
    Info: Found design unit 1: DMACache_config
Error (10481): VHDL Use Clause error at DMACache.vhd(81): design library "work" does not contain primary unit "FIFO_Counter" File: E:/TG68k-OneChipBook/RTL/Memory/DMACache.vhd Line: 81
Error: Quartus II Analysis & Elaboration was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 297 megabytes
    Error: Processing ended: Tue Dec 23 01:18:12 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


