//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// __s0                              sampler      NA          NA             s0      1 
// __V__ReShade__BackBufferTex       texture  float4          2d             t0      1 
// __V__ReShade__DepthBufferTex      texture  float4          2d             t2      1 
// __V__Otis_FragmentBuffer2         texture  float4          2d             t6      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float       
// TEXCOORD                 0   xy          1     NONE   float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_TARGET                0   xyzw        0   TARGET   float   xyzw
//
ps_5_0
dcl_globalFlags refactoringAllowed
dcl_sampler s0, mode_default
dcl_resource_texture2d (float,float,float,float) t0
dcl_resource_texture2d (float,float,float,float) t2
dcl_resource_texture2d (float,float,float,float) t6
dcl_input_ps linear v1.xy
dcl_output o0.xyzw
dcl_temps 3
add r0.x, v1.y, l(-0.500000)
mad_sat r0.x, -r0.x, l(2.000000), l(1.000000)
lt r0.y, l(0.500000), v1.y
add_sat r0.z, v1.y, v1.y
movc r0.x, r0.y, r0.x, r0.z
sample_l_indexable(texture2d)(float,float,float,float) r0.y, v1.xyxx, t2.yxzw, s0, l(0.000000)
mad r0.z, -r0.y, l(999.000000), l(1000.000000)
div r0.y, r0.y, r0.z
add r0.z, r0.y, l(-0.200000)
mul r0.x, r0.x, r0.z
mul_sat r0.xy, r0.xyxx, l(0.200000, 0.900000, 0.000000, 0.000000)
sample_indexable(texture2d)(float,float,float,float) r1.xyzw, v1.xyxx, t6.xyzw, s0
sample_indexable(texture2d)(float,float,float,float) r2.xyzw, v1.xyxx, t0.xyzw, s0
add r1.xyzw, r1.xyzw, -r2.xyzw
mad r1.xyzw, r0.yyyy, r1.xyzw, r2.xyzw
mov r2.w, r1.x
mov r2.x, l(0.800000)
add r2.xyzw, -r1.xyzw, r2.xxxw
mad o0.xyzw, r0.xxxx, r2.xyzw, r1.xyzw
ret 
// Approximately 20 instruction slots used
