Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Piano.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Piano.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Piano"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Piano
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FullAdder.v" in library work
Compiling verilog file "Adder.v" in library work
Module <FullAdder> compiled
Compiling verilog file "SegmentDisplay.v" in library work
Module <Adder> compiled
Compiling verilog file "IsInIntRect.v" in library work
Module <SegmentDisplay> compiled
Compiling verilog file "IntMult.v" in library work
Module <IsInIntRect> compiled
Compiling verilog file "Counter.v" in library work
Module <IntMult> compiled
Compiling verilog file "Sync.v" in library work
Module <Counter> compiled
Compiling verilog file "SegmentCycler.v" in library work
Module <Sync> compiled
Compiling verilog file "Ps2Signals.v" in library work
Module <SegmentCycler> compiled
Compiling verilog file "PianoKeys.v" in library work
Module <Ps2Signals> compiled
Compiling verilog file "Piano.v" in library work
Module <PianoKeys> compiled
Module <Piano> compiled
No errors in compilation
Analysis of file <"Piano.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Piano> in library <work> with parameters.
	bitsDimension = "00000000000000000000000000001010"
	bitsPosicion = "00000000000000000000000000001010"
	keyHeight = "00000000000000000000000011110000"
	keySpace = "00000000000000000000000000000010"
	keyWidth = "00000000000000000000000000101000"
	keyboardPosX = "00000000000000000000000000010100"
	keyboardPosY = "00000000000000000000000000010100"
	octaves = "00000000000000000000000000000010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Sync> in library <work> with parameters.
	BP_h = "00000000000000000000000010010000"
	BP_v = "00000000000000000000000000100001"
	FP_h = "00000000000000000000001100010000"
	FP_v = "00000000000000000000001000000001"
	h_px = "00000000000000000000001100100000"
	v_ln = "00000000000000000000001000001100"

Analyzing hierarchy for module <Ps2Signals> in library <work> with parameters.
	debouncerBits = "00000000000000000000000000000001"

Analyzing hierarchy for module <PianoKeys> in library <work> with parameters.
	bDown = "00000000000000000000000000000100"
	bUp = "00000000000000000000000000000011"
	dimBits = "00000000000000000000000000001010"
	empty = "00000000000000000000000000000000"
	octaves = "00000000000000000000000000000010"
	posBits = "00000000000000000000000000001010"
	wDown = "00000000000000000000000000000010"
	wUp = "00000000000000000000000000000001"

Analyzing hierarchy for module <SegmentCycler> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000011"

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000000111"
	bBits = "00000000000000000000000000000011"

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000001000"
	bBits = "00000000000000000000000000000010"

Analyzing hierarchy for module <IntMult> in library <work> with parameters.
	aBits = "00000000000000000000000000001010"
	bBits = "00000000000000000000000000000011"

Analyzing hierarchy for module <IsInIntRect> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000010"

Analyzing hierarchy for module <SegmentDisplay> in library <work>.

Analyzing hierarchy for module <FullAdder> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000011"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000111"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000010"

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Piano>.
	bitsDimension = 32'sb00000000000000000000000000001010
	bitsPosicion = 32'sb00000000000000000000000000001010
	keyHeight = 32'sb00000000000000000000000011110000
	keySpace = 32'sb00000000000000000000000000000010
	keyWidth = 32'sb00000000000000000000000000101000
	keyboardPosX = 32'sb00000000000000000000000000010100
	keyboardPosY = 32'sb00000000000000000000000000010100
	octaves = 32'sb00000000000000000000000000000010
Module <Piano> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Adder.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Adder.1> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <Sync> in library <work>.
	BP_h = 32'sb00000000000000000000000010010000
	BP_v = 32'sb00000000000000000000000000100001
	FP_h = 32'sb00000000000000000000001100010000
	FP_v = 32'sb00000000000000000000001000000001
	h_px = 32'sb00000000000000000000001100100000
	v_ln = 32'sb00000000000000000000001000001100
Module <Sync> is correct for synthesis.
 
Analyzing module <Ps2Signals> in library <work>.
	debouncerBits = 32'sb00000000000000000000000000000001
Module <Ps2Signals> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
	bits = 32'sb00000000000000000000000000000011
Module <Counter.2> is correct for synthesis.
 
Analyzing module <Adder.2> in library <work>.
	bits = 32'sb00000000000000000000000000000011
Module <Adder.2> is correct for synthesis.
 
Analyzing module <PianoKeys> in library <work>.
	bDown = 32'sb00000000000000000000000000000100
	bUp = 32'sb00000000000000000000000000000011
	dimBits = 32'sb00000000000000000000000000001010
	empty = 32'sb00000000000000000000000000000000
	octaves = 32'sb00000000000000000000000000000010
	posBits = 32'sb00000000000000000000000000001010
	wDown = 32'sb00000000000000000000000000000010
	wUp = 32'sb00000000000000000000000000000001
Module <PianoKeys> is correct for synthesis.
 
Analyzing module <IntMult.1> in library <work>.
	aBits = 32'sb00000000000000000000000000000111
	bBits = 32'sb00000000000000000000000000000011
Module <IntMult.1> is correct for synthesis.
 
Analyzing module <Adder.3> in library <work>.
	bits = 32'sb00000000000000000000000000000111
Module <Adder.3> is correct for synthesis.
 
Analyzing module <IntMult.2> in library <work>.
	aBits = 32'sb00000000000000000000000000001000
	bBits = 32'sb00000000000000000000000000000010
Module <IntMult.2> is correct for synthesis.
 
Analyzing module <Adder.4> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <Adder.4> is correct for synthesis.
 
Analyzing module <IntMult.3> in library <work>.
	aBits = 32'sb00000000000000000000000000001010
	bBits = 32'sb00000000000000000000000000000011
Module <IntMult.3> is correct for synthesis.
 
Analyzing module <Adder.5> in library <work>.
	bits = 32'sb00000000000000000000000000001010
Module <Adder.5> is correct for synthesis.
 
Analyzing module <IsInIntRect> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntRect> is correct for synthesis.
 
Analyzing module <SegmentCycler> in library <work>.
Module <SegmentCycler> is correct for synthesis.
 
Analyzing module <Counter.3> in library <work>.
	bits = 32'sb00000000000000000000000000001010
Module <Counter.3> is correct for synthesis.
 
Analyzing module <Counter.4> in library <work>.
	bits = 32'sb00000000000000000000000000000010
Module <Counter.4> is correct for synthesis.
 
Analyzing module <Adder.6> in library <work>.
	bits = 32'sb00000000000000000000000000000010
Module <Adder.6> is correct for synthesis.
 
Analyzing module <SegmentDisplay> in library <work>.
Module <SegmentDisplay> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sync>.
    Related source file is "Sync.v".
    Found 10-bit up counter for signal <h>.
    Found 10-bit up counter for signal <v>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <v$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 108.
    Found 10-bit up counter for signal <vc>.
    Found 1-bit register for signal <venable>.
    Found 10-bit comparator greater for signal <von$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <von$cmp_gt0001> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0000> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0001> created at line 136.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 121.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Sync> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
    Found 1-bit xor2 for signal <y>.
    Found 1-bit xor2 for signal <t0>.
Unit <FullAdder> synthesized.


Synthesizing Unit <IsInIntRect>.
    Related source file is "IsInIntRect.v".
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0001> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 43.
    Found 11-bit adder for signal <endX>.
    Found 11-bit subtractor for signal <endX$addsub0000> created at line 40.
    Found 11-bit adder for signal <endY>.
    Found 11-bit subtractor for signal <endY$addsub0000> created at line 41.
    Found 11-bit subtractor for signal <startX$addsub0000> created at line 37.
    Found 10-bit comparator lessequal for signal <startX$cmp_le0000> created at line 37.
    Found 11-bit subtractor for signal <startY$addsub0000> created at line 38.
    Found 10-bit comparator lessequal for signal <startY$cmp_le0000> created at line 38.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <IsInIntRect> synthesized.


Synthesizing Unit <SegmentDisplay>.
    Related source file is "SegmentDisplay.v".
    Found 16x7-bit ROM for signal <code$rom0000>.
    Found 7-bit register for signal <segments>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <SegmentDisplay> synthesized.


Synthesizing Unit <Adder_1>.
    Related source file is "Adder.v".
Unit <Adder_1> synthesized.


Synthesizing Unit <Adder_2>.
    Related source file is "Adder.v".
Unit <Adder_2> synthesized.


Synthesizing Unit <Adder_3>.
    Related source file is "Adder.v".
Unit <Adder_3> synthesized.


Synthesizing Unit <Adder_4>.
    Related source file is "Adder.v".
Unit <Adder_4> synthesized.


Synthesizing Unit <Adder_5>.
    Related source file is "Adder.v".
Unit <Adder_5> synthesized.


Synthesizing Unit <Adder_6>.
    Related source file is "Adder.v".
Unit <Adder_6> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 3-bit register for signal <count>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <IntMult_1>.
    Related source file is "IntMult.v".
Unit <IntMult_1> synthesized.


Synthesizing Unit <IntMult_2>.
    Related source file is "IntMult.v".
Unit <IntMult_2> synthesized.


Synthesizing Unit <IntMult_3>.
    Related source file is "IntMult.v".
Unit <IntMult_3> synthesized.


Synthesizing Unit <Counter_3>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 10-bit register for signal <count>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <Counter_3> synthesized.


Synthesizing Unit <Counter_4>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 2-bit register for signal <count>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Counter_4> synthesized.


Synthesizing Unit <Ps2Signals>.
    Related source file is "Ps2Signals.v".
WARNING:Xst:646 - Signal <debouncerCount<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dataEnable>.
    Found 8-bit register for signal <data>.
    Found 1-bit xor9 for signal <dataEnable$xor0000> created at line 82.
    Found 1-bit register for signal <debouncing>.
    Found 1-bit register for signal <firstDebouncerLoop>.
    Found 1-bit register for signal <indexerEnable>.
    Found 1-bit register for signal <indexerReset>.
    Found 1-bit register for signal <lastPs2c>.
    Found 1-bit register for signal <lastPs2d>.
    Found 1-bit register for signal <resetDebouncer>.
    Found 1-bit register for signal <waitForStartBit>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Ps2Signals> synthesized.


Synthesizing Unit <PianoKeys>.
    Related source file is "PianoKeys.v".
WARNING:Xst:1780 - Signal <octavesOffset<25:23>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <octavesOffset<12:10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <$add0000> created at line 74.
    Found 10-bit adder for signal <$add0001> created at line 75.
    Found 10-bit adder for signal <$add0002> created at line 76.
    Found 10-bit adder for signal <$add0003> created at line 77.
    Found 10-bit adder for signal <$add0004> created at line 78.
    Found 10-bit adder for signal <$add0005> created at line 79.
    Found 10-bit adder for signal <$add0006> created at line 80.
    Found 10-bit adder for signal <$add0007> created at line 74.
    Found 10-bit adder for signal <$add0008> created at line 75.
    Found 10-bit adder for signal <$add0009> created at line 76.
    Found 10-bit adder for signal <$add0010> created at line 77.
    Found 10-bit adder for signal <$add0011> created at line 78.
    Found 10-bit adder for signal <$add0012> created at line 79.
    Found 10-bit adder for signal <$add0013> created at line 80.
    Found 10-bit adder for signal <$add0014> created at line 89.
    Found 10-bit adder for signal <$add0015> created at line 90.
    Found 10-bit adder for signal <$add0016> created at line 92.
    Found 10-bit adder for signal <$add0017> created at line 93.
    Found 10-bit adder for signal <$add0018> created at line 94.
    Found 10-bit adder for signal <$add0019> created at line 89.
    Found 10-bit adder for signal <$add0020> created at line 90.
    Found 10-bit adder for signal <$add0021> created at line 92.
    Found 10-bit adder for signal <$add0022> created at line 93.
    Found 10-bit adder for signal <$add0023> created at line 94.
    Found 10-bit subtractor for signal <blackPosY>.
    Found 10-bit adder for signal <blackPosY$addsub0000> created at line 54.
    Found 2-bit register for signal <color0>.
    Found 2-bit register for signal <color1>.
    Found 2-bit register for signal <color2>.
    Found 10-bit adder for signal <maskHeight>.
    Found 10-bit adder for signal <maskWidth>.
    Found 6-bit register for signal <octaveColor>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  28 Adder/Subtractor(s).
Unit <PianoKeys> synthesized.


Synthesizing Unit <SegmentCycler>.
    Related source file is "SegmentCycler.v".
WARNING:Xst:646 - Signal <slowClkCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cyclerOverflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <an>.
    Found 1-of-4 decoder for signal <an$mux0000>.
    Found 1-bit register for signal <currentDot>.
    Found 1-bit register for signal <currentEnable>.
    Found 4-bit register for signal <in>.
    Found 4-bit 4-to-1 multiplexer for signal <in$mux0000>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SegmentCycler> synthesized.


Synthesizing Unit <Piano>.
    Related source file is "Piano.v".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <halverCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <colorId7> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 8x8-bit ROM for signal <outColor$mux0000> created at line 99.
    Found 8-bit register for signal <lastData>.
    Found 8-bit register for signal <outColor>.
    Found 8-bit register for signal <previousData>.
    Found 10-bit adder for signal <y_pixel>.
    Summary:
	inferred   1 ROM(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Piano> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 233
 10-bit adder                                          : 28
 10-bit subtractor                                     : 1
 11-bit adder                                          : 68
 11-bit subtractor                                     : 136
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 54
 1-bit register                                        : 46
 10-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 3
# Comparators                                          : 212
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 69
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 136
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 187
 1-bit xor2                                            : 186
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[9]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[2].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <offsetCalc> is unconnected in block <graphicKeys>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[7]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[8]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[7]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[6]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[5]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[4]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[3]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[2]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <adders[1]> is unconnected in block <intermediateCascade[1].cascader>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch octaveColor_5 hinder the constant cleaning in the block graphicKeys.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <currentDot> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <currentEnable> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Piano>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_outColor_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <Piano> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 233
 10-bit adder                                          : 28
 10-bit subtractor                                     : 1
 11-bit adder                                          : 68
 11-bit subtractor                                     : 136
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 212
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 69
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 11-bit comparator lessequal                           : 136
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 187
 1-bit xor2                                            : 186
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <currentDot> (without init value) has a constant value of 0 in block <SegmentCycler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <currentEnable> (without init value) has a constant value of 1 in block <SegmentCycler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch octaveColor_5 hinder the constant cleaning in the block PianoKeys.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <cycler/overflow> of sequential type is unconnected in block <SegmentCycler>.
INFO:Xst:2261 - The FF/Latch <outColor_1> in Unit <Piano> is equivalent to the following FF/Latch, which will be removed : <outColor_7> 

Optimizing unit <Piano> ...

Optimizing unit <Sync> ...

Optimizing unit <IsInIntRect> ...

Optimizing unit <SegmentDisplay> ...

Optimizing unit <Adder_5> ...

Optimizing unit <Counter_2> ...

Optimizing unit <IntMult_3> ...

Optimizing unit <Counter_3> ...

Optimizing unit <Ps2Signals> ...

Optimizing unit <PianoKeys> ...

Optimizing unit <SegmentCycler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Piano, actual ratio is 96.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Piano.ngr
Top Level Output File Name         : Piano
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 3122
#      GND                         : 1
#      INV                         : 887
#      LUT1                        : 498
#      LUT2                        : 15
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 22
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 107
#      LUT4_D                      : 5
#      LUT4_L                      : 1
#      MUXCY                       : 1517
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 129
#      FD                          : 32
#      FDE                         : 26
#      FDR                         : 31
#      FDRE                        : 31
#      FDRS                        : 4
#      FDS                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 10
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      908  out of    960    94%  
 Number of Slice Flip Flops:            125  out of   1920     6%  
 Number of 4 input LUTs:               1544  out of   1920    80%  
 Number of IOs:                          46
 Number of bonded IOBs:                  42  out of     83    50%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
mclk                               | BUFGP                       | 86    |
clockHalver/overflow1              | BUFG                        | 41    |
display/slowClkCounter/overflow    | NONE(display/cycler/count_1)| 2     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.043ns (Maximum Frequency: 198.306MHz)
   Minimum input arrival time before clock: 5.917ns
   Maximum output required time after clock: 6.463ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.095ns (frequency: 244.215MHz)
  Total number of paths / destination ports: 307 / 101
-------------------------------------------------------------------------
Delay:               4.095ns (Levels of Logic = 3)
  Source:            display/slowClkCounter/count_0 (FF)
  Destination:       display/slowClkCounter/count_8 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: display/slowClkCounter/count_0 to display/slowClkCounter/count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.541  display/slowClkCounter/count_0 (display/slowClkCounter/count_0)
     LUT4_D:I3->O          3   0.612   0.481  display/slowClkCounter/counter/adders[3]/c_out1 (display/slowClkCounter/counter/carry_out<3>)
     LUT3_D:I2->O          3   0.612   0.454  display/slowClkCounter/counter/adders[5]/c_out1 (display/slowClkCounter/counter/carry_out<5>)
     LUT4:I3->O            1   0.612   0.000  display/slowClkCounter/counter/adders[8]/Mxor_y_Result1 (display/slowClkCounter/nextCount<8>)
     FD:D                      0.268          display/slowClkCounter/count_8
    ----------------------------------------
    Total                      4.095ns (2.618ns logic, 1.477ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockHalver/overflow1'
  Clock period: 5.043ns (frequency: 198.306MHz)
  Total number of paths / destination ports: 1000 / 111
-------------------------------------------------------------------------
Delay:               5.043ns (Levels of Logic = 3)
  Source:            vgaDriver/vc_3 (FF)
  Destination:       vgaDriver/v_9 (FF)
  Source Clock:      clockHalver/overflow1 rising
  Destination Clock: clockHalver/overflow1 rising

  Data Path: vgaDriver/vc_3 to vgaDriver/v_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.514   0.690  vgaDriver/vc_3 (vgaDriver/vc_3)
     LUT4:I0->O            1   0.612   0.387  vgaDriver/von_cmp_gt000117 (vgaDriver/von_cmp_gt000117)
     LUT3:I2->O            2   0.612   0.383  vgaDriver/von_cmp_gt0001113 (vgaDriver/von_cmp_gt00012)
     LUT4:I3->O           10   0.612   0.750  vgaDriver/v_not00011 (vgaDriver/v_not0001)
     FDRE:CE                   0.483          vgaDriver/v_0
    ----------------------------------------
    Total                      5.043ns (2.833ns logic, 2.210ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/slowClkCounter/overflow'
  Clock period: 2.396ns (frequency: 417.362MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.396ns (Levels of Logic = 1)
  Source:            display/cycler/count_0 (FF)
  Destination:       display/cycler/count_1 (FF)
  Source Clock:      display/slowClkCounter/overflow rising
  Destination Clock: display/slowClkCounter/overflow rising

  Data Path: display/cycler/count_0 to display/cycler/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.514   1.002  display/cycler/count_0 (display/cycler/count_0)
     LUT2:I0->O            1   0.612   0.000  display/cycler/counter/adders[1]/Mxor_y_Result1 (display/cycler/nextCount<1>)
     FD:D                      0.268          display/cycler/count_1
    ----------------------------------------
    Total                      2.396ns (1.394ns logic, 1.002ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 32 / 14
-------------------------------------------------------------------------
Offset:              5.917ns (Levels of Logic = 7)
  Source:            sw<0> (PAD)
  Destination:       graphicKeys/octaveColor_0 (FF)
  Destination Clock: mclk rising

  Data Path: sw<0> to graphicKeys/octaveColor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  sw_0_IBUF (sw_0_IBUF)
     MUXF5:S->O            2   0.641   0.383  graphicKeys/octaveColor_0_mux000063_SW0_f5 (N29)
     LUT4:I3->O            1   0.612   0.000  graphicKeys/octaveColor_0_mux0000631 (graphicKeys/octaveColor_0_mux0000631)
     MUXF5:I1->O           1   0.278   0.387  graphicKeys/octaveColor_0_mux000063_f5 (graphicKeys/octaveColor_0_mux000063)
     LUT4:I2->O            1   0.612   0.000  graphicKeys/octaveColor_0_mux0000167_SW02 (graphicKeys/octaveColor_0_mux0000167_SW01)
     MUXF5:I0->O           1   0.278   0.360  graphicKeys/octaveColor_0_mux0000167_SW0_f5 (N33)
     LUT4:I3->O            1   0.612   0.000  graphicKeys/octaveColor_0_mux0000167 (graphicKeys/octaveColor_0_mux0000)
     FDRS:D                    0.268          graphicKeys/octaveColor_0
    ----------------------------------------
    Total                      5.917ns (4.407ns logic, 1.510ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockHalver/overflow1'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              6.463ns (Levels of Logic = 3)
  Source:            vgaDriver/vc_3 (FF)
  Destination:       VSYNC (PAD)
  Source Clock:      clockHalver/overflow1 rising

  Data Path: vgaDriver/vc_3 to VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.514   0.690  vgaDriver/vc_3 (vgaDriver/vc_3)
     LUT4:I0->O            1   0.612   0.509  vgaDriver/vsync_SW0 (N9)
     LUT4:I0->O            1   0.612   0.357  vgaDriver/vsync (VSYNC_OBUF)
     OBUF:I->O                 3.169          VSYNC_OBUF (VSYNC)
    ----------------------------------------
    Total                      6.463ns (4.907ns logic, 1.556ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.221ns (Levels of Logic = 1)
  Source:            keyboardCtrl/indexer/count_0 (FF)
  Destination:       Led<0> (PAD)
  Source Clock:      mclk rising

  Data Path: keyboardCtrl/indexer/count_0 to Led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.538  keyboardCtrl/indexer/count_0 (keyboardCtrl/indexer/count_0)
     OBUF:I->O                 3.169          Led_0_OBUF (Led<0>)
    ----------------------------------------
    Total                      4.221ns (3.683ns logic, 0.538ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.36 secs
 
--> 

Total memory usage is 321540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    3 (   0 filtered)

