#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1293320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a8170 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x129a840 .functor NOT 1, L_0x12f0fd0, C4<0>, C4<0>, C4<0>;
L_0x12f0ce0 .functor XOR 2, L_0x12f0ba0, L_0x12f0c40, C4<00>, C4<00>;
L_0x12f0ec0 .functor XOR 2, L_0x12f0ce0, L_0x12f0df0, C4<00>, C4<00>;
v0x12ed9a0_0 .net *"_ivl_10", 1 0, L_0x12f0df0;  1 drivers
v0x12edaa0_0 .net *"_ivl_12", 1 0, L_0x12f0ec0;  1 drivers
v0x12edb80_0 .net *"_ivl_2", 1 0, L_0x12f0b00;  1 drivers
v0x12edc40_0 .net *"_ivl_4", 1 0, L_0x12f0ba0;  1 drivers
v0x12edd20_0 .net *"_ivl_6", 1 0, L_0x12f0c40;  1 drivers
v0x12ede50_0 .net *"_ivl_8", 1 0, L_0x12f0ce0;  1 drivers
v0x12edf30_0 .net "a", 0 0, v0x12eb8e0_0;  1 drivers
v0x12edfd0_0 .net "b", 0 0, v0x12eb980_0;  1 drivers
v0x12ee070_0 .net "c", 0 0, v0x12eba20_0;  1 drivers
v0x12ee110_0 .var "clk", 0 0;
v0x12ee1b0_0 .net "d", 0 0, v0x12ebb60_0;  1 drivers
v0x12ee250_0 .net "out_pos_dut", 0 0, v0x12ed1b0_0;  1 drivers
v0x12ee2f0_0 .net "out_pos_ref", 0 0, L_0x12ef930;  1 drivers
v0x12ee390_0 .net "out_sop_dut", 0 0, v0x12ed380_0;  1 drivers
v0x12ee430_0 .net "out_sop_ref", 0 0, L_0x12c6450;  1 drivers
v0x12ee4d0_0 .var/2u "stats1", 223 0;
v0x12ee570_0 .var/2u "strobe", 0 0;
v0x12ee720_0 .net "tb_match", 0 0, L_0x12f0fd0;  1 drivers
v0x12ee7f0_0 .net "tb_mismatch", 0 0, L_0x129a840;  1 drivers
v0x12ee890_0 .net "wavedrom_enable", 0 0, v0x12ebe30_0;  1 drivers
v0x12ee960_0 .net "wavedrom_title", 511 0, v0x12ebed0_0;  1 drivers
L_0x12f0b00 .concat [ 1 1 0 0], L_0x12ef930, L_0x12c6450;
L_0x12f0ba0 .concat [ 1 1 0 0], L_0x12ef930, L_0x12c6450;
L_0x12f0c40 .concat [ 1 1 0 0], v0x12ed1b0_0, v0x12ed380_0;
L_0x12f0df0 .concat [ 1 1 0 0], L_0x12ef930, L_0x12c6450;
L_0x12f0fd0 .cmp/eeq 2, L_0x12f0b00, L_0x12f0ec0;
S_0x12a8300 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12a8170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x129ac20 .functor AND 1, v0x12eba20_0, v0x12ebb60_0, C4<1>, C4<1>;
L_0x129b000 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x129b3e0 .functor NOT 1, v0x12eb980_0, C4<0>, C4<0>, C4<0>;
L_0x129b660 .functor AND 1, L_0x129b000, L_0x129b3e0, C4<1>, C4<1>;
L_0x12b2ef0 .functor AND 1, L_0x129b660, v0x12eba20_0, C4<1>, C4<1>;
L_0x12c6450 .functor OR 1, L_0x129ac20, L_0x12b2ef0, C4<0>, C4<0>;
L_0x12eedb0 .functor NOT 1, v0x12eb980_0, C4<0>, C4<0>, C4<0>;
L_0x12eee20 .functor OR 1, L_0x12eedb0, v0x12ebb60_0, C4<0>, C4<0>;
L_0x12eef30 .functor AND 1, v0x12eba20_0, L_0x12eee20, C4<1>, C4<1>;
L_0x12eeff0 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ef0c0 .functor OR 1, L_0x12eeff0, v0x12eb980_0, C4<0>, C4<0>;
L_0x12ef130 .functor AND 1, L_0x12eef30, L_0x12ef0c0, C4<1>, C4<1>;
L_0x12ef2b0 .functor NOT 1, v0x12eb980_0, C4<0>, C4<0>, C4<0>;
L_0x12ef320 .functor OR 1, L_0x12ef2b0, v0x12ebb60_0, C4<0>, C4<0>;
L_0x12ef240 .functor AND 1, v0x12eba20_0, L_0x12ef320, C4<1>, C4<1>;
L_0x12ef4b0 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ef5b0 .functor OR 1, L_0x12ef4b0, v0x12ebb60_0, C4<0>, C4<0>;
L_0x12ef670 .functor AND 1, L_0x12ef240, L_0x12ef5b0, C4<1>, C4<1>;
L_0x12ef820 .functor XNOR 1, L_0x12ef130, L_0x12ef670, C4<0>, C4<0>;
v0x129a170_0 .net *"_ivl_0", 0 0, L_0x129ac20;  1 drivers
v0x129a570_0 .net *"_ivl_12", 0 0, L_0x12eedb0;  1 drivers
v0x129a950_0 .net *"_ivl_14", 0 0, L_0x12eee20;  1 drivers
v0x129ad30_0 .net *"_ivl_16", 0 0, L_0x12eef30;  1 drivers
v0x129b110_0 .net *"_ivl_18", 0 0, L_0x12eeff0;  1 drivers
v0x129b4f0_0 .net *"_ivl_2", 0 0, L_0x129b000;  1 drivers
v0x129b770_0 .net *"_ivl_20", 0 0, L_0x12ef0c0;  1 drivers
v0x12e9e50_0 .net *"_ivl_24", 0 0, L_0x12ef2b0;  1 drivers
v0x12e9f30_0 .net *"_ivl_26", 0 0, L_0x12ef320;  1 drivers
v0x12ea010_0 .net *"_ivl_28", 0 0, L_0x12ef240;  1 drivers
v0x12ea0f0_0 .net *"_ivl_30", 0 0, L_0x12ef4b0;  1 drivers
v0x12ea1d0_0 .net *"_ivl_32", 0 0, L_0x12ef5b0;  1 drivers
v0x12ea2b0_0 .net *"_ivl_36", 0 0, L_0x12ef820;  1 drivers
L_0x7f9e943a7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12ea370_0 .net *"_ivl_38", 0 0, L_0x7f9e943a7018;  1 drivers
v0x12ea450_0 .net *"_ivl_4", 0 0, L_0x129b3e0;  1 drivers
v0x12ea530_0 .net *"_ivl_6", 0 0, L_0x129b660;  1 drivers
v0x12ea610_0 .net *"_ivl_8", 0 0, L_0x12b2ef0;  1 drivers
v0x12ea6f0_0 .net "a", 0 0, v0x12eb8e0_0;  alias, 1 drivers
v0x12ea7b0_0 .net "b", 0 0, v0x12eb980_0;  alias, 1 drivers
v0x12ea870_0 .net "c", 0 0, v0x12eba20_0;  alias, 1 drivers
v0x12ea930_0 .net "d", 0 0, v0x12ebb60_0;  alias, 1 drivers
v0x12ea9f0_0 .net "out_pos", 0 0, L_0x12ef930;  alias, 1 drivers
v0x12eaab0_0 .net "out_sop", 0 0, L_0x12c6450;  alias, 1 drivers
v0x12eab70_0 .net "pos0", 0 0, L_0x12ef130;  1 drivers
v0x12eac30_0 .net "pos1", 0 0, L_0x12ef670;  1 drivers
L_0x12ef930 .functor MUXZ 1, L_0x7f9e943a7018, L_0x12ef130, L_0x12ef820, C4<>;
S_0x12eadb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12a8170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12eb8e0_0 .var "a", 0 0;
v0x12eb980_0 .var "b", 0 0;
v0x12eba20_0 .var "c", 0 0;
v0x12ebac0_0 .net "clk", 0 0, v0x12ee110_0;  1 drivers
v0x12ebb60_0 .var "d", 0 0;
v0x12ebc50_0 .var/2u "fail", 0 0;
v0x12ebcf0_0 .var/2u "fail1", 0 0;
v0x12ebd90_0 .net "tb_match", 0 0, L_0x12f0fd0;  alias, 1 drivers
v0x12ebe30_0 .var "wavedrom_enable", 0 0;
v0x12ebed0_0 .var "wavedrom_title", 511 0;
E_0x12a69c0/0 .event negedge, v0x12ebac0_0;
E_0x12a69c0/1 .event posedge, v0x12ebac0_0;
E_0x12a69c0 .event/or E_0x12a69c0/0, E_0x12a69c0/1;
S_0x12eb0e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12eadb0;
 .timescale -12 -12;
v0x12eb320_0 .var/2s "i", 31 0;
E_0x12a6860 .event posedge, v0x12ebac0_0;
S_0x12eb420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12eadb0;
 .timescale -12 -12;
v0x12eb620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12eb700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12eadb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12ec0b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12a8170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12efae0 .functor AND 1, v0x12eba20_0, v0x12ebb60_0, C4<1>, C4<1>;
L_0x12efd90 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x12efe20 .functor NOT 1, v0x12eb980_0, C4<0>, C4<0>, C4<0>;
L_0x12effa0 .functor AND 1, L_0x12efd90, L_0x12efe20, C4<1>, C4<1>;
L_0x12f00e0 .functor AND 1, L_0x12effa0, v0x12eba20_0, C4<1>, C4<1>;
L_0x12f01a0 .functor OR 1, L_0x12efae0, L_0x12f00e0, C4<0>, C4<0>;
L_0x12f02f0 .functor NOT 1, v0x12eb980_0, C4<0>, C4<0>, C4<0>;
L_0x12f0360 .functor OR 1, L_0x12f02f0, v0x12ebb60_0, C4<0>, C4<0>;
L_0x12f0470 .functor AND 1, v0x12eba20_0, L_0x12f0360, C4<1>, C4<1>;
L_0x12f0530 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x12f0710 .functor AND 1, L_0x12f0530, v0x12eb980_0, C4<1>, C4<1>;
L_0x12f0780 .functor OR 1, L_0x12f0470, L_0x12f0710, C4<0>, C4<0>;
L_0x12f0900 .functor NOT 1, v0x12eb8e0_0, C4<0>, C4<0>, C4<0>;
L_0x12f0970 .functor OR 1, L_0x12f0900, v0x12ebb60_0, C4<0>, C4<0>;
L_0x12f0890 .functor AND 1, v0x12eba20_0, L_0x12f0970, C4<1>, C4<1>;
v0x12ec2b0_0 .net *"_ivl_0", 0 0, L_0x12efae0;  1 drivers
v0x12ec3b0_0 .net *"_ivl_12", 0 0, L_0x12f02f0;  1 drivers
v0x12ec490_0 .net *"_ivl_14", 0 0, L_0x12f0360;  1 drivers
v0x12ec580_0 .net *"_ivl_16", 0 0, L_0x12f0470;  1 drivers
v0x12ec660_0 .net *"_ivl_18", 0 0, L_0x12f0530;  1 drivers
v0x12ec790_0 .net *"_ivl_2", 0 0, L_0x12efd90;  1 drivers
v0x12ec870_0 .net *"_ivl_20", 0 0, L_0x12f0710;  1 drivers
v0x12ec950_0 .net *"_ivl_24", 0 0, L_0x12f0900;  1 drivers
v0x12eca30_0 .net *"_ivl_26", 0 0, L_0x12f0970;  1 drivers
v0x12ecba0_0 .net *"_ivl_4", 0 0, L_0x12efe20;  1 drivers
v0x12ecc80_0 .net *"_ivl_6", 0 0, L_0x12effa0;  1 drivers
v0x12ecd60_0 .net *"_ivl_8", 0 0, L_0x12f00e0;  1 drivers
v0x12ece40_0 .net "a", 0 0, v0x12eb8e0_0;  alias, 1 drivers
v0x12ecee0_0 .net "b", 0 0, v0x12eb980_0;  alias, 1 drivers
v0x12ecfd0_0 .net "c", 0 0, v0x12eba20_0;  alias, 1 drivers
v0x12ed0c0_0 .net "d", 0 0, v0x12ebb60_0;  alias, 1 drivers
v0x12ed1b0_0 .var "out_pos", 0 0;
v0x12ed380_0 .var "out_sop", 0 0;
v0x12ed440_0 .net "pos0", 0 0, L_0x12f0780;  1 drivers
v0x12ed500_0 .net "pos1", 0 0, L_0x12f0890;  1 drivers
v0x12ed5c0_0 .net "sop0", 0 0, L_0x12f01a0;  1 drivers
E_0x12cc900 .event anyedge, v0x12ed440_0, v0x12ed500_0;
E_0x12ccc20 .event anyedge, v0x12ed5c0_0;
S_0x12ed780 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12a8170;
 .timescale -12 -12;
E_0x128f9f0 .event anyedge, v0x12ee570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ee570_0;
    %nor/r;
    %assign/vec4 v0x12ee570_0, 0;
    %wait E_0x128f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12eadb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ebc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ebcf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12eadb0;
T_4 ;
    %wait E_0x12a69c0;
    %load/vec4 v0x12ebd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ebc50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12eadb0;
T_5 ;
    %wait E_0x12a6860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %wait E_0x12a6860;
    %load/vec4 v0x12ebc50_0;
    %store/vec4 v0x12ebcf0_0, 0, 1;
    %fork t_1, S_0x12eb0e0;
    %jmp t_0;
    .scope S_0x12eb0e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12eb320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12eb320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12a6860;
    %load/vec4 v0x12eb320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12eb320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12eb320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12eadb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a69c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12ebb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eba20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12eb980_0, 0;
    %assign/vec4 v0x12eb8e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12ebc50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12ebcf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12ec0b0;
T_6 ;
    %wait E_0x12ccc20;
    %load/vec4 v0x12ed5c0_0;
    %store/vec4 v0x12ed380_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12ec0b0;
T_7 ;
    %wait E_0x12cc900;
    %load/vec4 v0x12ed440_0;
    %load/vec4 v0x12ed500_0;
    %cmp/e;
    %flag_mov 8, 6;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x12ed440_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 1, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x12ed1b0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12a8170;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee570_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x12a8170;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ee110_0;
    %inv;
    %store/vec4 v0x12ee110_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x12a8170;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ebac0_0, v0x12ee7f0_0, v0x12edf30_0, v0x12edfd0_0, v0x12ee070_0, v0x12ee1b0_0, v0x12ee430_0, v0x12ee390_0, v0x12ee2f0_0, v0x12ee250_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12a8170;
T_11 ;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x12a8170;
T_12 ;
    %wait E_0x12a69c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ee4d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
    %load/vec4 v0x12ee720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ee4d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x12ee430_0;
    %load/vec4 v0x12ee430_0;
    %load/vec4 v0x12ee390_0;
    %xor;
    %load/vec4 v0x12ee430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x12ee2f0_0;
    %load/vec4 v0x12ee2f0_0;
    %load/vec4 v0x12ee250_0;
    %xor;
    %load/vec4 v0x12ee2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x12ee4d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee4d0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/ece241_2013_q2/iter0/response1/top_module.sv";
