module control_unit(
input [6:0] Opcode;
output Branch;
output [1:0] Immsrc; 
output Resultsrc;
output [1:0] ALUOp;
output MemWrite;
output ALUsrc;
output RegWrite;);

parameter R-Type=7'b0110011,I-Type_LW=7'b0000011,I-Type_SW=7'b0100011,SB-Type_BEQ=7'b1100011,R-Type_ADDI=7'b0010011;

always@(*)
    begin   
        case(Opcode)
		     R-Type:
			     begin 
		            ALUsrc=0;
						Resultsrc=0;
						Immsrc=2'bxx;
						RegWrite=1;
						MemWrite=0;
						Branch=0;
						ALUOp=2'b10;
				   end
			I-Type_LW:
			     begin 
		            ALUsrc=1;
						Resultsrc=1;
						Immsrc=2'b00;
						RegWrite=1;
						MemWrite=0;
						Branch=0;
						ALUOp=2'b00;
				   end
			I-Type_SW:
			     begin 
		            ALUsrc=1;
						Resultsrc=1'bx;
						Immsrc=2'b01;
						RegWrite=0;
						MemWrite=1;
						Branch=0;
						ALUOp=2'b00;
				   end
			SB-Type_BEQ:
			     begin 
		            ALUsrc=0;
						Resultsrc=1'bx;
						Immsrc=2'b10;
						RegWrite=0;
						MemWrite=0;
						Branch=1;
						ALUOp=2'b01;
				   end			
			R-Type_ADDI:
			     begin 
		            ALUsrc=1;
						Resultsrc=0;
						Immsrc=2'b00;
						RegWrite=1;
						MemWrite=0;
						Branch=0;
						ALUOp=2'b10;
				   end
		endcase
     end	
endmodule 
		  