<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1702</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1702-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1702.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-18&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTELÂ® PROCESSOR TRACE</p>
<p style="position:absolute;top:148px;left:82px;white-space:nowrap" class="ft02">27:24</p>
<p style="position:absolute;top:148px;left:137px;white-space:nowrap" class="ft02">PSBFreq</p>
<p style="position:absolute;top:148px;left:228px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:148px;left:294px;white-space:nowrap" class="ft02">Indicates&#160;the&#160;frequency of&#160;PSB&#160;packets. PSB packet&#160;frequency is&#160;based on&#160;the&#160;number&#160;of&#160;Intel&#160;</p>
<p style="position:absolute;top:164px;left:294px;white-space:nowrap" class="ft02">PT packet&#160;bytes output,&#160;so this field allows&#160;the user&#160;to determine&#160;the increment&#160;of&#160;</p>
<p style="position:absolute;top:181px;left:294px;white-space:nowrap" class="ft02">IA32_IA32_RTIT_STATUS.PacketByteCnt&#160;that&#160;should cause&#160;a PSB to&#160;be&#160;generated. Note&#160;that&#160;</p>
<p style="position:absolute;top:198px;left:294px;white-space:nowrap" class="ft02">PSB insertion is not precise, but the average&#160;output&#160;bytes&#160;per PSB&#160;should&#160;approximate the&#160;</p>
<p style="position:absolute;top:214px;left:294px;white-space:nowrap" class="ft04">SW&#160;selected&#160;period. The&#160;following&#160;Encodings are defined:<br/>0:&#160;2K, 1:&#160;4K,&#160;</p>
<p style="position:absolute;top:235px;left:392px;white-space:nowrap" class="ft02">2:&#160;8K,&#160;</p>
<p style="position:absolute;top:235px;left:462px;white-space:nowrap" class="ft02">3:&#160;16K,&#160;</p>
<p style="position:absolute;top:235px;left:532px;white-space:nowrap" class="ft02">4:&#160;32K,&#160;</p>
<p style="position:absolute;top:235px;left:602px;white-space:nowrap" class="ft02">5:&#160;64K,&#160;</p>
<p style="position:absolute;top:235px;left:673px;white-space:nowrap" class="ft02">6:&#160;128K,&#160;</p>
<p style="position:absolute;top:235px;left:743px;white-space:nowrap" class="ft02">7:&#160;256K,&#160;</p>
<p style="position:absolute;top:250px;left:294px;white-space:nowrap" class="ft02">8:&#160;512K, 9: 1M,&#160;&#160;10: 2M,&#160;</p>
<p style="position:absolute;top:250px;left:462px;white-space:nowrap" class="ft02">11: 4M,&#160;</p>
<p style="position:absolute;top:250px;left:532px;white-space:nowrap" class="ft02">12: 8M,</p>
<p style="position:absolute;top:250px;left:602px;white-space:nowrap" class="ft02">13:&#160;16M,&#160;&#160;14: 32M,&#160;&#160;15: 64M</p>
<p style="position:absolute;top:265px;left:294px;white-space:nowrap" class="ft02">Software&#160;must&#160;use CPUID to&#160;query the&#160;supported&#160;encodings in&#160;the processor,&#160;see<a href="o_fe12b1e2a880e0ce-1709.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:281px;left:294px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1709.html">36.3.1</a>. Use of&#160;unsupported&#160;encodings will result in a&#160;#GP fault.&#160;This&#160;field is&#160;reserved&#160;if&#160;</p>
<p style="position:absolute;top:298px;left:294px;white-space:nowrap" class="ft02">CPUID.(EAX=14H, ECX=0):EBX.CPSB_CAM[bit 1] = 0.</p>
<p style="position:absolute;top:322px;left:82px;white-space:nowrap" class="ft02">31:28</p>
<p style="position:absolute;top:322px;left:137px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:322px;left:228px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:322px;left:295px;white-space:nowrap" class="ft02">Must&#160;be&#160;0.</p>
<p style="position:absolute;top:346px;left:82px;white-space:nowrap" class="ft02">35:32</p>
<p style="position:absolute;top:346px;left:137px;white-space:nowrap" class="ft02">ADDR0_CFG</p>
<p style="position:absolute;top:346px;left:228px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:346px;left:294px;white-space:nowrap" class="ft02">Configures the base/limit register&#160;pair&#160;IA32_RTIT_ADDR0_A/B based on&#160;the&#160;following&#160;</p>
<p style="position:absolute;top:362px;left:294px;white-space:nowrap" class="ft05">encodings:<br/>0:&#160;ADDR0 range&#160;unused.<br/>1:&#160;The [IA32_RTIT_ADDR0_A..IA32_RTIT_ADDR0_B] range defines&#160;a FilterEn&#160;range.&#160;FilterEn&#160;</p>
<p style="position:absolute;top:421px;left:294px;white-space:nowrap" class="ft02">will&#160;only&#160;be&#160;set&#160;when&#160;the&#160;IP&#160;is&#160;within&#160;this&#160;range,&#160;though&#160;other FilterEn&#160;ranges can additionally&#160;</p>
<p style="position:absolute;top:438px;left:294px;white-space:nowrap" class="ft05">be&#160;used.&#160;Se<a href="o_fe12b1e2a880e0ce-1689.html">e Section 36.2.4.3</a>&#160;for&#160;details on&#160;IP filtering.<br/>2:&#160;The [IA32_RTIT_ADDR0_A..IA32_RTIT_ADDR0_B] range defines&#160;a TraceStop range.&#160;</p>
<p style="position:absolute;top:475px;left:294px;white-space:nowrap" class="ft05">TraceStop will be&#160;asserted&#160;if&#160;code&#160;branches&#160;into&#160;this&#160;range.&#160;See&#160;4.2.8&#160;for details&#160;on&#160;TraceStop.<br/>3..15: Reserved (#GP).<br/>This&#160;field&#160;is&#160;reserved&#160;if&#160;CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &gt;= 0.</p>
<p style="position:absolute;top:541px;left:82px;white-space:nowrap" class="ft02">39:36</p>
<p style="position:absolute;top:541px;left:137px;white-space:nowrap" class="ft02">ADDR1_CFG</p>
<p style="position:absolute;top:541px;left:228px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:541px;left:294px;white-space:nowrap" class="ft02">Configures the base/limit register&#160;pair&#160;IA32_RTIT_ADDR1_A/B based on&#160;the&#160;following&#160;</p>
<p style="position:absolute;top:558px;left:294px;white-space:nowrap" class="ft05">encodings:<br/>0:&#160;ADDR1 range&#160;unused.<br/>1:&#160;The [IA32_RTIT_ADDR1_A..IA32_RTIT_ADDR1_B] range defines&#160;a FilterEn&#160;range.&#160;FilterEn&#160;</p>
<p style="position:absolute;top:616px;left:294px;white-space:nowrap" class="ft02">will&#160;only&#160;be&#160;set&#160;when&#160;the&#160;IP&#160;is&#160;within&#160;this&#160;range,&#160;though&#160;other FilterEn&#160;ranges can additionally&#160;</p>
<p style="position:absolute;top:633px;left:294px;white-space:nowrap" class="ft05">be&#160;used.&#160;Se<a href="o_fe12b1e2a880e0ce-1689.html">e Section 36.2.4.3</a>&#160;for&#160;details on&#160;IP filtering.<br/>2:&#160;The [IA32_RTIT_ADDR1_A..IA32_RTIT_ADDR1_B] range defines&#160;a TraceStop range.&#160;</p>
<p style="position:absolute;top:670px;left:294px;white-space:nowrap" class="ft02">TraceStop will be&#160;asserted&#160;if code&#160;branches&#160;into&#160;this range.&#160;Se<a href="o_fe12b1e2a880e0ce-1732.html">e Section 36.4.2.10 f</a>or details&#160;</p>
<p style="position:absolute;top:687px;left:294px;white-space:nowrap" class="ft05">on&#160;TraceStop.<br/>3..15: Reserved (#GP).<br/>This&#160;field&#160;is&#160;reserved&#160;if&#160;CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 2.</p>
<p style="position:absolute;top:753px;left:82px;white-space:nowrap" class="ft02">43:40</p>
<p style="position:absolute;top:753px;left:137px;white-space:nowrap" class="ft02">ADDR2_CFG</p>
<p style="position:absolute;top:753px;left:228px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:753px;left:294px;white-space:nowrap" class="ft02">Configures the base/limit register&#160;pair&#160;IA32_RTIT_ADDR2_A/B based on&#160;the&#160;following&#160;</p>
<p style="position:absolute;top:769px;left:294px;white-space:nowrap" class="ft05">encodings:<br/>0:&#160;ADDR2 range&#160;unused.<br/>1:&#160;The [IA32_RTIT_ADDR2_A..IA32_RTIT_ADDR2_B] range defines&#160;a FilterEn&#160;range.&#160;FilterEn&#160;</p>
<p style="position:absolute;top:827px;left:294px;white-space:nowrap" class="ft02">will&#160;only&#160;be&#160;set&#160;when&#160;the&#160;IP&#160;is&#160;within&#160;this&#160;range,&#160;though&#160;other FilterEn&#160;ranges can additionally&#160;</p>
<p style="position:absolute;top:844px;left:294px;white-space:nowrap" class="ft05">be&#160;used.&#160;Se<a href="o_fe12b1e2a880e0ce-1689.html">e Section 36.2.4.3</a>&#160;for&#160;details on&#160;IP filtering.<br/>2:&#160;The [IA32_RTIT_ADDR2_A..IA32_RTIT_ADDR2_B] range defines&#160;a TraceStop range.&#160;</p>
<p style="position:absolute;top:881px;left:294px;white-space:nowrap" class="ft02">TraceStop will be&#160;asserted&#160;if code&#160;branches&#160;into&#160;this range.&#160;Se<a href="o_fe12b1e2a880e0ce-1732.html">e Section 36.4.2.10 f</a>or details&#160;</p>
<p style="position:absolute;top:898px;left:294px;white-space:nowrap" class="ft05">on&#160;TraceStop.<br/>3..15: Reserved (#GP).<br/>This&#160;field&#160;is&#160;reserved&#160;if&#160;CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 3.</p>
<p style="position:absolute;top:100px;left:313px;white-space:nowrap" class="ft03">Table 36-6.&#160;IA32_RTIT_CTL MSR (Contd.)</p>
<p style="position:absolute;top:124px;left:74px;white-space:nowrap" class="ft02">Position</p>
<p style="position:absolute;top:124px;left:149px;white-space:nowrap" class="ft02">Bit&#160;Name</p>
<p style="position:absolute;top:124px;left:229px;white-space:nowrap" class="ft02">At&#160;Reset</p>
<p style="position:absolute;top:124px;left:515px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
</div>
</body>
</html>
