//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_19 // -- Begin function triton_poi_fused_cat_19
                                        // @triton_poi_fused_cat_19
.visible .entry triton_poi_fused_cat_19(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_19_param_12,
	.param .u32 triton_poi_fused_cat_19_param_13
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<201>;
	.reg .b16 	%rs<549>;
	.reg .b32 	%r<1038>;
	.reg .f32 	%f<193>;
	.reg .b64 	%rd<191>;
	.loc	1 19 0                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:19:0

// %bb.0:
	ld.param.u64 	%rd93, [triton_poi_fused_cat_19_param_0];
	ld.param.u64 	%rd94, [triton_poi_fused_cat_19_param_1];
$L__tmp0:
	.loc	1 21 28                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:21:33
	shl.b32 	%r202, %r1, 10;
	ld.param.u64 	%rd95, [triton_poi_fused_cat_19_param_2];
	ld.param.u64 	%rd96, [triton_poi_fused_cat_19_param_3];
	.loc	1 22 36                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:22:36
	mov.u32 	%r203, %tid.x;
	shl.b32 	%r204, %r203, 2;
	ld.param.u64 	%rd97, [triton_poi_fused_cat_19_param_4];
	and.b32  	%r205, %r204, 508;
	ld.param.u64 	%rd98, [triton_poi_fused_cat_19_param_5];
	.loc	1 22 23                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:22:23
	or.b32  	%r206, %r202, 1;
	ld.param.u64 	%rd99, [triton_poi_fused_cat_19_param_6];
	or.b32  	%r207, %r202, 2;
	ld.param.u64 	%rd100, [triton_poi_fused_cat_19_param_7];
	or.b32  	%r208, %r202, 3;
	ld.param.u64 	%rd101, [triton_poi_fused_cat_19_param_8];
	.loc	1 25 19                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:25:19
	bfe.s32 	%r209, %r1, 21, 1;
	shr.u32 	%r210, %r209, 30;
	add.s32 	%r211, %r206, %r210;
	and.b32  	%r212, %r211, -1020;
	sub.s32 	%r213, %r206, %r212;
	ld.param.u64 	%rd102, [triton_poi_fused_cat_19_param_9];
	add.s32 	%r214, %r207, %r210;
	and.b32  	%r215, %r214, -1020;
	sub.s32 	%r216, %r207, %r215;
	ld.param.u64 	%rd103, [triton_poi_fused_cat_19_param_10];
	add.s32 	%r217, %r208, %r210;
	and.b32  	%r218, %r217, -1020;
	sub.s32 	%r219, %r208, %r218;
	ld.param.u64 	%rd104, [triton_poi_fused_cat_19_param_11];
	.loc	1 22 23                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:22:23
	or.b32  	%r220, %r202, %r205;
	ld.param.u64 	%rd105, [triton_poi_fused_cat_19_param_12];
	or.b32  	%r221, %r220, 512;
	.loc	1 23 21                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:23:21
	setp.lt.s32 	%p187, %r220, 394496;
	setp.lt.s32 	%p188, %r221, 394496;
	.loc	1 24 21                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:24:21
	shr.s32 	%r222, %r220, 2;
	shr.s32 	%r223, %r221, 2;
	.loc	1 24 26                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:24:26
	mul.hi.s32 	%r224, %r223, 1427010549;
	shr.u32 	%r225, %r224, 31;
	shr.s32 	%r226, %r224, 13;
	add.s32 	%r227, %r226, %r225;
	mul.lo.s32 	%r228, %r227, 24656;
	sub.s32 	%r229, %r223, %r228;
	mul.hi.s32 	%r230, %r222, 1427010549;
	shr.u32 	%r231, %r230, 31;
	shr.s32 	%r232, %r230, 13;
	add.s32 	%r233, %r232, %r231;
	mul.lo.s32 	%r234, %r233, 24656;
	sub.s32 	%r235, %r222, %r234;
	.loc	1 26 19                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:26:19
	mul.hi.s32 	%r237, %r220, 1427010549;
	shr.u32 	%r238, %r237, 31;
	shr.s32 	%r239, %r237, 15;
	add.s32 	%r240, %r239, %r238;
	mul.hi.s32 	%r242, %r221, 1427010549;
	shr.u32 	%r243, %r242, 31;
	shr.s32 	%r244, %r242, 15;
	add.s32 	%r245, %r244, %r243;
	.loc	1 32 18                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:32:18
	setp.lt.s32 	%p189, %r235, 16384;
	setp.lt.s32 	%p190, %r229, 16384;
	.loc	1 33 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:48
	shl.b32 	%r246, %r235, 2;
	shl.b32 	%r247, %r229, 2;
	.loc	1 33 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:45
	mul.lo.s32 	%r248, %r240, 98624;
	sub.s32 	%r249, %r220, %r248;
	add.s32 	%r250, %r246, %r213;
	add.s32 	%r251, %r246, %r216;
	add.s32 	%r252, %r246, %r219;
	mul.lo.s32 	%r253, %r245, 98624;
	sub.s32 	%r254, %r221, %r253;
	add.s32 	%r255, %r213, %r247;
	add.s32 	%r256, %r216, %r247;
	add.s32 	%r257, %r219, %r247;
	.loc	1 33 60                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:60
	shl.b32 	%r258, %r240, 16;
	shl.b32 	%r259, %r245, 16;
	.loc	1 33 54                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:54
	add.s32 	%r260, %r258, %r249;
	add.s32 	%r261, %r250, %r258;
	add.s32 	%r262, %r251, %r258;
	add.s32 	%r263, %r252, %r258;
	add.s32 	%r264, %r259, %r254;
	add.s32 	%r265, %r255, %r259;
	add.s32 	%r266, %r256, %r259;
	add.s32 	%r267, %r257, %r259;
	.loc	1 33 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:67
	shr.s32 	%r268, %r260, 31;
	shr.u32 	%r269, %r268, 16;
	add.s32 	%r270, %r260, %r269;
	shr.s32 	%r271, %r261, 31;
	shr.u32 	%r272, %r271, 16;
	add.s32 	%r273, %r261, %r272;
	shr.s32 	%r274, %r262, 31;
	shr.u32 	%r275, %r274, 16;
	add.s32 	%r276, %r262, %r275;
	shr.s32 	%r277, %r263, 31;
	shr.u32 	%r278, %r277, 16;
	add.s32 	%r279, %r263, %r278;
	shr.s32 	%r280, %r264, 31;
	shr.u32 	%r281, %r280, 16;
	add.s32 	%r282, %r264, %r281;
	shr.s32 	%r283, %r265, 31;
	shr.u32 	%r284, %r283, 16;
	add.s32 	%r285, %r265, %r284;
	shr.s32 	%r286, %r266, 31;
	shr.u32 	%r287, %r286, 16;
	add.s32 	%r288, %r266, %r287;
	shr.s32 	%r289, %r267, 31;
	shr.u32 	%r290, %r289, 16;
	add.s32 	%r291, %r267, %r290;
	.loc	1 33 76                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:76
	{ .reg .b16 tmp; mov.b32 {tmp, %rs1}, %r270; }
	shr.s16 	%rs2, %rs1, 15;
	shr.u16 	%rs3, %rs2, 14;
	add.s16 	%rs4, %rs1, %rs3;
	and.b16  	%rs5, %rs4, -4;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u32.u16 	%r292, %rs6;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs7}, %r273; }
	shr.s16 	%rs8, %rs7, 15;
	shr.u16 	%rs9, %rs8, 14;
	add.s16 	%rs10, %rs7, %rs9;
	and.b16  	%rs11, %rs10, -4;
	sub.s16 	%rs12, %rs7, %rs11;
	cvt.u32.u16 	%r293, %rs12;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs13}, %r276; }
	shr.s16 	%rs14, %rs13, 15;
	shr.u16 	%rs15, %rs14, 14;
	add.s16 	%rs16, %rs13, %rs15;
	and.b16  	%rs17, %rs16, -4;
	sub.s16 	%rs18, %rs13, %rs17;
	cvt.u32.u16 	%r294, %rs18;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs19}, %r279; }
	shr.s16 	%rs20, %rs19, 15;
	shr.u16 	%rs21, %rs20, 14;
	add.s16 	%rs22, %rs19, %rs21;
	and.b16  	%rs23, %rs22, -4;
	sub.s16 	%rs24, %rs19, %rs23;
	cvt.u32.u16 	%r295, %rs24;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs25}, %r282; }
	shr.s16 	%rs26, %rs25, 15;
	shr.u16 	%rs27, %rs26, 14;
	add.s16 	%rs28, %rs25, %rs27;
	and.b16  	%rs29, %rs28, -4;
	sub.s16 	%rs30, %rs25, %rs29;
	cvt.u32.u16 	%r296, %rs30;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs31}, %r285; }
	shr.s16 	%rs32, %rs31, 15;
	shr.u16 	%rs33, %rs32, 14;
	add.s16 	%rs34, %rs31, %rs33;
	and.b16  	%rs35, %rs34, -4;
	sub.s16 	%rs36, %rs31, %rs35;
	cvt.u32.u16 	%r297, %rs36;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs37}, %r288; }
	shr.s16 	%rs38, %rs37, 15;
	shr.u16 	%rs39, %rs38, 14;
	add.s16 	%rs40, %rs37, %rs39;
	and.b16  	%rs41, %rs40, -4;
	sub.s16 	%rs42, %rs37, %rs41;
	cvt.u32.u16 	%r298, %rs42;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs43}, %r291; }
	shr.s16 	%rs44, %rs43, 15;
	shr.u16 	%rs45, %rs44, 14;
	add.s16 	%rs46, %rs43, %rs45;
	and.b16  	%rs47, %rs46, -4;
	sub.s16 	%rs48, %rs43, %rs47;
	cvt.u32.u16 	%r299, %rs48;
	.loc	1 33 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:38
	shl.b32 	%r300, %r292, 16;
	shl.b32 	%r301, %r293, 16;
	shl.b32 	%r302, %r294, 16;
	shl.b32 	%r303, %r295, 16;
	shl.b32 	%r304, %r296, 16;
	shl.b32 	%r305, %r297, 16;
	shl.b32 	%r306, %r298, 16;
	shl.b32 	%r307, %r299, 16;
	.loc	1 33 100                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:100
	shr.s32 	%r308, %r249, 31;
	shr.u32 	%r309, %r308, 16;
	add.s32 	%r310, %r249, %r309;
	and.b32  	%r311, %r310, -65536;
	sub.s32 	%r312, %r249, %r311;
	shr.s32 	%r313, %r250, 31;
	shr.u32 	%r314, %r313, 16;
	add.s32 	%r315, %r250, %r314;
	and.b32  	%r316, %r315, -65536;
	sub.s32 	%r317, %r250, %r316;
	shr.s32 	%r318, %r251, 31;
	shr.u32 	%r319, %r318, 16;
	add.s32 	%r320, %r251, %r319;
	and.b32  	%r321, %r320, -65536;
	sub.s32 	%r322, %r251, %r321;
	shr.s32 	%r323, %r252, 31;
	shr.u32 	%r324, %r323, 16;
	add.s32 	%r325, %r252, %r324;
	and.b32  	%r326, %r325, -65536;
	sub.s32 	%r327, %r252, %r326;
	shr.s32 	%r328, %r254, 31;
	shr.u32 	%r329, %r328, 16;
	add.s32 	%r330, %r254, %r329;
	and.b32  	%r331, %r330, -65536;
	sub.s32 	%r332, %r254, %r331;
	shr.s32 	%r333, %r255, 31;
	shr.u32 	%r334, %r333, 16;
	add.s32 	%r335, %r255, %r334;
	and.b32  	%r336, %r335, -65536;
	sub.s32 	%r337, %r255, %r336;
	shr.s32 	%r338, %r256, 31;
	shr.u32 	%r339, %r338, 16;
	add.s32 	%r340, %r256, %r339;
	and.b32  	%r341, %r340, -65536;
	sub.s32 	%r342, %r256, %r341;
	shr.s32 	%r343, %r257, 31;
	shr.u32 	%r344, %r343, 16;
	add.s32 	%r345, %r257, %r344;
	and.b32  	%r346, %r345, -65536;
	sub.s32 	%r347, %r257, %r346;
	.loc	1 33 84                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:84
	add.s32 	%r348, %r300, %r312;
	add.s32 	%r349, %r301, %r317;
	add.s32 	%r350, %r302, %r322;
	add.s32 	%r351, %r303, %r327;
	add.s32 	%r352, %r304, %r332;
	add.s32 	%r353, %r305, %r337;
	add.s32 	%r354, %r306, %r342;
	add.s32 	%r355, %r307, %r347;
	.loc	1 33 30                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:30
	mul.wide.s32 	%rd106, %r348, 4;
	add.s64 	%rd1, %rd93, %rd106;
	mul.wide.s32 	%rd107, %r349, 4;
	add.s64 	%rd2, %rd93, %rd107;
	mul.wide.s32 	%rd108, %r350, 4;
	add.s64 	%rd3, %rd93, %rd108;
	mul.wide.s32 	%rd109, %r351, 4;
	add.s64 	%rd4, %rd93, %rd109;
	mul.wide.s32 	%rd110, %r352, 4;
	add.s64 	%rd5, %rd93, %rd110;
	mul.wide.s32 	%rd111, %r353, 4;
	add.s64 	%rd6, %rd93, %rd111;
	mul.wide.s32 	%rd112, %r354, 4;
	add.s64 	%rd7, %rd93, %rd112;
	mul.wide.s32 	%rd113, %r355, 4;
	add.s64 	%rd8, %rd93, %rd113;
	.loc	1 33 117                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:117
	and.pred  	%p1, %p187, %p189;
	and.pred  	%p9, %p188, %p190;
	mov.b32 	%r3, 0;
	.loc	1 33 110                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:33:110
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f3, %r6;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p1 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f4, %r8;
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p9 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f5, %r10;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p9 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f6, %r12;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r14 }, [ %rd7 + 0 ];
	@!%p9 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f7, %r14;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r16 }, [ %rd8 + 0 ];
	@!%p9 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f8, %r16;
	.loc	1 34 49                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:49
	shr.u32 	%r356, %r308, 20;
	add.s32 	%r357, %r249, %r356;
	shr.u32 	%r358, %r357, 12;
	shr.u32 	%r359, %r313, 20;
	add.s32 	%r360, %r250, %r359;
	shr.u32 	%r361, %r360, 12;
	shr.u32 	%r362, %r318, 20;
	add.s32 	%r363, %r251, %r362;
	shr.u32 	%r364, %r363, 12;
	shr.u32 	%r365, %r323, 20;
	add.s32 	%r366, %r252, %r365;
	shr.u32 	%r367, %r366, 12;
	shr.u32 	%r368, %r328, 20;
	add.s32 	%r369, %r254, %r368;
	shr.u32 	%r370, %r369, 12;
	shr.u32 	%r371, %r333, 20;
	add.s32 	%r372, %r255, %r371;
	shr.u32 	%r373, %r372, 12;
	shr.u32 	%r374, %r338, 20;
	add.s32 	%r375, %r256, %r374;
	shr.u32 	%r376, %r375, 12;
	shr.u32 	%r377, %r343, 20;
	add.s32 	%r378, %r257, %r377;
	shr.u32 	%r379, %r378, 12;
	.loc	1 34 57                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:57
	cvt.u16.u32 	%rs49, %r358;
	bfe.s32 	%r380, %r357, 12, 8;
	cvt.s8.s32 	%rs50, %r380;
	shr.u16 	%rs51, %rs50, 11;
	and.b16  	%rs52, %rs51, 15;
	add.s16 	%rs53, %rs49, %rs52;
	and.b16  	%rs54, %rs53, 240;
	sub.s16 	%rs55, %rs49, %rs54;
	cvt.u16.u32 	%rs56, %r361;
	bfe.s32 	%r381, %r360, 12, 8;
	cvt.s8.s32 	%rs57, %r381;
	shr.u16 	%rs58, %rs57, 11;
	and.b16  	%rs59, %rs58, 15;
	add.s16 	%rs60, %rs56, %rs59;
	and.b16  	%rs61, %rs60, 240;
	sub.s16 	%rs62, %rs56, %rs61;
	cvt.u16.u32 	%rs63, %r364;
	bfe.s32 	%r382, %r363, 12, 8;
	cvt.s8.s32 	%rs64, %r382;
	shr.u16 	%rs65, %rs64, 11;
	and.b16  	%rs66, %rs65, 15;
	add.s16 	%rs67, %rs63, %rs66;
	and.b16  	%rs68, %rs67, 240;
	sub.s16 	%rs69, %rs63, %rs68;
	cvt.u16.u32 	%rs70, %r367;
	bfe.s32 	%r383, %r366, 12, 8;
	cvt.s8.s32 	%rs71, %r383;
	shr.u16 	%rs72, %rs71, 11;
	and.b16  	%rs73, %rs72, 15;
	add.s16 	%rs74, %rs70, %rs73;
	and.b16  	%rs75, %rs74, 240;
	sub.s16 	%rs76, %rs70, %rs75;
	cvt.u16.u32 	%rs77, %r370;
	bfe.s32 	%r384, %r369, 12, 8;
	cvt.s8.s32 	%rs78, %r384;
	shr.u16 	%rs79, %rs78, 11;
	and.b16  	%rs80, %rs79, 15;
	add.s16 	%rs81, %rs77, %rs80;
	and.b16  	%rs82, %rs81, 240;
	sub.s16 	%rs83, %rs77, %rs82;
	cvt.u16.u32 	%rs84, %r373;
	bfe.s32 	%r385, %r372, 12, 8;
	cvt.s8.s32 	%rs85, %r385;
	shr.u16 	%rs86, %rs85, 11;
	and.b16  	%rs87, %rs86, 15;
	add.s16 	%rs88, %rs84, %rs87;
	and.b16  	%rs89, %rs88, 240;
	sub.s16 	%rs90, %rs84, %rs89;
	cvt.u16.u32 	%rs91, %r376;
	bfe.s32 	%r386, %r375, 12, 8;
	cvt.s8.s32 	%rs92, %r386;
	shr.u16 	%rs93, %rs92, 11;
	and.b16  	%rs94, %rs93, 15;
	add.s16 	%rs95, %rs91, %rs94;
	and.b16  	%rs96, %rs95, 240;
	sub.s16 	%rs97, %rs91, %rs96;
	cvt.u16.u32 	%rs98, %r379;
	bfe.s32 	%r387, %r378, 12, 8;
	cvt.s8.s32 	%rs99, %r387;
	shr.u16 	%rs100, %rs99, 11;
	and.b16  	%rs101, %rs100, 15;
	add.s16 	%rs102, %rs98, %rs101;
	and.b16  	%rs103, %rs102, 240;
	sub.s16 	%rs104, %rs98, %rs103;
	.loc	1 34 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:31
	cvt.u32.u16 	%r388, %rs55;
	cvt.s32.s8 	%r389, %r388;
	mul.wide.s32 	%rd114, %r389, 4;
	add.s64 	%rd9, %rd94, %rd114;
	cvt.u32.u16 	%r390, %rs62;
	cvt.s32.s8 	%r391, %r390;
	mul.wide.s32 	%rd115, %r391, 4;
	add.s64 	%rd10, %rd94, %rd115;
	cvt.u32.u16 	%r392, %rs69;
	cvt.s32.s8 	%r393, %r392;
	mul.wide.s32 	%rd116, %r393, 4;
	add.s64 	%rd11, %rd94, %rd116;
	cvt.u32.u16 	%r394, %rs76;
	cvt.s32.s8 	%r395, %r394;
	mul.wide.s32 	%rd117, %r395, 4;
	add.s64 	%rd12, %rd94, %rd117;
	cvt.u32.u16 	%r396, %rs83;
	cvt.s32.s8 	%r397, %r396;
	mul.wide.s32 	%rd118, %r397, 4;
	add.s64 	%rd13, %rd94, %rd118;
	cvt.u32.u16 	%r398, %rs90;
	cvt.s32.s8 	%r399, %r398;
	mul.wide.s32 	%rd119, %r399, 4;
	add.s64 	%rd14, %rd94, %rd119;
	cvt.u32.u16 	%r400, %rs97;
	cvt.s32.s8 	%r401, %r400;
	mul.wide.s32 	%rd120, %r401, 4;
	add.s64 	%rd15, %rd94, %rd120;
	cvt.u32.u16 	%r402, %rs104;
	cvt.s32.s8 	%r403, %r402;
	mul.wide.s32 	%rd121, %r403, 4;
	add.s64 	%rd16, %rd94, %rd121;
	.loc	1 34 63                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:34:63
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd9 + 0 ];
	@!%p1 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f9, %r18;
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd10 + 0 ];
	@!%p1 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f10, %r20;
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd11 + 0 ];
	@!%p1 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f11, %r22;
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd12 + 0 ];
	@!%p1 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f12, %r24;
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r26 }, [ %rd13 + 0 ];
	@!%p9 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f13, %r26;
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r28 }, [ %rd14 + 0 ];
	@!%p9 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f14, %r28;
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r30 }, [ %rd15 + 0 ];
	@!%p9 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f15, %r30;
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r32 }, [ %rd16 + 0 ];
	@!%p9 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f16, %r32;
	.loc	1 35 18                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:35:18
	add.f32 	%f17, %f1, %f9;
	add.f32 	%f18, %f2, %f10;
	add.f32 	%f19, %f3, %f11;
	add.f32 	%f20, %f4, %f12;
	add.f32 	%f21, %f5, %f13;
	add.f32 	%f22, %f6, %f14;
	add.f32 	%f23, %f7, %f15;
	add.f32 	%f24, %f8, %f16;
	.loc	1 42 49                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:49
	add.s32 	%r404, %r246, -65536;
	add.s32 	%r405, %r247, -65536;
	.loc	1 42 46                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:46
	add.s32 	%r406, %r404, %r213;
	add.s32 	%r407, %r404, %r216;
	add.s32 	%r408, %r404, %r219;
	add.s32 	%r409, %r213, %r405;
	add.s32 	%r410, %r216, %r405;
	add.s32 	%r411, %r219, %r405;
	.loc	1 42 72                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:72
	mul.lo.s32 	%r412, %r240, 24576;
	mul.lo.s32 	%r413, %r245, 24576;
	.loc	1 42 66                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:66
	add.s32 	%r414, %r404, %r412;
	add.s32 	%r415, %r406, %r412;
	add.s32 	%r416, %r407, %r412;
	add.s32 	%r417, %r408, %r412;
	add.s32 	%r418, %r405, %r413;
	add.s32 	%r419, %r409, %r413;
	add.s32 	%r420, %r410, %r413;
	add.s32 	%r421, %r411, %r413;
	.loc	1 42 79                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:79
	mul.hi.s32 	%r422, %r414, 715827883;
	shr.u32 	%r423, %r422, 31;
	shr.u32 	%r424, %r422, 12;
	add.s32 	%r425, %r424, %r423;
	mul.hi.s32 	%r426, %r415, 715827883;
	shr.u32 	%r427, %r426, 31;
	shr.u32 	%r428, %r426, 12;
	add.s32 	%r429, %r428, %r427;
	mul.hi.s32 	%r430, %r416, 715827883;
	shr.u32 	%r431, %r430, 31;
	shr.u32 	%r432, %r430, 12;
	add.s32 	%r433, %r432, %r431;
	mul.hi.s32 	%r434, %r417, 715827883;
	shr.u32 	%r435, %r434, 31;
	shr.u32 	%r436, %r434, 12;
	add.s32 	%r437, %r436, %r435;
	mul.hi.s32 	%r438, %r418, 715827883;
	shr.u32 	%r439, %r438, 31;
	shr.u32 	%r440, %r438, 12;
	add.s32 	%r441, %r440, %r439;
	mul.hi.s32 	%r442, %r419, 715827883;
	shr.u32 	%r443, %r442, 31;
	shr.u32 	%r444, %r442, 12;
	add.s32 	%r445, %r444, %r443;
	mul.hi.s32 	%r446, %r420, 715827883;
	shr.u32 	%r447, %r446, 31;
	shr.u32 	%r448, %r446, 12;
	add.s32 	%r449, %r448, %r447;
	mul.hi.s32 	%r450, %r421, 715827883;
	shr.u32 	%r451, %r450, 31;
	shr.u32 	%r452, %r450, 12;
	add.s32 	%r453, %r452, %r451;
	.loc	1 42 88                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:88
	cvt.u16.u32 	%rs105, %r425;
	shr.s16 	%rs106, %rs105, 15;
	shr.u16 	%rs107, %rs106, 14;
	add.s16 	%rs108, %rs105, %rs107;
	and.b16  	%rs109, %rs108, -4;
	sub.s16 	%rs110, %rs105, %rs109;
	cvt.s32.s16 	%r454, %rs110;
	cvt.u16.u32 	%rs111, %r429;
	shr.s16 	%rs112, %rs111, 15;
	shr.u16 	%rs113, %rs112, 14;
	add.s16 	%rs114, %rs111, %rs113;
	and.b16  	%rs115, %rs114, -4;
	sub.s16 	%rs116, %rs111, %rs115;
	cvt.s32.s16 	%r455, %rs116;
	cvt.u16.u32 	%rs117, %r433;
	shr.s16 	%rs118, %rs117, 15;
	shr.u16 	%rs119, %rs118, 14;
	add.s16 	%rs120, %rs117, %rs119;
	and.b16  	%rs121, %rs120, -4;
	sub.s16 	%rs122, %rs117, %rs121;
	cvt.s32.s16 	%r456, %rs122;
	cvt.u16.u32 	%rs123, %r437;
	shr.s16 	%rs124, %rs123, 15;
	shr.u16 	%rs125, %rs124, 14;
	add.s16 	%rs126, %rs123, %rs125;
	and.b16  	%rs127, %rs126, -4;
	sub.s16 	%rs128, %rs123, %rs127;
	cvt.s32.s16 	%r457, %rs128;
	cvt.u16.u32 	%rs129, %r441;
	shr.s16 	%rs130, %rs129, 15;
	shr.u16 	%rs131, %rs130, 14;
	add.s16 	%rs132, %rs129, %rs131;
	and.b16  	%rs133, %rs132, -4;
	sub.s16 	%rs134, %rs129, %rs133;
	cvt.s32.s16 	%r458, %rs134;
	cvt.u16.u32 	%rs135, %r445;
	shr.s16 	%rs136, %rs135, 15;
	shr.u16 	%rs137, %rs136, 14;
	add.s16 	%rs138, %rs135, %rs137;
	and.b16  	%rs139, %rs138, -4;
	sub.s16 	%rs140, %rs135, %rs139;
	cvt.s32.s16 	%r459, %rs140;
	cvt.u16.u32 	%rs141, %r449;
	shr.s16 	%rs142, %rs141, 15;
	shr.u16 	%rs143, %rs142, 14;
	add.s16 	%rs144, %rs141, %rs143;
	and.b16  	%rs145, %rs144, -4;
	sub.s16 	%rs146, %rs141, %rs145;
	cvt.s32.s16 	%r460, %rs146;
	cvt.u16.u32 	%rs147, %r453;
	shr.s16 	%rs148, %rs147, 15;
	shr.u16 	%rs149, %rs148, 14;
	add.s16 	%rs150, %rs147, %rs149;
	and.b16  	%rs151, %rs150, -4;
	sub.s16 	%rs152, %rs147, %rs151;
	cvt.s32.s16 	%r461, %rs152;
	.loc	1 42 123                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:123
	mul.hi.s32 	%r462, %r404, 715827883;
	shr.u32 	%r463, %r462, 31;
	shr.u32 	%r464, %r462, 12;
	add.s32 	%r465, %r464, %r463;
	mul.lo.s32 	%r466, %r465, 24576;
	sub.s32 	%r467, %r404, %r466;
	mul.hi.s32 	%r468, %r406, 715827883;
	shr.u32 	%r469, %r468, 31;
	shr.u32 	%r470, %r468, 12;
	add.s32 	%r471, %r470, %r469;
	mul.lo.s32 	%r472, %r471, 24576;
	sub.s32 	%r473, %r406, %r472;
	mul.hi.s32 	%r474, %r407, 715827883;
	shr.u32 	%r475, %r474, 31;
	shr.u32 	%r476, %r474, 12;
	add.s32 	%r477, %r476, %r475;
	mul.lo.s32 	%r478, %r477, 24576;
	sub.s32 	%r479, %r407, %r478;
	mul.hi.s32 	%r480, %r408, 715827883;
	shr.u32 	%r481, %r480, 31;
	shr.u32 	%r482, %r480, 12;
	add.s32 	%r483, %r482, %r481;
	mul.lo.s32 	%r484, %r483, 24576;
	sub.s32 	%r485, %r408, %r484;
	mul.hi.s32 	%r486, %r405, 715827883;
	shr.u32 	%r487, %r486, 31;
	shr.u32 	%r488, %r486, 12;
	add.s32 	%r489, %r488, %r487;
	mul.lo.s32 	%r490, %r489, 24576;
	sub.s32 	%r491, %r405, %r490;
	mul.hi.s32 	%r492, %r409, 715827883;
	shr.u32 	%r493, %r492, 31;
	shr.u32 	%r494, %r492, 12;
	add.s32 	%r495, %r494, %r493;
	mul.lo.s32 	%r496, %r495, 24576;
	sub.s32 	%r497, %r409, %r496;
	mul.hi.s32 	%r498, %r410, 715827883;
	shr.u32 	%r499, %r498, 31;
	shr.u32 	%r500, %r498, 12;
	add.s32 	%r501, %r500, %r499;
	mul.lo.s32 	%r502, %r501, 24576;
	sub.s32 	%r503, %r410, %r502;
	mul.hi.s32 	%r504, %r411, 715827883;
	shr.u32 	%r505, %r504, 31;
	shr.u32 	%r506, %r504, 12;
	add.s32 	%r507, %r506, %r505;
	mul.lo.s32 	%r508, %r507, 24576;
	sub.s32 	%r509, %r411, %r508;
	.loc	1 42 96                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:96
	mad.lo.s32 	%r510, %r454, 24576, %r467;
	mad.lo.s32 	%r511, %r455, 24576, %r473;
	mad.lo.s32 	%r512, %r456, 24576, %r479;
	mad.lo.s32 	%r513, %r457, 24576, %r485;
	mad.lo.s32 	%r514, %r458, 24576, %r491;
	mad.lo.s32 	%r515, %r459, 24576, %r497;
	mad.lo.s32 	%r516, %r460, 24576, %r503;
	mad.lo.s32 	%r517, %r461, 24576, %r509;
	.loc	1 42 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:31
	mul.wide.s32 	%rd122, %r510, 4;
	add.s64 	%rd17, %rd95, %rd122;
	mul.wide.s32 	%rd123, %r511, 4;
	add.s64 	%rd18, %rd95, %rd123;
	mul.wide.s32 	%rd124, %r512, 4;
	add.s64 	%rd19, %rd95, %rd124;
	mul.wide.s32 	%rd125, %r513, 4;
	add.s64 	%rd20, %rd95, %rd125;
	mul.wide.s32 	%rd126, %r514, 4;
	add.s64 	%rd21, %rd95, %rd126;
	mul.wide.s32 	%rd127, %r515, 4;
	add.s64 	%rd22, %rd95, %rd127;
	mul.wide.s32 	%rd128, %r516, 4;
	add.s64 	%rd23, %rd95, %rd128;
	mul.wide.s32 	%rd129, %r517, 4;
	add.s64 	%rd24, %rd95, %rd129;
	.loc	1 68 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:68:20
	add.s32 	%r518, %r235, -16384;
	add.s32 	%r519, %r229, -16384;
	add.s32 	%r520, %r235, -22528;
	add.s32 	%r521, %r229, -22528;
	add.s32 	%r522, %r235, -24064;
	add.s32 	%r523, %r229, -24064;
	add.s32 	%r524, %r235, -24448;
	add.s32 	%r525, %r229, -24448;
	setp.lt.u32 	%p191, %r525, 144;
	setp.lt.u32 	%p192, %r524, 144;
	setp.lt.u32 	%p193, %r523, 384;
	setp.lt.u32 	%p194, %r522, 384;
	setp.lt.u32 	%p195, %r521, 1536;
	setp.lt.u32 	%p196, %r520, 1536;
	setp.lt.u32 	%p197, %r519, 6144;
	setp.lt.u32 	%p198, %r518, 6144;
	.loc	1 42 141                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:141
	and.pred  	%p33, %p187, %p198;
	and.pred  	%p41, %p188, %p197;
	.loc	1 42 133                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:42:133
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r34 }, [ %rd17 + 0 ];
	@!%p33 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f25, %r34;
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r36 }, [ %rd18 + 0 ];
	@!%p33 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f26, %r36;
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r38 }, [ %rd19 + 0 ];
	@!%p33 mov.u32 %r38, %r3;
	// end inline asm
	mov.b32 	%f27, %r38;
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r40 }, [ %rd20 + 0 ];
	@!%p33 mov.u32 %r40, %r3;
	// end inline asm
	mov.b32 	%f28, %r40;
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r42 }, [ %rd21 + 0 ];
	@!%p41 mov.u32 %r42, %r3;
	// end inline asm
	mov.b32 	%f29, %r42;
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r44 }, [ %rd22 + 0 ];
	@!%p41 mov.u32 %r44, %r3;
	// end inline asm
	mov.b32 	%f30, %r44;
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r46 }, [ %rd23 + 0 ];
	@!%p41 mov.u32 %r46, %r3;
	// end inline asm
	mov.b32 	%f31, %r46;
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r48 }, [ %rd24 + 0 ];
	@!%p41 mov.u32 %r48, %r3;
	// end inline asm
	mov.b32 	%f32, %r48;
	.loc	1 43 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:61
	shr.s32 	%r526, %r404, 31;
	shr.u32 	%r527, %r526, 22;
	add.s32 	%r528, %r404, %r527;
	shr.u32 	%r529, %r528, 10;
	shr.s32 	%r530, %r406, 31;
	shr.u32 	%r531, %r530, 22;
	add.s32 	%r532, %r406, %r531;
	shr.u32 	%r533, %r532, 10;
	shr.s32 	%r534, %r407, 31;
	shr.u32 	%r535, %r534, 22;
	add.s32 	%r536, %r407, %r535;
	shr.u32 	%r537, %r536, 10;
	shr.s32 	%r538, %r408, 31;
	shr.u32 	%r539, %r538, 22;
	add.s32 	%r540, %r408, %r539;
	shr.u32 	%r541, %r540, 10;
	shr.s32 	%r542, %r405, 31;
	shr.u32 	%r543, %r542, 22;
	add.s32 	%r544, %r405, %r543;
	shr.u32 	%r545, %r544, 10;
	shr.s32 	%r546, %r409, 31;
	shr.u32 	%r547, %r546, 22;
	add.s32 	%r548, %r409, %r547;
	shr.u32 	%r549, %r548, 10;
	shr.s32 	%r550, %r410, 31;
	shr.u32 	%r551, %r550, 22;
	add.s32 	%r552, %r410, %r551;
	shr.u32 	%r553, %r552, 10;
	shr.s32 	%r554, %r411, 31;
	shr.u32 	%r555, %r554, 22;
	add.s32 	%r556, %r411, %r555;
	shr.u32 	%r557, %r556, 10;
	.loc	1 43 69                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:69
	cvt.u16.u32 	%rs153, %r529;
	mul.hi.s16 	%rs154, %rs153, 10923;
	shr.u16 	%rs155, %rs154, 15;
	shr.u16 	%rs156, %rs154, 2;
	add.s16 	%rs157, %rs156, %rs155;
	mul.lo.s16 	%rs158, %rs157, 24;
	sub.s16 	%rs159, %rs153, %rs158;
	cvt.u16.u32 	%rs160, %r533;
	mul.hi.s16 	%rs161, %rs160, 10923;
	shr.u16 	%rs162, %rs161, 15;
	shr.u16 	%rs163, %rs161, 2;
	add.s16 	%rs164, %rs163, %rs162;
	mul.lo.s16 	%rs165, %rs164, 24;
	sub.s16 	%rs166, %rs160, %rs165;
	cvt.u16.u32 	%rs167, %r537;
	mul.hi.s16 	%rs168, %rs167, 10923;
	shr.u16 	%rs169, %rs168, 15;
	shr.u16 	%rs170, %rs168, 2;
	add.s16 	%rs171, %rs170, %rs169;
	mul.lo.s16 	%rs172, %rs171, 24;
	sub.s16 	%rs173, %rs167, %rs172;
	cvt.u16.u32 	%rs174, %r541;
	mul.hi.s16 	%rs175, %rs174, 10923;
	shr.u16 	%rs176, %rs175, 15;
	shr.u16 	%rs177, %rs175, 2;
	add.s16 	%rs178, %rs177, %rs176;
	mul.lo.s16 	%rs179, %rs178, 24;
	sub.s16 	%rs180, %rs174, %rs179;
	cvt.u16.u32 	%rs181, %r545;
	mul.hi.s16 	%rs182, %rs181, 10923;
	shr.u16 	%rs183, %rs182, 15;
	shr.u16 	%rs184, %rs182, 2;
	add.s16 	%rs185, %rs184, %rs183;
	mul.lo.s16 	%rs186, %rs185, 24;
	sub.s16 	%rs187, %rs181, %rs186;
	cvt.u16.u32 	%rs188, %r549;
	mul.hi.s16 	%rs189, %rs188, 10923;
	shr.u16 	%rs190, %rs189, 15;
	shr.u16 	%rs191, %rs189, 2;
	add.s16 	%rs192, %rs191, %rs190;
	mul.lo.s16 	%rs193, %rs192, 24;
	sub.s16 	%rs194, %rs188, %rs193;
	cvt.u16.u32 	%rs195, %r553;
	mul.hi.s16 	%rs196, %rs195, 10923;
	shr.u16 	%rs197, %rs196, 15;
	shr.u16 	%rs198, %rs196, 2;
	add.s16 	%rs199, %rs198, %rs197;
	mul.lo.s16 	%rs200, %rs199, 24;
	sub.s16 	%rs201, %rs195, %rs200;
	cvt.u16.u32 	%rs202, %r557;
	mul.hi.s16 	%rs203, %rs202, 10923;
	shr.u16 	%rs204, %rs203, 15;
	shr.u16 	%rs205, %rs203, 2;
	add.s16 	%rs206, %rs205, %rs204;
	mul.lo.s16 	%rs207, %rs206, 24;
	sub.s16 	%rs208, %rs202, %rs207;
	.loc	1 43 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:32
	cvt.s32.s16 	%r558, %rs159;
	mul.wide.s32 	%rd130, %r558, 4;
	add.s64 	%rd25, %rd96, %rd130;
	cvt.s32.s16 	%r559, %rs166;
	mul.wide.s32 	%rd131, %r559, 4;
	add.s64 	%rd26, %rd96, %rd131;
	cvt.s32.s16 	%r560, %rs173;
	mul.wide.s32 	%rd132, %r560, 4;
	add.s64 	%rd27, %rd96, %rd132;
	cvt.s32.s16 	%r561, %rs180;
	mul.wide.s32 	%rd133, %r561, 4;
	add.s64 	%rd28, %rd96, %rd133;
	cvt.s32.s16 	%r562, %rs187;
	mul.wide.s32 	%rd134, %r562, 4;
	add.s64 	%rd29, %rd96, %rd134;
	cvt.s32.s16 	%r563, %rs194;
	mul.wide.s32 	%rd135, %r563, 4;
	add.s64 	%rd30, %rd96, %rd135;
	cvt.s32.s16 	%r564, %rs201;
	mul.wide.s32 	%rd136, %r564, 4;
	add.s64 	%rd31, %rd96, %rd136;
	cvt.s32.s16 	%r565, %rs208;
	mul.wide.s32 	%rd137, %r565, 4;
	add.s64 	%rd32, %rd96, %rd137;
	.loc	1 43 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:43:75
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r50 }, [ %rd25 + 0 ];
	@!%p33 mov.u32 %r50, %r3;
	// end inline asm
	mov.b32 	%f33, %r50;
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r52 }, [ %rd26 + 0 ];
	@!%p33 mov.u32 %r52, %r3;
	// end inline asm
	mov.b32 	%f34, %r52;
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r54 }, [ %rd27 + 0 ];
	@!%p33 mov.u32 %r54, %r3;
	// end inline asm
	mov.b32 	%f35, %r54;
	// begin inline asm
	mov.u32 %r56, 0x0;
	@%p33 ld.global.L1::evict_last.b32 { %r56 }, [ %rd28 + 0 ];
	@!%p33 mov.u32 %r56, %r3;
	// end inline asm
	mov.b32 	%f36, %r56;
	// begin inline asm
	mov.u32 %r58, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r58 }, [ %rd29 + 0 ];
	@!%p41 mov.u32 %r58, %r3;
	// end inline asm
	mov.b32 	%f37, %r58;
	// begin inline asm
	mov.u32 %r60, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r60 }, [ %rd30 + 0 ];
	@!%p41 mov.u32 %r60, %r3;
	// end inline asm
	mov.b32 	%f38, %r60;
	// begin inline asm
	mov.u32 %r62, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r62 }, [ %rd31 + 0 ];
	@!%p41 mov.u32 %r62, %r3;
	// end inline asm
	mov.b32 	%f39, %r62;
	// begin inline asm
	mov.u32 %r64, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r64 }, [ %rd32 + 0 ];
	@!%p41 mov.u32 %r64, %r3;
	// end inline asm
	mov.b32 	%f40, %r64;
	.loc	1 44 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:44:20
	add.f32 	%f41, %f25, %f33;
	add.f32 	%f42, %f26, %f34;
	add.f32 	%f43, %f27, %f35;
	add.f32 	%f44, %f28, %f36;
	add.f32 	%f45, %f29, %f37;
	add.f32 	%f46, %f30, %f38;
	add.f32 	%f47, %f31, %f39;
	add.f32 	%f48, %f32, %f40;
	.loc	1 51 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:48
	add.s32 	%r566, %r246, -90112;
	add.s32 	%r567, %r247, -90112;
	.loc	1 51 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:45
	add.s32 	%r568, %r566, %r213;
	add.s32 	%r569, %r566, %r216;
	add.s32 	%r570, %r566, %r219;
	add.s32 	%r571, %r213, %r567;
	add.s32 	%r572, %r216, %r567;
	add.s32 	%r573, %r219, %r567;
	.loc	1 51 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:70
	mul.lo.s32 	%r574, %r240, 6144;
	mul.lo.s32 	%r575, %r245, 6144;
	.loc	1 51 65                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:65
	add.s32 	%r576, %r566, %r574;
	add.s32 	%r577, %r568, %r574;
	add.s32 	%r578, %r569, %r574;
	add.s32 	%r579, %r570, %r574;
	add.s32 	%r580, %r567, %r575;
	add.s32 	%r581, %r571, %r575;
	add.s32 	%r582, %r572, %r575;
	add.s32 	%r583, %r573, %r575;
	.loc	1 51 77                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:77
	mul.hi.s32 	%r584, %r576, 715827883;
	shr.u32 	%r585, %r584, 31;
	shr.u32 	%r586, %r584, 10;
	add.s32 	%r587, %r586, %r585;
	mul.hi.s32 	%r588, %r577, 715827883;
	shr.u32 	%r589, %r588, 31;
	shr.u32 	%r590, %r588, 10;
	add.s32 	%r591, %r590, %r589;
	mul.hi.s32 	%r592, %r578, 715827883;
	shr.u32 	%r593, %r592, 31;
	shr.u32 	%r594, %r592, 10;
	add.s32 	%r595, %r594, %r593;
	mul.hi.s32 	%r596, %r579, 715827883;
	shr.u32 	%r597, %r596, 31;
	shr.u32 	%r598, %r596, 10;
	add.s32 	%r599, %r598, %r597;
	mul.hi.s32 	%r600, %r580, 715827883;
	shr.u32 	%r601, %r600, 31;
	shr.u32 	%r602, %r600, 10;
	add.s32 	%r603, %r602, %r601;
	mul.hi.s32 	%r604, %r581, 715827883;
	shr.u32 	%r605, %r604, 31;
	shr.u32 	%r606, %r604, 10;
	add.s32 	%r607, %r606, %r605;
	mul.hi.s32 	%r608, %r582, 715827883;
	shr.u32 	%r609, %r608, 31;
	shr.u32 	%r610, %r608, 10;
	add.s32 	%r611, %r610, %r609;
	mul.hi.s32 	%r612, %r583, 715827883;
	shr.u32 	%r613, %r612, 31;
	shr.u32 	%r614, %r612, 10;
	add.s32 	%r615, %r614, %r613;
	.loc	1 51 85                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:85
	cvt.u16.u32 	%rs209, %r587;
	shr.s16 	%rs210, %rs209, 15;
	shr.u16 	%rs211, %rs210, 14;
	add.s16 	%rs212, %rs209, %rs211;
	and.b16  	%rs213, %rs212, 28;
	sub.s16 	%rs214, %rs209, %rs213;
	cvt.u16.u32 	%rs215, %r591;
	shr.s16 	%rs216, %rs215, 15;
	shr.u16 	%rs217, %rs216, 14;
	add.s16 	%rs218, %rs215, %rs217;
	and.b16  	%rs219, %rs218, 28;
	sub.s16 	%rs220, %rs215, %rs219;
	cvt.u16.u32 	%rs221, %r595;
	shr.s16 	%rs222, %rs221, 15;
	shr.u16 	%rs223, %rs222, 14;
	add.s16 	%rs224, %rs221, %rs223;
	and.b16  	%rs225, %rs224, 28;
	sub.s16 	%rs226, %rs221, %rs225;
	cvt.u16.u32 	%rs227, %r599;
	shr.s16 	%rs228, %rs227, 15;
	shr.u16 	%rs229, %rs228, 14;
	add.s16 	%rs230, %rs227, %rs229;
	and.b16  	%rs231, %rs230, 28;
	sub.s16 	%rs232, %rs227, %rs231;
	cvt.u16.u32 	%rs233, %r603;
	shr.s16 	%rs234, %rs233, 15;
	shr.u16 	%rs235, %rs234, 14;
	add.s16 	%rs236, %rs233, %rs235;
	and.b16  	%rs237, %rs236, 28;
	sub.s16 	%rs238, %rs233, %rs237;
	cvt.u16.u32 	%rs239, %r607;
	shr.s16 	%rs240, %rs239, 15;
	shr.u16 	%rs241, %rs240, 14;
	add.s16 	%rs242, %rs239, %rs241;
	and.b16  	%rs243, %rs242, 28;
	sub.s16 	%rs244, %rs239, %rs243;
	cvt.u16.u32 	%rs245, %r611;
	shr.s16 	%rs246, %rs245, 15;
	shr.u16 	%rs247, %rs246, 14;
	add.s16 	%rs248, %rs245, %rs247;
	and.b16  	%rs249, %rs248, 28;
	sub.s16 	%rs250, %rs245, %rs249;
	cvt.u16.u32 	%rs251, %r615;
	shr.s16 	%rs252, %rs251, 15;
	shr.u16 	%rs253, %rs252, 14;
	add.s16 	%rs254, %rs251, %rs253;
	and.b16  	%rs255, %rs254, 28;
	sub.s16 	%rs256, %rs251, %rs255;
	.loc	1 51 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:38
	mul.lo.s16 	%rs257, %rs214, 6144;
	cvt.s32.s16 	%r616, %rs257;
	mul.lo.s16 	%rs258, %rs220, 6144;
	cvt.s32.s16 	%r617, %rs258;
	mul.lo.s16 	%rs259, %rs226, 6144;
	cvt.s32.s16 	%r618, %rs259;
	mul.lo.s16 	%rs260, %rs232, 6144;
	cvt.s32.s16 	%r619, %rs260;
	mul.lo.s16 	%rs261, %rs238, 6144;
	cvt.s32.s16 	%r620, %rs261;
	mul.lo.s16 	%rs262, %rs244, 6144;
	cvt.s32.s16 	%r621, %rs262;
	mul.lo.s16 	%rs263, %rs250, 6144;
	cvt.s32.s16 	%r622, %rs263;
	mul.lo.s16 	%rs264, %rs256, 6144;
	cvt.s32.s16 	%r623, %rs264;
	.loc	1 51 120                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:120
	mul.hi.s32 	%r624, %r566, 715827883;
	shr.u32 	%r625, %r624, 31;
	shr.u32 	%r626, %r624, 10;
	add.s32 	%r627, %r626, %r625;
	mul.lo.s32 	%r628, %r627, 6144;
	sub.s32 	%r629, %r566, %r628;
	mul.hi.s32 	%r630, %r568, 715827883;
	shr.u32 	%r631, %r630, 31;
	shr.u32 	%r632, %r630, 10;
	add.s32 	%r633, %r632, %r631;
	mul.lo.s32 	%r634, %r633, 6144;
	sub.s32 	%r635, %r568, %r634;
	mul.hi.s32 	%r636, %r569, 715827883;
	shr.u32 	%r637, %r636, 31;
	shr.u32 	%r638, %r636, 10;
	add.s32 	%r639, %r638, %r637;
	mul.lo.s32 	%r640, %r639, 6144;
	sub.s32 	%r641, %r569, %r640;
	mul.hi.s32 	%r642, %r570, 715827883;
	shr.u32 	%r643, %r642, 31;
	shr.u32 	%r644, %r642, 10;
	add.s32 	%r645, %r644, %r643;
	mul.lo.s32 	%r646, %r645, 6144;
	sub.s32 	%r647, %r570, %r646;
	mul.hi.s32 	%r648, %r567, 715827883;
	shr.u32 	%r649, %r648, 31;
	shr.u32 	%r650, %r648, 10;
	add.s32 	%r651, %r650, %r649;
	mul.lo.s32 	%r652, %r651, 6144;
	sub.s32 	%r653, %r567, %r652;
	mul.hi.s32 	%r654, %r571, 715827883;
	shr.u32 	%r655, %r654, 31;
	shr.u32 	%r656, %r654, 10;
	add.s32 	%r657, %r656, %r655;
	mul.lo.s32 	%r658, %r657, 6144;
	sub.s32 	%r659, %r571, %r658;
	mul.hi.s32 	%r660, %r572, 715827883;
	shr.u32 	%r661, %r660, 31;
	shr.u32 	%r662, %r660, 10;
	add.s32 	%r663, %r662, %r661;
	mul.lo.s32 	%r664, %r663, 6144;
	sub.s32 	%r665, %r572, %r664;
	mul.hi.s32 	%r666, %r573, 715827883;
	shr.u32 	%r667, %r666, 31;
	shr.u32 	%r668, %r666, 10;
	add.s32 	%r669, %r668, %r667;
	mul.lo.s32 	%r670, %r669, 6144;
	sub.s32 	%r671, %r573, %r670;
	.loc	1 51 93                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:93
	add.s32 	%r672, %r629, %r616;
	add.s32 	%r673, %r635, %r617;
	add.s32 	%r674, %r641, %r618;
	add.s32 	%r675, %r647, %r619;
	add.s32 	%r676, %r653, %r620;
	add.s32 	%r677, %r659, %r621;
	add.s32 	%r678, %r665, %r622;
	add.s32 	%r679, %r671, %r623;
	.loc	1 51 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:31
	mul.wide.s32 	%rd138, %r672, 4;
	add.s64 	%rd33, %rd97, %rd138;
	mul.wide.s32 	%rd139, %r673, 4;
	add.s64 	%rd34, %rd97, %rd139;
	mul.wide.s32 	%rd140, %r674, 4;
	add.s64 	%rd35, %rd97, %rd140;
	mul.wide.s32 	%rd141, %r675, 4;
	add.s64 	%rd36, %rd97, %rd141;
	mul.wide.s32 	%rd142, %r676, 4;
	add.s64 	%rd37, %rd97, %rd142;
	mul.wide.s32 	%rd143, %r677, 4;
	add.s64 	%rd38, %rd97, %rd143;
	mul.wide.s32 	%rd144, %r678, 4;
	add.s64 	%rd39, %rd97, %rd144;
	mul.wide.s32 	%rd145, %r679, 4;
	add.s64 	%rd40, %rd97, %rd145;
	.loc	1 51 137                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:137
	and.pred  	%p65, %p187, %p196;
	and.pred  	%p73, %p188, %p195;
	.loc	1 51 129                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:51:129
	// begin inline asm
	mov.u32 %r66, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r66 }, [ %rd33 + 0 ];
	@!%p65 mov.u32 %r66, %r3;
	// end inline asm
	mov.b32 	%f49, %r66;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r68 }, [ %rd34 + 0 ];
	@!%p65 mov.u32 %r68, %r3;
	// end inline asm
	mov.b32 	%f50, %r68;
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r70 }, [ %rd35 + 0 ];
	@!%p65 mov.u32 %r70, %r3;
	// end inline asm
	mov.b32 	%f51, %r70;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r72 }, [ %rd36 + 0 ];
	@!%p65 mov.u32 %r72, %r3;
	// end inline asm
	mov.b32 	%f52, %r72;
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r74 }, [ %rd37 + 0 ];
	@!%p73 mov.u32 %r74, %r3;
	// end inline asm
	mov.b32 	%f53, %r74;
	// begin inline asm
	mov.u32 %r76, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r76 }, [ %rd38 + 0 ];
	@!%p73 mov.u32 %r76, %r3;
	// end inline asm
	mov.b32 	%f54, %r76;
	// begin inline asm
	mov.u32 %r78, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r78 }, [ %rd39 + 0 ];
	@!%p73 mov.u32 %r78, %r3;
	// end inline asm
	mov.b32 	%f55, %r78;
	// begin inline asm
	mov.u32 %r80, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r80 }, [ %rd40 + 0 ];
	@!%p73 mov.u32 %r80, %r3;
	// end inline asm
	mov.b32 	%f56, %r80;
	.loc	1 52 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:61
	shr.s32 	%r680, %r566, 31;
	shr.u32 	%r681, %r680, 24;
	add.s32 	%r682, %r566, %r681;
	shr.u32 	%r683, %r682, 8;
	shr.s32 	%r684, %r568, 31;
	shr.u32 	%r685, %r684, 24;
	add.s32 	%r686, %r568, %r685;
	shr.u32 	%r687, %r686, 8;
	shr.s32 	%r688, %r569, 31;
	shr.u32 	%r689, %r688, 24;
	add.s32 	%r690, %r569, %r689;
	shr.u32 	%r691, %r690, 8;
	shr.s32 	%r692, %r570, 31;
	shr.u32 	%r693, %r692, 24;
	add.s32 	%r694, %r570, %r693;
	shr.u32 	%r695, %r694, 8;
	shr.s32 	%r696, %r567, 31;
	shr.u32 	%r697, %r696, 24;
	add.s32 	%r698, %r567, %r697;
	shr.u32 	%r699, %r698, 8;
	shr.s32 	%r700, %r571, 31;
	shr.u32 	%r701, %r700, 24;
	add.s32 	%r702, %r571, %r701;
	shr.u32 	%r703, %r702, 8;
	shr.s32 	%r704, %r572, 31;
	shr.u32 	%r705, %r704, 24;
	add.s32 	%r706, %r572, %r705;
	shr.u32 	%r707, %r706, 8;
	shr.s32 	%r708, %r573, 31;
	shr.u32 	%r709, %r708, 24;
	add.s32 	%r710, %r573, %r709;
	shr.u32 	%r711, %r710, 8;
	.loc	1 52 68                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:68
	cvt.u16.u32 	%rs265, %r683;
	mul.hi.s16 	%rs266, %rs265, 10923;
	shr.u16 	%rs267, %rs266, 15;
	shr.u16 	%rs268, %rs266, 2;
	add.s16 	%rs269, %rs268, %rs267;
	mul.lo.s16 	%rs270, %rs269, 24;
	sub.s16 	%rs271, %rs265, %rs270;
	cvt.u16.u32 	%rs272, %r687;
	mul.hi.s16 	%rs273, %rs272, 10923;
	shr.u16 	%rs274, %rs273, 15;
	shr.u16 	%rs275, %rs273, 2;
	add.s16 	%rs276, %rs275, %rs274;
	mul.lo.s16 	%rs277, %rs276, 24;
	sub.s16 	%rs278, %rs272, %rs277;
	cvt.u16.u32 	%rs279, %r691;
	mul.hi.s16 	%rs280, %rs279, 10923;
	shr.u16 	%rs281, %rs280, 15;
	shr.u16 	%rs282, %rs280, 2;
	add.s16 	%rs283, %rs282, %rs281;
	mul.lo.s16 	%rs284, %rs283, 24;
	sub.s16 	%rs285, %rs279, %rs284;
	cvt.u16.u32 	%rs286, %r695;
	mul.hi.s16 	%rs287, %rs286, 10923;
	shr.u16 	%rs288, %rs287, 15;
	shr.u16 	%rs289, %rs287, 2;
	add.s16 	%rs290, %rs289, %rs288;
	mul.lo.s16 	%rs291, %rs290, 24;
	sub.s16 	%rs292, %rs286, %rs291;
	cvt.u16.u32 	%rs293, %r699;
	mul.hi.s16 	%rs294, %rs293, 10923;
	shr.u16 	%rs295, %rs294, 15;
	shr.u16 	%rs296, %rs294, 2;
	add.s16 	%rs297, %rs296, %rs295;
	mul.lo.s16 	%rs298, %rs297, 24;
	sub.s16 	%rs299, %rs293, %rs298;
	cvt.u16.u32 	%rs300, %r703;
	mul.hi.s16 	%rs301, %rs300, 10923;
	shr.u16 	%rs302, %rs301, 15;
	shr.u16 	%rs303, %rs301, 2;
	add.s16 	%rs304, %rs303, %rs302;
	mul.lo.s16 	%rs305, %rs304, 24;
	sub.s16 	%rs306, %rs300, %rs305;
	cvt.u16.u32 	%rs307, %r707;
	mul.hi.s16 	%rs308, %rs307, 10923;
	shr.u16 	%rs309, %rs308, 15;
	shr.u16 	%rs310, %rs308, 2;
	add.s16 	%rs311, %rs310, %rs309;
	mul.lo.s16 	%rs312, %rs311, 24;
	sub.s16 	%rs313, %rs307, %rs312;
	cvt.u16.u32 	%rs314, %r711;
	mul.hi.s16 	%rs315, %rs314, 10923;
	shr.u16 	%rs316, %rs315, 15;
	shr.u16 	%rs317, %rs315, 2;
	add.s16 	%rs318, %rs317, %rs316;
	mul.lo.s16 	%rs319, %rs318, 24;
	sub.s16 	%rs320, %rs314, %rs319;
	.loc	1 52 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:32
	cvt.s32.s16 	%r712, %rs271;
	mul.wide.s32 	%rd146, %r712, 4;
	add.s64 	%rd41, %rd98, %rd146;
	cvt.s32.s16 	%r713, %rs278;
	mul.wide.s32 	%rd147, %r713, 4;
	add.s64 	%rd42, %rd98, %rd147;
	cvt.s32.s16 	%r714, %rs285;
	mul.wide.s32 	%rd148, %r714, 4;
	add.s64 	%rd43, %rd98, %rd148;
	cvt.s32.s16 	%r715, %rs292;
	mul.wide.s32 	%rd149, %r715, 4;
	add.s64 	%rd44, %rd98, %rd149;
	cvt.s32.s16 	%r716, %rs299;
	mul.wide.s32 	%rd150, %r716, 4;
	add.s64 	%rd45, %rd98, %rd150;
	cvt.s32.s16 	%r717, %rs306;
	mul.wide.s32 	%rd151, %r717, 4;
	add.s64 	%rd46, %rd98, %rd151;
	cvt.s32.s16 	%r718, %rs313;
	mul.wide.s32 	%rd152, %r718, 4;
	add.s64 	%rd47, %rd98, %rd152;
	cvt.s32.s16 	%r719, %rs320;
	mul.wide.s32 	%rd153, %r719, 4;
	add.s64 	%rd48, %rd98, %rd153;
	.loc	1 52 74                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:52:74
	// begin inline asm
	mov.u32 %r82, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r82 }, [ %rd41 + 0 ];
	@!%p65 mov.u32 %r82, %r3;
	// end inline asm
	mov.b32 	%f57, %r82;
	// begin inline asm
	mov.u32 %r84, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r84 }, [ %rd42 + 0 ];
	@!%p65 mov.u32 %r84, %r3;
	// end inline asm
	mov.b32 	%f58, %r84;
	// begin inline asm
	mov.u32 %r86, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r86 }, [ %rd43 + 0 ];
	@!%p65 mov.u32 %r86, %r3;
	// end inline asm
	mov.b32 	%f59, %r86;
	// begin inline asm
	mov.u32 %r88, 0x0;
	@%p65 ld.global.L1::evict_last.b32 { %r88 }, [ %rd44 + 0 ];
	@!%p65 mov.u32 %r88, %r3;
	// end inline asm
	mov.b32 	%f60, %r88;
	// begin inline asm
	mov.u32 %r90, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r90 }, [ %rd45 + 0 ];
	@!%p73 mov.u32 %r90, %r3;
	// end inline asm
	mov.b32 	%f61, %r90;
	// begin inline asm
	mov.u32 %r92, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r92 }, [ %rd46 + 0 ];
	@!%p73 mov.u32 %r92, %r3;
	// end inline asm
	mov.b32 	%f62, %r92;
	// begin inline asm
	mov.u32 %r94, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r94 }, [ %rd47 + 0 ];
	@!%p73 mov.u32 %r94, %r3;
	// end inline asm
	mov.b32 	%f63, %r94;
	// begin inline asm
	mov.u32 %r96, 0x0;
	@%p73 ld.global.L1::evict_last.b32 { %r96 }, [ %rd48 + 0 ];
	@!%p73 mov.u32 %r96, %r3;
	// end inline asm
	mov.b32 	%f64, %r96;
	.loc	1 53 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:53:20
	add.f32 	%f65, %f49, %f57;
	add.f32 	%f66, %f50, %f58;
	add.f32 	%f67, %f51, %f59;
	add.f32 	%f68, %f52, %f60;
	add.f32 	%f69, %f53, %f61;
	add.f32 	%f70, %f54, %f62;
	add.f32 	%f71, %f55, %f63;
	add.f32 	%f72, %f56, %f64;
	.loc	1 60 48                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:48
	add.s32 	%r720, %r246, -96256;
	add.s32 	%r721, %r247, -96256;
	.loc	1 60 45                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:45
	add.s32 	%r722, %r720, %r213;
	add.s32 	%r723, %r720, %r216;
	add.s32 	%r724, %r720, %r219;
	add.s32 	%r725, %r213, %r721;
	add.s32 	%r726, %r216, %r721;
	add.s32 	%r727, %r219, %r721;
	.loc	1 60 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:70
	mul.lo.s32 	%r728, %r240, 1536;
	mul.lo.s32 	%r729, %r245, 1536;
	.loc	1 60 65                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:65
	add.s32 	%r730, %r720, %r728;
	add.s32 	%r731, %r722, %r728;
	add.s32 	%r732, %r723, %r728;
	add.s32 	%r733, %r724, %r728;
	add.s32 	%r734, %r721, %r729;
	add.s32 	%r735, %r725, %r729;
	add.s32 	%r736, %r726, %r729;
	add.s32 	%r737, %r727, %r729;
	.loc	1 60 77                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:77
	mul.hi.s32 	%r738, %r730, 715827883;
	shr.u32 	%r739, %r738, 31;
	shr.u32 	%r740, %r738, 8;
	add.s32 	%r741, %r740, %r739;
	mul.hi.s32 	%r742, %r731, 715827883;
	shr.u32 	%r743, %r742, 31;
	shr.u32 	%r744, %r742, 8;
	add.s32 	%r745, %r744, %r743;
	mul.hi.s32 	%r746, %r732, 715827883;
	shr.u32 	%r747, %r746, 31;
	shr.u32 	%r748, %r746, 8;
	add.s32 	%r749, %r748, %r747;
	mul.hi.s32 	%r750, %r733, 715827883;
	shr.u32 	%r751, %r750, 31;
	shr.u32 	%r752, %r750, 8;
	add.s32 	%r753, %r752, %r751;
	mul.hi.s32 	%r754, %r734, 715827883;
	shr.u32 	%r755, %r754, 31;
	shr.u32 	%r756, %r754, 8;
	add.s32 	%r757, %r756, %r755;
	mul.hi.s32 	%r758, %r735, 715827883;
	shr.u32 	%r759, %r758, 31;
	shr.u32 	%r760, %r758, 8;
	add.s32 	%r761, %r760, %r759;
	mul.hi.s32 	%r762, %r736, 715827883;
	shr.u32 	%r763, %r762, 31;
	shr.u32 	%r764, %r762, 8;
	add.s32 	%r765, %r764, %r763;
	mul.hi.s32 	%r766, %r737, 715827883;
	shr.u32 	%r767, %r766, 31;
	shr.u32 	%r768, %r766, 8;
	add.s32 	%r769, %r768, %r767;
	.loc	1 60 85                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:85
	cvt.u16.u32 	%rs321, %r741;
	shr.s16 	%rs322, %rs321, 15;
	shr.u16 	%rs323, %rs322, 14;
	add.s16 	%rs324, %rs321, %rs323;
	and.b16  	%rs325, %rs324, 124;
	sub.s16 	%rs326, %rs321, %rs325;
	cvt.u16.u32 	%rs327, %r745;
	shr.s16 	%rs328, %rs327, 15;
	shr.u16 	%rs329, %rs328, 14;
	add.s16 	%rs330, %rs327, %rs329;
	and.b16  	%rs331, %rs330, 124;
	sub.s16 	%rs332, %rs327, %rs331;
	cvt.u16.u32 	%rs333, %r749;
	shr.s16 	%rs334, %rs333, 15;
	shr.u16 	%rs335, %rs334, 14;
	add.s16 	%rs336, %rs333, %rs335;
	and.b16  	%rs337, %rs336, 124;
	sub.s16 	%rs338, %rs333, %rs337;
	cvt.u16.u32 	%rs339, %r753;
	shr.s16 	%rs340, %rs339, 15;
	shr.u16 	%rs341, %rs340, 14;
	add.s16 	%rs342, %rs339, %rs341;
	and.b16  	%rs343, %rs342, 124;
	sub.s16 	%rs344, %rs339, %rs343;
	cvt.u16.u32 	%rs345, %r757;
	shr.s16 	%rs346, %rs345, 15;
	shr.u16 	%rs347, %rs346, 14;
	add.s16 	%rs348, %rs345, %rs347;
	and.b16  	%rs349, %rs348, 124;
	sub.s16 	%rs350, %rs345, %rs349;
	cvt.u16.u32 	%rs351, %r761;
	shr.s16 	%rs352, %rs351, 15;
	shr.u16 	%rs353, %rs352, 14;
	add.s16 	%rs354, %rs351, %rs353;
	and.b16  	%rs355, %rs354, 124;
	sub.s16 	%rs356, %rs351, %rs355;
	cvt.u16.u32 	%rs357, %r765;
	shr.s16 	%rs358, %rs357, 15;
	shr.u16 	%rs359, %rs358, 14;
	add.s16 	%rs360, %rs357, %rs359;
	and.b16  	%rs361, %rs360, 124;
	sub.s16 	%rs362, %rs357, %rs361;
	cvt.u16.u32 	%rs363, %r769;
	shr.s16 	%rs364, %rs363, 15;
	shr.u16 	%rs365, %rs364, 14;
	add.s16 	%rs366, %rs363, %rs365;
	and.b16  	%rs367, %rs366, 124;
	sub.s16 	%rs368, %rs363, %rs367;
	.loc	1 60 38                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:38
	mul.lo.s16 	%rs369, %rs326, 1536;
	cvt.s32.s16 	%r770, %rs369;
	mul.lo.s16 	%rs370, %rs332, 1536;
	cvt.s32.s16 	%r771, %rs370;
	mul.lo.s16 	%rs371, %rs338, 1536;
	cvt.s32.s16 	%r772, %rs371;
	mul.lo.s16 	%rs372, %rs344, 1536;
	cvt.s32.s16 	%r773, %rs372;
	mul.lo.s16 	%rs373, %rs350, 1536;
	cvt.s32.s16 	%r774, %rs373;
	mul.lo.s16 	%rs374, %rs356, 1536;
	cvt.s32.s16 	%r775, %rs374;
	mul.lo.s16 	%rs375, %rs362, 1536;
	cvt.s32.s16 	%r776, %rs375;
	mul.lo.s16 	%rs376, %rs368, 1536;
	cvt.s32.s16 	%r777, %rs376;
	.loc	1 60 120                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:120
	mul.hi.s32 	%r778, %r720, 715827883;
	shr.u32 	%r779, %r778, 31;
	shr.u32 	%r780, %r778, 8;
	add.s32 	%r781, %r780, %r779;
	mul.lo.s32 	%r782, %r781, 1536;
	sub.s32 	%r783, %r720, %r782;
	mul.hi.s32 	%r784, %r722, 715827883;
	shr.u32 	%r785, %r784, 31;
	shr.u32 	%r786, %r784, 8;
	add.s32 	%r787, %r786, %r785;
	mul.lo.s32 	%r788, %r787, 1536;
	sub.s32 	%r789, %r722, %r788;
	mul.hi.s32 	%r790, %r723, 715827883;
	shr.u32 	%r791, %r790, 31;
	shr.u32 	%r792, %r790, 8;
	add.s32 	%r793, %r792, %r791;
	mul.lo.s32 	%r794, %r793, 1536;
	sub.s32 	%r795, %r723, %r794;
	mul.hi.s32 	%r796, %r724, 715827883;
	shr.u32 	%r797, %r796, 31;
	shr.u32 	%r798, %r796, 8;
	add.s32 	%r799, %r798, %r797;
	mul.lo.s32 	%r800, %r799, 1536;
	sub.s32 	%r801, %r724, %r800;
	mul.hi.s32 	%r802, %r721, 715827883;
	shr.u32 	%r803, %r802, 31;
	shr.u32 	%r804, %r802, 8;
	add.s32 	%r805, %r804, %r803;
	mul.lo.s32 	%r806, %r805, 1536;
	sub.s32 	%r807, %r721, %r806;
	mul.hi.s32 	%r808, %r725, 715827883;
	shr.u32 	%r809, %r808, 31;
	shr.u32 	%r810, %r808, 8;
	add.s32 	%r811, %r810, %r809;
	mul.lo.s32 	%r812, %r811, 1536;
	sub.s32 	%r813, %r725, %r812;
	mul.hi.s32 	%r814, %r726, 715827883;
	shr.u32 	%r815, %r814, 31;
	shr.u32 	%r816, %r814, 8;
	add.s32 	%r817, %r816, %r815;
	mul.lo.s32 	%r818, %r817, 1536;
	sub.s32 	%r819, %r726, %r818;
	mul.hi.s32 	%r820, %r727, 715827883;
	shr.u32 	%r821, %r820, 31;
	shr.u32 	%r822, %r820, 8;
	add.s32 	%r823, %r822, %r821;
	mul.lo.s32 	%r824, %r823, 1536;
	sub.s32 	%r825, %r727, %r824;
	.loc	1 60 93                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:93
	add.s32 	%r826, %r783, %r770;
	add.s32 	%r827, %r789, %r771;
	add.s32 	%r828, %r795, %r772;
	add.s32 	%r829, %r801, %r773;
	add.s32 	%r830, %r807, %r774;
	add.s32 	%r831, %r813, %r775;
	add.s32 	%r832, %r819, %r776;
	add.s32 	%r833, %r825, %r777;
	.loc	1 60 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:31
	mul.wide.s32 	%rd154, %r826, 4;
	add.s64 	%rd49, %rd99, %rd154;
	mul.wide.s32 	%rd155, %r827, 4;
	add.s64 	%rd50, %rd99, %rd155;
	mul.wide.s32 	%rd156, %r828, 4;
	add.s64 	%rd51, %rd99, %rd156;
	mul.wide.s32 	%rd157, %r829, 4;
	add.s64 	%rd52, %rd99, %rd157;
	mul.wide.s32 	%rd158, %r830, 4;
	add.s64 	%rd53, %rd99, %rd158;
	mul.wide.s32 	%rd159, %r831, 4;
	add.s64 	%rd54, %rd99, %rd159;
	mul.wide.s32 	%rd160, %r832, 4;
	add.s64 	%rd55, %rd99, %rd160;
	mul.wide.s32 	%rd161, %r833, 4;
	add.s64 	%rd56, %rd99, %rd161;
	.loc	1 60 137                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:137
	and.pred  	%p97, %p187, %p194;
	and.pred  	%p105, %p188, %p193;
	.loc	1 60 129                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:60:129
	// begin inline asm
	mov.u32 %r98, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r98 }, [ %rd49 + 0 ];
	@!%p97 mov.u32 %r98, %r3;
	// end inline asm
	mov.b32 	%f73, %r98;
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r100 }, [ %rd50 + 0 ];
	@!%p97 mov.u32 %r100, %r3;
	// end inline asm
	mov.b32 	%f74, %r100;
	// begin inline asm
	mov.u32 %r102, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r102 }, [ %rd51 + 0 ];
	@!%p97 mov.u32 %r102, %r3;
	// end inline asm
	mov.b32 	%f75, %r102;
	// begin inline asm
	mov.u32 %r104, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r104 }, [ %rd52 + 0 ];
	@!%p97 mov.u32 %r104, %r3;
	// end inline asm
	mov.b32 	%f76, %r104;
	// begin inline asm
	mov.u32 %r106, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r106 }, [ %rd53 + 0 ];
	@!%p105 mov.u32 %r106, %r3;
	// end inline asm
	mov.b32 	%f77, %r106;
	// begin inline asm
	mov.u32 %r108, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r108 }, [ %rd54 + 0 ];
	@!%p105 mov.u32 %r108, %r3;
	// end inline asm
	mov.b32 	%f78, %r108;
	// begin inline asm
	mov.u32 %r110, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r110 }, [ %rd55 + 0 ];
	@!%p105 mov.u32 %r110, %r3;
	// end inline asm
	mov.b32 	%f79, %r110;
	// begin inline asm
	mov.u32 %r112, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r112 }, [ %rd56 + 0 ];
	@!%p105 mov.u32 %r112, %r3;
	// end inline asm
	mov.b32 	%f80, %r112;
	.loc	1 61 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:61
	shr.s32 	%r834, %r720, 31;
	shr.u32 	%r835, %r834, 26;
	add.s32 	%r836, %r720, %r835;
	shr.u32 	%r837, %r836, 6;
	shr.s32 	%r838, %r722, 31;
	shr.u32 	%r839, %r838, 26;
	add.s32 	%r840, %r722, %r839;
	shr.u32 	%r841, %r840, 6;
	shr.s32 	%r842, %r723, 31;
	shr.u32 	%r843, %r842, 26;
	add.s32 	%r844, %r723, %r843;
	shr.u32 	%r845, %r844, 6;
	shr.s32 	%r846, %r724, 31;
	shr.u32 	%r847, %r846, 26;
	add.s32 	%r848, %r724, %r847;
	shr.u32 	%r849, %r848, 6;
	shr.s32 	%r850, %r721, 31;
	shr.u32 	%r851, %r850, 26;
	add.s32 	%r852, %r721, %r851;
	shr.u32 	%r853, %r852, 6;
	shr.s32 	%r854, %r725, 31;
	shr.u32 	%r855, %r854, 26;
	add.s32 	%r856, %r725, %r855;
	shr.u32 	%r857, %r856, 6;
	shr.s32 	%r858, %r726, 31;
	shr.u32 	%r859, %r858, 26;
	add.s32 	%r860, %r726, %r859;
	shr.u32 	%r861, %r860, 6;
	shr.s32 	%r862, %r727, 31;
	shr.u32 	%r863, %r862, 26;
	add.s32 	%r864, %r727, %r863;
	shr.u32 	%r865, %r864, 6;
	.loc	1 61 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:67
	cvt.u16.u32 	%rs377, %r837;
	mul.hi.s16 	%rs378, %rs377, 10923;
	shr.u16 	%rs379, %rs378, 15;
	shr.u16 	%rs380, %rs378, 2;
	add.s16 	%rs381, %rs380, %rs379;
	mul.lo.s16 	%rs382, %rs381, 24;
	sub.s16 	%rs383, %rs377, %rs382;
	cvt.u16.u32 	%rs384, %r841;
	mul.hi.s16 	%rs385, %rs384, 10923;
	shr.u16 	%rs386, %rs385, 15;
	shr.u16 	%rs387, %rs385, 2;
	add.s16 	%rs388, %rs387, %rs386;
	mul.lo.s16 	%rs389, %rs388, 24;
	sub.s16 	%rs390, %rs384, %rs389;
	cvt.u16.u32 	%rs391, %r845;
	mul.hi.s16 	%rs392, %rs391, 10923;
	shr.u16 	%rs393, %rs392, 15;
	shr.u16 	%rs394, %rs392, 2;
	add.s16 	%rs395, %rs394, %rs393;
	mul.lo.s16 	%rs396, %rs395, 24;
	sub.s16 	%rs397, %rs391, %rs396;
	cvt.u16.u32 	%rs398, %r849;
	mul.hi.s16 	%rs399, %rs398, 10923;
	shr.u16 	%rs400, %rs399, 15;
	shr.u16 	%rs401, %rs399, 2;
	add.s16 	%rs402, %rs401, %rs400;
	mul.lo.s16 	%rs403, %rs402, 24;
	sub.s16 	%rs404, %rs398, %rs403;
	cvt.u16.u32 	%rs405, %r853;
	mul.hi.s16 	%rs406, %rs405, 10923;
	shr.u16 	%rs407, %rs406, 15;
	shr.u16 	%rs408, %rs406, 2;
	add.s16 	%rs409, %rs408, %rs407;
	mul.lo.s16 	%rs410, %rs409, 24;
	sub.s16 	%rs411, %rs405, %rs410;
	cvt.u16.u32 	%rs412, %r857;
	mul.hi.s16 	%rs413, %rs412, 10923;
	shr.u16 	%rs414, %rs413, 15;
	shr.u16 	%rs415, %rs413, 2;
	add.s16 	%rs416, %rs415, %rs414;
	mul.lo.s16 	%rs417, %rs416, 24;
	sub.s16 	%rs418, %rs412, %rs417;
	cvt.u16.u32 	%rs419, %r861;
	mul.hi.s16 	%rs420, %rs419, 10923;
	shr.u16 	%rs421, %rs420, 15;
	shr.u16 	%rs422, %rs420, 2;
	add.s16 	%rs423, %rs422, %rs421;
	mul.lo.s16 	%rs424, %rs423, 24;
	sub.s16 	%rs425, %rs419, %rs424;
	cvt.u16.u32 	%rs426, %r865;
	mul.hi.s16 	%rs427, %rs426, 10923;
	shr.u16 	%rs428, %rs427, 15;
	shr.u16 	%rs429, %rs427, 2;
	add.s16 	%rs430, %rs429, %rs428;
	mul.lo.s16 	%rs431, %rs430, 24;
	sub.s16 	%rs432, %rs426, %rs431;
	.loc	1 61 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:32
	cvt.s32.s16 	%r866, %rs383;
	mul.wide.s32 	%rd162, %r866, 4;
	add.s64 	%rd57, %rd100, %rd162;
	cvt.s32.s16 	%r867, %rs390;
	mul.wide.s32 	%rd163, %r867, 4;
	add.s64 	%rd58, %rd100, %rd163;
	cvt.s32.s16 	%r868, %rs397;
	mul.wide.s32 	%rd164, %r868, 4;
	add.s64 	%rd59, %rd100, %rd164;
	cvt.s32.s16 	%r869, %rs404;
	mul.wide.s32 	%rd165, %r869, 4;
	add.s64 	%rd60, %rd100, %rd165;
	cvt.s32.s16 	%r870, %rs411;
	mul.wide.s32 	%rd166, %r870, 4;
	add.s64 	%rd61, %rd100, %rd166;
	cvt.s32.s16 	%r871, %rs418;
	mul.wide.s32 	%rd167, %r871, 4;
	add.s64 	%rd62, %rd100, %rd167;
	cvt.s32.s16 	%r872, %rs425;
	mul.wide.s32 	%rd168, %r872, 4;
	add.s64 	%rd63, %rd100, %rd168;
	cvt.s32.s16 	%r873, %rs432;
	mul.wide.s32 	%rd169, %r873, 4;
	add.s64 	%rd64, %rd100, %rd169;
	.loc	1 61 73                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:61:73
	// begin inline asm
	mov.u32 %r114, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r114 }, [ %rd57 + 0 ];
	@!%p97 mov.u32 %r114, %r3;
	// end inline asm
	mov.b32 	%f81, %r114;
	// begin inline asm
	mov.u32 %r116, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r116 }, [ %rd58 + 0 ];
	@!%p97 mov.u32 %r116, %r3;
	// end inline asm
	mov.b32 	%f82, %r116;
	// begin inline asm
	mov.u32 %r118, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r118 }, [ %rd59 + 0 ];
	@!%p97 mov.u32 %r118, %r3;
	// end inline asm
	mov.b32 	%f83, %r118;
	// begin inline asm
	mov.u32 %r120, 0x0;
	@%p97 ld.global.L1::evict_last.b32 { %r120 }, [ %rd60 + 0 ];
	@!%p97 mov.u32 %r120, %r3;
	// end inline asm
	mov.b32 	%f84, %r120;
	// begin inline asm
	mov.u32 %r122, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r122 }, [ %rd61 + 0 ];
	@!%p105 mov.u32 %r122, %r3;
	// end inline asm
	mov.b32 	%f85, %r122;
	// begin inline asm
	mov.u32 %r124, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r124 }, [ %rd62 + 0 ];
	@!%p105 mov.u32 %r124, %r3;
	// end inline asm
	mov.b32 	%f86, %r124;
	// begin inline asm
	mov.u32 %r126, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r126 }, [ %rd63 + 0 ];
	@!%p105 mov.u32 %r126, %r3;
	// end inline asm
	mov.b32 	%f87, %r126;
	// begin inline asm
	mov.u32 %r128, 0x0;
	@%p105 ld.global.L1::evict_last.b32 { %r128 }, [ %rd64 + 0 ];
	@!%p105 mov.u32 %r128, %r3;
	// end inline asm
	mov.b32 	%f88, %r128;
	.loc	1 62 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:62:20
	add.f32 	%f89, %f73, %f81;
	add.f32 	%f90, %f74, %f82;
	add.f32 	%f91, %f75, %f83;
	add.f32 	%f92, %f76, %f84;
	add.f32 	%f93, %f77, %f85;
	add.f32 	%f94, %f78, %f86;
	add.f32 	%f95, %f79, %f87;
	add.f32 	%f96, %f80, %f88;
	.loc	1 69 47                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:47
	add.s32 	%r874, %r246, -97792;
	add.s32 	%r875, %r247, -97792;
	.loc	1 69 44                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:44
	add.s32 	%r876, %r874, %r213;
	add.s32 	%r877, %r874, %r216;
	add.s32 	%r878, %r874, %r219;
	add.s32 	%r879, %r213, %r875;
	add.s32 	%r880, %r216, %r875;
	add.s32 	%r881, %r219, %r875;
	.loc	1 69 68                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:68
	mul.lo.s32 	%r882, %r240, 576;
	mul.lo.s32 	%r883, %r245, 576;
	.loc	1 69 64                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:64
	add.s32 	%r884, %r874, %r882;
	add.s32 	%r885, %r876, %r882;
	add.s32 	%r886, %r877, %r882;
	add.s32 	%r887, %r878, %r882;
	add.s32 	%r888, %r875, %r883;
	add.s32 	%r889, %r879, %r883;
	add.s32 	%r890, %r880, %r883;
	add.s32 	%r891, %r881, %r883;
	.loc	1 69 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:75
	mul.hi.s32 	%r892, %r884, 954437177;
	shr.u32 	%r893, %r892, 31;
	shr.u32 	%r894, %r892, 7;
	add.s32 	%r895, %r894, %r893;
	mul.hi.s32 	%r896, %r885, 954437177;
	shr.u32 	%r897, %r896, 31;
	shr.u32 	%r898, %r896, 7;
	add.s32 	%r899, %r898, %r897;
	mul.hi.s32 	%r900, %r886, 954437177;
	shr.u32 	%r901, %r900, 31;
	shr.u32 	%r902, %r900, 7;
	add.s32 	%r903, %r902, %r901;
	mul.hi.s32 	%r904, %r887, 954437177;
	shr.u32 	%r905, %r904, 31;
	shr.u32 	%r906, %r904, 7;
	add.s32 	%r907, %r906, %r905;
	mul.hi.s32 	%r908, %r888, 954437177;
	shr.u32 	%r909, %r908, 31;
	shr.u32 	%r910, %r908, 7;
	add.s32 	%r911, %r910, %r909;
	mul.hi.s32 	%r912, %r889, 954437177;
	shr.u32 	%r913, %r912, 31;
	shr.u32 	%r914, %r912, 7;
	add.s32 	%r915, %r914, %r913;
	mul.hi.s32 	%r916, %r890, 954437177;
	shr.u32 	%r917, %r916, 31;
	shr.u32 	%r918, %r916, 7;
	add.s32 	%r919, %r918, %r917;
	mul.hi.s32 	%r920, %r891, 954437177;
	shr.u32 	%r921, %r920, 31;
	shr.u32 	%r922, %r920, 7;
	add.s32 	%r923, %r922, %r921;
	.loc	1 69 82                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:82
	cvt.u16.u32 	%rs433, %r895;
	shr.s16 	%rs434, %rs433, 15;
	shr.u16 	%rs435, %rs434, 14;
	add.s16 	%rs436, %rs433, %rs435;
	and.b16  	%rs437, %rs436, 1020;
	sub.s16 	%rs438, %rs433, %rs437;
	cvt.u16.u32 	%rs439, %r899;
	shr.s16 	%rs440, %rs439, 15;
	shr.u16 	%rs441, %rs440, 14;
	add.s16 	%rs442, %rs439, %rs441;
	and.b16  	%rs443, %rs442, 1020;
	sub.s16 	%rs444, %rs439, %rs443;
	cvt.u16.u32 	%rs445, %r903;
	shr.s16 	%rs446, %rs445, 15;
	shr.u16 	%rs447, %rs446, 14;
	add.s16 	%rs448, %rs445, %rs447;
	and.b16  	%rs449, %rs448, 1020;
	sub.s16 	%rs450, %rs445, %rs449;
	cvt.u16.u32 	%rs451, %r907;
	shr.s16 	%rs452, %rs451, 15;
	shr.u16 	%rs453, %rs452, 14;
	add.s16 	%rs454, %rs451, %rs453;
	and.b16  	%rs455, %rs454, 1020;
	sub.s16 	%rs456, %rs451, %rs455;
	cvt.u16.u32 	%rs457, %r911;
	shr.s16 	%rs458, %rs457, 15;
	shr.u16 	%rs459, %rs458, 14;
	add.s16 	%rs460, %rs457, %rs459;
	and.b16  	%rs461, %rs460, 1020;
	sub.s16 	%rs462, %rs457, %rs461;
	cvt.u16.u32 	%rs463, %r915;
	shr.s16 	%rs464, %rs463, 15;
	shr.u16 	%rs465, %rs464, 14;
	add.s16 	%rs466, %rs463, %rs465;
	and.b16  	%rs467, %rs466, 1020;
	sub.s16 	%rs468, %rs463, %rs467;
	cvt.u16.u32 	%rs469, %r919;
	shr.s16 	%rs470, %rs469, 15;
	shr.u16 	%rs471, %rs470, 14;
	add.s16 	%rs472, %rs469, %rs471;
	and.b16  	%rs473, %rs472, 1020;
	sub.s16 	%rs474, %rs469, %rs473;
	cvt.u16.u32 	%rs475, %r923;
	shr.s16 	%rs476, %rs475, 15;
	shr.u16 	%rs477, %rs476, 14;
	add.s16 	%rs478, %rs475, %rs477;
	and.b16  	%rs479, %rs478, 1020;
	sub.s16 	%rs480, %rs475, %rs479;
	.loc	1 69 37                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:37
	mul.lo.s16 	%rs481, %rs438, 576;
	cvt.s32.s16 	%r924, %rs481;
	mul.lo.s16 	%rs482, %rs444, 576;
	cvt.s32.s16 	%r925, %rs482;
	mul.lo.s16 	%rs483, %rs450, 576;
	cvt.s32.s16 	%r926, %rs483;
	mul.lo.s16 	%rs484, %rs456, 576;
	cvt.s32.s16 	%r927, %rs484;
	mul.lo.s16 	%rs485, %rs462, 576;
	cvt.s32.s16 	%r928, %rs485;
	mul.lo.s16 	%rs486, %rs468, 576;
	cvt.s32.s16 	%r929, %rs486;
	mul.lo.s16 	%rs487, %rs474, 576;
	cvt.s32.s16 	%r930, %rs487;
	mul.lo.s16 	%rs488, %rs480, 576;
	cvt.s32.s16 	%r931, %rs488;
	.loc	1 69 117                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:117
	mul.hi.s32 	%r932, %r874, 954437177;
	shr.s32 	%r933, %r932, 7;
	shr.u32 	%r934, %r932, 31;
	add.s32 	%r935, %r933, %r934;
	mul.lo.s32 	%r936, %r935, 576;
	sub.s32 	%r937, %r874, %r936;
	mul.hi.s32 	%r938, %r876, 954437177;
	shr.s32 	%r939, %r938, 7;
	shr.u32 	%r940, %r938, 31;
	add.s32 	%r941, %r939, %r940;
	mul.lo.s32 	%r942, %r941, 576;
	sub.s32 	%r943, %r876, %r942;
	mul.hi.s32 	%r944, %r877, 954437177;
	shr.s32 	%r945, %r944, 7;
	shr.u32 	%r946, %r944, 31;
	add.s32 	%r947, %r945, %r946;
	mul.lo.s32 	%r948, %r947, 576;
	sub.s32 	%r949, %r877, %r948;
	mul.hi.s32 	%r950, %r878, 954437177;
	shr.s32 	%r951, %r950, 7;
	shr.u32 	%r952, %r950, 31;
	add.s32 	%r953, %r951, %r952;
	mul.lo.s32 	%r954, %r953, 576;
	sub.s32 	%r955, %r878, %r954;
	mul.hi.s32 	%r956, %r875, 954437177;
	shr.s32 	%r957, %r956, 7;
	shr.u32 	%r958, %r956, 31;
	add.s32 	%r959, %r957, %r958;
	mul.lo.s32 	%r960, %r959, 576;
	sub.s32 	%r961, %r875, %r960;
	mul.hi.s32 	%r962, %r879, 954437177;
	shr.s32 	%r963, %r962, 7;
	shr.u32 	%r964, %r962, 31;
	add.s32 	%r965, %r963, %r964;
	mul.lo.s32 	%r966, %r965, 576;
	sub.s32 	%r967, %r879, %r966;
	mul.hi.s32 	%r968, %r880, 954437177;
	shr.s32 	%r969, %r968, 7;
	shr.u32 	%r970, %r968, 31;
	add.s32 	%r971, %r969, %r970;
	mul.lo.s32 	%r972, %r971, 576;
	sub.s32 	%r973, %r880, %r972;
	mul.hi.s32 	%r974, %r881, 954437177;
	shr.s32 	%r975, %r974, 7;
	shr.u32 	%r976, %r974, 31;
	add.s32 	%r977, %r975, %r976;
	mul.lo.s32 	%r978, %r977, 576;
	sub.s32 	%r979, %r881, %r978;
	.loc	1 69 90                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:90
	add.s32 	%r980, %r937, %r924;
	add.s32 	%r981, %r943, %r925;
	add.s32 	%r982, %r949, %r926;
	add.s32 	%r983, %r955, %r927;
	add.s32 	%r984, %r961, %r928;
	add.s32 	%r985, %r967, %r929;
	add.s32 	%r986, %r973, %r930;
	add.s32 	%r987, %r979, %r931;
	.loc	1 69 31                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:31
	mul.wide.s32 	%rd170, %r980, 4;
	add.s64 	%rd65, %rd101, %rd170;
	mul.wide.s32 	%rd171, %r981, 4;
	add.s64 	%rd66, %rd101, %rd171;
	mul.wide.s32 	%rd172, %r982, 4;
	add.s64 	%rd67, %rd101, %rd172;
	mul.wide.s32 	%rd173, %r983, 4;
	add.s64 	%rd68, %rd101, %rd173;
	mul.wide.s32 	%rd174, %r984, 4;
	add.s64 	%rd69, %rd101, %rd174;
	mul.wide.s32 	%rd175, %r985, 4;
	add.s64 	%rd70, %rd101, %rd175;
	mul.wide.s32 	%rd176, %r986, 4;
	add.s64 	%rd71, %rd101, %rd176;
	mul.wide.s32 	%rd177, %r987, 4;
	add.s64 	%rd72, %rd101, %rd177;
	.loc	1 69 133                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:133
	and.pred  	%p129, %p187, %p192;
	and.pred  	%p137, %p188, %p191;
	.loc	1 69 125                        // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:69:125
	// begin inline asm
	mov.u32 %r130, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r130 }, [ %rd65 + 0 ];
	@!%p129 mov.u32 %r130, %r3;
	// end inline asm
	mov.b32 	%f97, %r130;
	// begin inline asm
	mov.u32 %r132, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r132 }, [ %rd66 + 0 ];
	@!%p129 mov.u32 %r132, %r3;
	// end inline asm
	mov.b32 	%f98, %r132;
	// begin inline asm
	mov.u32 %r134, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r134 }, [ %rd67 + 0 ];
	@!%p129 mov.u32 %r134, %r3;
	// end inline asm
	mov.b32 	%f99, %r134;
	// begin inline asm
	mov.u32 %r136, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r136 }, [ %rd68 + 0 ];
	@!%p129 mov.u32 %r136, %r3;
	// end inline asm
	mov.b32 	%f100, %r136;
	// begin inline asm
	mov.u32 %r138, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r138 }, [ %rd69 + 0 ];
	@!%p137 mov.u32 %r138, %r3;
	// end inline asm
	mov.b32 	%f101, %r138;
	// begin inline asm
	mov.u32 %r140, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r140 }, [ %rd70 + 0 ];
	@!%p137 mov.u32 %r140, %r3;
	// end inline asm
	mov.b32 	%f102, %r140;
	// begin inline asm
	mov.u32 %r142, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r142 }, [ %rd71 + 0 ];
	@!%p137 mov.u32 %r142, %r3;
	// end inline asm
	mov.b32 	%f103, %r142;
	// begin inline asm
	mov.u32 %r144, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r144 }, [ %rd72 + 0 ];
	@!%p137 mov.u32 %r144, %r3;
	// end inline asm
	mov.b32 	%f104, %r144;
	.loc	1 70 61                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:61
	shr.u32 	%r988, %r932, 3;
	add.s32 	%r989, %r988, %r934;
	shr.u32 	%r990, %r938, 3;
	add.s32 	%r991, %r990, %r940;
	shr.u32 	%r992, %r944, 3;
	add.s32 	%r993, %r992, %r946;
	shr.u32 	%r994, %r950, 3;
	add.s32 	%r995, %r994, %r952;
	shr.u32 	%r996, %r956, 3;
	add.s32 	%r997, %r996, %r958;
	shr.u32 	%r998, %r962, 3;
	add.s32 	%r999, %r998, %r964;
	shr.u32 	%r1000, %r968, 3;
	add.s32 	%r1001, %r1000, %r970;
	shr.u32 	%r1002, %r974, 3;
	add.s32 	%r1003, %r1002, %r976;
	.loc	1 70 67                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:67
	cvt.u16.u32 	%rs489, %r989;
	shr.s16 	%rs490, %rs489, 15;
	shr.u16 	%rs491, %rs490, 12;
	add.s16 	%rs492, %rs489, %rs491;
	and.b16  	%rs493, %rs492, -16;
	sub.s16 	%rs494, %rs489, %rs493;
	cvt.u16.u32 	%rs495, %r991;
	shr.s16 	%rs496, %rs495, 15;
	shr.u16 	%rs497, %rs496, 12;
	add.s16 	%rs498, %rs495, %rs497;
	and.b16  	%rs499, %rs498, -16;
	sub.s16 	%rs500, %rs495, %rs499;
	cvt.u16.u32 	%rs501, %r993;
	shr.s16 	%rs502, %rs501, 15;
	shr.u16 	%rs503, %rs502, 12;
	add.s16 	%rs504, %rs501, %rs503;
	and.b16  	%rs505, %rs504, -16;
	sub.s16 	%rs506, %rs501, %rs505;
	cvt.u16.u32 	%rs507, %r995;
	shr.s16 	%rs508, %rs507, 15;
	shr.u16 	%rs509, %rs508, 12;
	add.s16 	%rs510, %rs507, %rs509;
	and.b16  	%rs511, %rs510, -16;
	sub.s16 	%rs512, %rs507, %rs511;
	cvt.u16.u32 	%rs513, %r997;
	shr.s16 	%rs514, %rs513, 15;
	shr.u16 	%rs515, %rs514, 12;
	add.s16 	%rs516, %rs513, %rs515;
	and.b16  	%rs517, %rs516, -16;
	sub.s16 	%rs518, %rs513, %rs517;
	cvt.u16.u32 	%rs519, %r999;
	shr.s16 	%rs520, %rs519, 15;
	shr.u16 	%rs521, %rs520, 12;
	add.s16 	%rs522, %rs519, %rs521;
	and.b16  	%rs523, %rs522, -16;
	sub.s16 	%rs524, %rs519, %rs523;
	cvt.u16.u32 	%rs525, %r1001;
	shr.s16 	%rs526, %rs525, 15;
	shr.u16 	%rs527, %rs526, 12;
	add.s16 	%rs528, %rs525, %rs527;
	and.b16  	%rs529, %rs528, -16;
	sub.s16 	%rs530, %rs525, %rs529;
	cvt.u16.u32 	%rs531, %r1003;
	shr.s16 	%rs532, %rs531, 15;
	shr.u16 	%rs533, %rs532, 12;
	add.s16 	%rs534, %rs531, %rs533;
	and.b16  	%rs535, %rs534, -16;
	sub.s16 	%rs536, %rs531, %rs535;
	.loc	1 70 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:32
	cvt.s32.s16 	%r1004, %rs494;
	mul.wide.s32 	%rd178, %r1004, 4;
	add.s64 	%rd73, %rd102, %rd178;
	cvt.s32.s16 	%r1005, %rs500;
	mul.wide.s32 	%rd179, %r1005, 4;
	add.s64 	%rd74, %rd102, %rd179;
	cvt.s32.s16 	%r1006, %rs506;
	mul.wide.s32 	%rd180, %r1006, 4;
	add.s64 	%rd75, %rd102, %rd180;
	cvt.s32.s16 	%r1007, %rs512;
	mul.wide.s32 	%rd181, %r1007, 4;
	add.s64 	%rd76, %rd102, %rd181;
	cvt.s32.s16 	%r1008, %rs518;
	mul.wide.s32 	%rd182, %r1008, 4;
	add.s64 	%rd77, %rd102, %rd182;
	cvt.s32.s16 	%r1009, %rs524;
	mul.wide.s32 	%rd183, %r1009, 4;
	add.s64 	%rd78, %rd102, %rd183;
	cvt.s32.s16 	%r1010, %rs530;
	mul.wide.s32 	%rd184, %r1010, 4;
	add.s64 	%rd79, %rd102, %rd184;
	cvt.s32.s16 	%r1011, %rs536;
	mul.wide.s32 	%rd185, %r1011, 4;
	add.s64 	%rd80, %rd102, %rd185;
	.loc	1 70 73                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:70:73
	// begin inline asm
	mov.u32 %r146, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r146 }, [ %rd73 + 0 ];
	@!%p129 mov.u32 %r146, %r3;
	// end inline asm
	mov.b32 	%f105, %r146;
	// begin inline asm
	mov.u32 %r148, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r148 }, [ %rd74 + 0 ];
	@!%p129 mov.u32 %r148, %r3;
	// end inline asm
	mov.b32 	%f106, %r148;
	// begin inline asm
	mov.u32 %r150, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r150 }, [ %rd75 + 0 ];
	@!%p129 mov.u32 %r150, %r3;
	// end inline asm
	mov.b32 	%f107, %r150;
	// begin inline asm
	mov.u32 %r152, 0x0;
	@%p129 ld.global.L1::evict_last.b32 { %r152 }, [ %rd76 + 0 ];
	@!%p129 mov.u32 %r152, %r3;
	// end inline asm
	mov.b32 	%f108, %r152;
	// begin inline asm
	mov.u32 %r154, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r154 }, [ %rd77 + 0 ];
	@!%p137 mov.u32 %r154, %r3;
	// end inline asm
	mov.b32 	%f109, %r154;
	// begin inline asm
	mov.u32 %r156, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r156 }, [ %rd78 + 0 ];
	@!%p137 mov.u32 %r156, %r3;
	// end inline asm
	mov.b32 	%f110, %r156;
	// begin inline asm
	mov.u32 %r158, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r158 }, [ %rd79 + 0 ];
	@!%p137 mov.u32 %r158, %r3;
	// end inline asm
	mov.b32 	%f111, %r158;
	// begin inline asm
	mov.u32 %r160, 0x0;
	@%p137 ld.global.L1::evict_last.b32 { %r160 }, [ %rd80 + 0 ];
	@!%p137 mov.u32 %r160, %r3;
	// end inline asm
	mov.b32 	%f112, %r160;
	.loc	1 71 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:71:20
	add.f32 	%f113, %f97, %f105;
	add.f32 	%f114, %f98, %f106;
	add.f32 	%f115, %f99, %f107;
	add.f32 	%f116, %f100, %f108;
	add.f32 	%f117, %f101, %f109;
	add.f32 	%f118, %f102, %f110;
	add.f32 	%f119, %f103, %f111;
	add.f32 	%f120, %f104, %f112;
	.loc	1 74 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:74:20
	setp.gt.s32 	%p199, %r235, 24591;
	setp.gt.s32 	%p200, %r229, 24591;
	.loc	1 77 53                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:53
	add.s32 	%r1012, %r235, -24592;
	add.s32 	%r1013, %r229, -24592;
	.loc	1 77 59                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:59
	shr.s32 	%r1014, %r1012, 31;
	shr.u32 	%r1015, %r1014, 26;
	add.s32 	%r1016, %r1012, %r1015;
	and.b32  	%r1017, %r1016, 1073741760;
	sub.s32 	%r1018, %r1012, %r1017;
	shr.s32 	%r1019, %r1013, 31;
	shr.u32 	%r1020, %r1019, 26;
	add.s32 	%r1021, %r1013, %r1020;
	and.b32  	%r1022, %r1021, 1073741760;
	sub.s32 	%r1023, %r1013, %r1022;
	.loc	1 77 41                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:41
	shl.b32 	%r1024, %r1018, 2;
	shl.b32 	%r1025, %r1023, 2;
	.loc	1 77 70                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:70
	shl.b32 	%r1026, %r240, 8;
	shl.b32 	%r1027, %r245, 8;
	.loc	1 77 66                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:66
	add.s32 	%r1028, %r1024, %r1026;
	add.s32 	%r1029, %r1025, %r1027;
	.loc	1 77 32                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:32
	mul.wide.s32 	%rd186, %r1028, 4;
	add.s64 	%rd81, %rd103, %rd186;
	mul.wide.s32 	%rd187, %r1029, 4;
	add.s64 	%rd82, %rd103, %rd187;
	.loc	1 77 83                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:83
	and.pred  	%p161, %p187, %p199;
	and.pred  	%p166, %p188, %p200;
	.loc	1 77 75                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:77:75
	// begin inline asm
	mov.u32 %r162, 0x0;
	mov.u32 %r163, 0x0;
	mov.u32 %r164, 0x0;
	mov.u32 %r165, 0x0;
	@%p161 ld.global.v4.b32 { %r162, %r163, %r164, %r165 }, [ %rd81 + 0 ];
	@!%p161 mov.u32 %r162, %r3;
	@!%p161 mov.u32 %r163, %r3;
	@!%p161 mov.u32 %r164, %r3;
	@!%p161 mov.u32 %r165, %r3;
	// end inline asm
	mov.b32 	%f121, %r162;
	mov.b32 	%f122, %r163;
	mov.b32 	%f123, %r164;
	mov.b32 	%f124, %r165;
	// begin inline asm
	mov.u32 %r170, 0x0;
	mov.u32 %r171, 0x0;
	mov.u32 %r172, 0x0;
	mov.u32 %r173, 0x0;
	@%p166 ld.global.v4.b32 { %r170, %r171, %r172, %r173 }, [ %rd82 + 0 ];
	@!%p166 mov.u32 %r170, %r3;
	@!%p166 mov.u32 %r171, %r3;
	@!%p166 mov.u32 %r172, %r3;
	@!%p166 mov.u32 %r173, %r3;
	// end inline asm
	mov.b32 	%f125, %r170;
	mov.b32 	%f126, %r171;
	mov.b32 	%f127, %r172;
	mov.b32 	%f128, %r173;
	.loc	1 78 53                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:53
	shr.u32 	%r1030, %r1012, 30;
	add.s32 	%r1031, %r1012, %r1030;
	shr.u32 	%r1032, %r1031, 2;
	shr.u32 	%r1033, %r1013, 30;
	add.s32 	%r1034, %r1013, %r1033;
	shr.u32 	%r1035, %r1034, 2;
	.loc	1 78 58                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:58
	cvt.u16.u32 	%rs537, %r1032;
	shr.s16 	%rs538, %rs537, 15;
	shr.u16 	%rs539, %rs538, 12;
	add.s16 	%rs540, %rs537, %rs539;
	and.b16  	%rs541, %rs540, -16;
	sub.s16 	%rs542, %rs537, %rs541;
	cvt.u16.u32 	%rs543, %r1035;
	shr.s16 	%rs544, %rs543, 15;
	shr.u16 	%rs545, %rs544, 12;
	add.s16 	%rs546, %rs543, %rs545;
	and.b16  	%rs547, %rs546, -16;
	sub.s16 	%rs548, %rs543, %rs547;
	.loc	1 78 33                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:33
	cvt.s32.s16 	%r1036, %rs542;
	mul.wide.s32 	%rd188, %r1036, 4;
	add.s64 	%rd83, %rd104, %rd188;
	cvt.s32.s16 	%r1037, %rs548;
	mul.wide.s32 	%rd189, %r1037, 4;
	add.s64 	%rd87, %rd104, %rd189;
	.loc	1 78 64                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:78:64
	// begin inline asm
	mov.u32 %r178, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r178 }, [ %rd83 + 0 ];
	@!%p161 mov.u32 %r178, %r3;
	// end inline asm
	mov.b32 	%f129, %r178;
	// begin inline asm
	mov.u32 %r180, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r180 }, [ %rd83 + 0 ];
	@!%p161 mov.u32 %r180, %r3;
	// end inline asm
	mov.b32 	%f130, %r180;
	// begin inline asm
	mov.u32 %r182, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r182 }, [ %rd83 + 0 ];
	@!%p161 mov.u32 %r182, %r3;
	// end inline asm
	mov.b32 	%f131, %r182;
	// begin inline asm
	mov.u32 %r184, 0x0;
	@%p161 ld.global.L1::evict_last.b32 { %r184 }, [ %rd83 + 0 ];
	@!%p161 mov.u32 %r184, %r3;
	// end inline asm
	mov.b32 	%f132, %r184;
	// begin inline asm
	mov.u32 %r186, 0x0;
	@%p166 ld.global.L1::evict_last.b32 { %r186 }, [ %rd87 + 0 ];
	@!%p166 mov.u32 %r186, %r3;
	// end inline asm
	mov.b32 	%f133, %r186;
	// begin inline asm
	mov.u32 %r188, 0x0;
	@%p166 ld.global.L1::evict_last.b32 { %r188 }, [ %rd87 + 0 ];
	@!%p166 mov.u32 %r188, %r3;
	// end inline asm
	mov.b32 	%f134, %r188;
	// begin inline asm
	mov.u32 %r190, 0x0;
	@%p166 ld.global.L1::evict_last.b32 { %r190 }, [ %rd87 + 0 ];
	@!%p166 mov.u32 %r190, %r3;
	// end inline asm
	mov.b32 	%f135, %r190;
	// begin inline asm
	mov.u32 %r192, 0x0;
	@%p166 ld.global.L1::evict_last.b32 { %r192 }, [ %rd87 + 0 ];
	@!%p166 mov.u32 %r192, %r3;
	// end inline asm
	mov.b32 	%f136, %r192;
	.loc	1 79 20                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:79:20
	add.f32 	%f137, %f121, %f129;
	add.f32 	%f138, %f122, %f130;
	add.f32 	%f139, %f123, %f131;
	add.f32 	%f140, %f124, %f132;
	add.f32 	%f141, %f125, %f133;
	add.f32 	%f142, %f126, %f134;
	add.f32 	%f143, %f127, %f135;
	add.f32 	%f144, %f128, %f136;
	.loc	1 81 35                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:81:35
	selp.f32 	%f145, %f137, 0f00000000, %p199;
	selp.f32 	%f146, %f138, 0f00000000, %p199;
	selp.f32 	%f147, %f139, 0f00000000, %p199;
	selp.f32 	%f148, %f140, 0f00000000, %p199;
	selp.f32 	%f149, %f141, 0f00000000, %p200;
	selp.f32 	%f150, %f142, 0f00000000, %p200;
	selp.f32 	%f151, %f143, 0f00000000, %p200;
	selp.f32 	%f152, %f144, 0f00000000, %p200;
	.loc	1 0 0                           // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:0:0
	selp.f32 	%f153, %f113, %f145, %p192;
	selp.f32 	%f154, %f114, %f146, %p192;
	selp.f32 	%f155, %f115, %f147, %p192;
	selp.f32 	%f156, %f116, %f148, %p192;
	selp.f32 	%f157, %f117, %f149, %p191;
	selp.f32 	%f158, %f118, %f150, %p191;
	selp.f32 	%f159, %f119, %f151, %p191;
	selp.f32 	%f160, %f120, %f152, %p191;
	selp.f32 	%f161, %f89, %f153, %p194;
	selp.f32 	%f162, %f90, %f154, %p194;
	selp.f32 	%f163, %f91, %f155, %p194;
	selp.f32 	%f164, %f92, %f156, %p194;
	selp.f32 	%f165, %f93, %f157, %p193;
	selp.f32 	%f166, %f94, %f158, %p193;
	selp.f32 	%f167, %f95, %f159, %p193;
	selp.f32 	%f168, %f96, %f160, %p193;
	selp.f32 	%f169, %f65, %f161, %p196;
	selp.f32 	%f170, %f66, %f162, %p196;
	selp.f32 	%f171, %f67, %f163, %p196;
	selp.f32 	%f172, %f68, %f164, %p196;
	selp.f32 	%f173, %f69, %f165, %p195;
	selp.f32 	%f174, %f70, %f166, %p195;
	selp.f32 	%f175, %f71, %f167, %p195;
	selp.f32 	%f176, %f72, %f168, %p195;
	selp.f32 	%f177, %f41, %f169, %p198;
	selp.f32 	%f178, %f42, %f170, %p198;
	selp.f32 	%f179, %f43, %f171, %p198;
	selp.f32 	%f180, %f44, %f172, %p198;
	selp.f32 	%f181, %f45, %f173, %p197;
	selp.f32 	%f182, %f46, %f174, %p197;
	selp.f32 	%f183, %f47, %f175, %p197;
	selp.f32 	%f184, %f48, %f176, %p197;
	selp.f32 	%f185, %f17, %f177, %p189;
	selp.f32 	%f186, %f18, %f178, %p189;
	selp.f32 	%f187, %f19, %f179, %p189;
	selp.f32 	%f188, %f20, %f180, %p189;
	selp.f32 	%f189, %f21, %f181, %p190;
	selp.f32 	%f190, %f22, %f182, %p190;
	selp.f32 	%f191, %f23, %f183, %p190;
	selp.f32 	%f192, %f24, %f184, %p190;
	.loc	1 87 25                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:25
	mul.wide.s32 	%rd190, %r220, 4;
	add.s64 	%rd91, %rd105, %rd190;
	add.s64 	%rd92, %rd91, 2048;
	.loc	1 87 37                         // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:37
	mov.b32 	%r194, %f185;
	mov.b32 	%r195, %f186;
	mov.b32 	%r196, %f187;
	mov.b32 	%r197, %f188;
	// begin inline asm
	@%p187 st.global.v4.b32 [ %rd91 + 0 ], { %r194, %r195, %r196, %r197 };
	// end inline asm
	mov.b32 	%r198, %f189;
	mov.b32 	%r199, %f190;
	mov.b32 	%r200, %f191;
	mov.b32 	%r201, %f192;
	// begin inline asm
	@%p188 st.global.v4.b32 [ %rd92 + 0 ], { %r198, %r199, %r200, %r201 };
	// end inline asm
	.loc	1 87 4                          // c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py:87:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/66/c66bmkifn6ps4bpn7pldviqipcjxb7vne764ewmhq4two6ugviiw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 54
.b8 54
.b8 98
.b8 109
.b8 107
.b8 105
.b8 102
.b8 110
.b8 54
.b8 112
.b8 115
.b8 52
.b8 98
.b8 112
.b8 110
.b8 55
.b8 112
.b8 108
.b8 100
.b8 118
.b8 105
.b8 113
.b8 105
.b8 112
.b8 99
.b8 106
.b8 120
.b8 98
.b8 55
.b8 118
.b8 110
.b8 101
.b8 55
.b8 54
.b8 52
.b8 101
.b8 119
.b8 109
.b8 104
.b8 113
.b8 52
.b8 116
.b8 119
.b8 111
.b8 54
.b8 117
.b8 103
.b8 118
.b8 105
.b8 105
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 54
.b8 54
.b8 0
	}
	.section	.debug_macinfo	{	}
