#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 17 17:05:08 2022
# Process ID: 62171
# Current directory: /home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.runs/synth_1
# Command line: vivado -log usimplez_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source usimplez_top.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.runs/synth_1/usimplez_top.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.runs/synth_1/vivado.jou
# Running On: khyber, OS: Linux, CPU Frequency: 2362.756 MHz, CPU Physical cores: 32, Host memory: 540770 MB
#-----------------------------------------------------------
source usimplez_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2860.281 ; gain = 10.926 ; free physical = 2156 ; free virtual = 442457
Command: synth_design -top usimplez_top -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 62860
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 1675 ; free virtual = 441421
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'usimplez_top' [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_top.vhd:69]
	Parameter WIDTH_WORD bound to: 12 - type: integer 
	Parameter WIDTH_OPERATION_CODE bound to: 3 - type: integer 
	Parameter WIDTH_ADDRESS bound to: 9 - type: integer 
	Parameter ST bound to: 3'b000 
	Parameter LD bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter BR bound to: 3'b011 
	Parameter BZ bound to: 3'b100 
	Parameter CLR bound to: 3'b101 
	Parameter DEC bound to: 3'b110 
	Parameter HALT bound to: 3'b111 
INFO: [Synth 8-3491] module 'usimplez_cpu' declared at '/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_cpu.vhd:52' bound to instance 'cpu' of component 'usimplez_cpu' [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_top.vhd:123]
INFO: [Synth 8-638] synthesizing module 'usimplez_cpu' [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_cpu.vhd:86]
	Parameter WIDTH_WORD bound to: 12 - type: integer 
	Parameter WIDTH_OPERATION_CODE bound to: 3 - type: integer 
	Parameter WIDTH_ADDRESS bound to: 9 - type: integer 
	Parameter ST bound to: 3'b000 
	Parameter LD bound to: 3'b001 
	Parameter ADD bound to: 3'b010 
	Parameter BR bound to: 3'b011 
	Parameter BZ bound to: 3'b100 
	Parameter CLR bound to: 3'b101 
	Parameter DEC bound to: 3'b110 
	Parameter HALT bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_cpu.vhd:120]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_cpu.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'usimplez_cpu' (1#1) [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_cpu.vhd:86]
	Parameter WIDTH_ADDRESS bound to: 9 - type: integer 
	Parameter WIDTH_WORD bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'usimplez_ram' declared at '/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_ram.vhd:54' bound to instance 'ram' of component 'usimplez_ram' [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'usimplez_ram' [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_ram.vhd:71]
	Parameter WIDTH_WORD bound to: 12 - type: integer 
	Parameter WIDTH_ADDRESS bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'usimplez_ram' (2#1) [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_ram.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'usimplez_top' (3#1) [/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.srcs/sources_1/imports/rtl/usimplez_top.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1619 ; free virtual = 441400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 2501 ; free virtual = 442295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 2467 ; free virtual = 442262
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'usimplez_cpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     in0 |                             0001 |                               00
                     in1 |                             0010 |                               01
                     op0 |                             0100 |                               10
                     op1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'one-hot' in module 'usimplez_cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2466 ; free virtual = 442270
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               6K Bit	(512 X 12 bit)          RAMs := 1     
+---Muxes : 
	   8 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   8 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
RAM Pipeline Warning: Read Address Register Found For RAM ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2388 ; free virtual = 442398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|usimplez_top | ram/ram_reg | 512 x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2449 ; free virtual = 442465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|usimplez_top | ram/ram_reg | 512 x 12(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2425 ; free virtual = 442451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2362 ; free virtual = 442463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2361 ; free virtual = 442462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2362 ; free virtual = 442463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2362 ; free virtual = 442463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2359 ; free virtual = 442460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2359 ; free virtual = 442460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT1     |    13|
|4     |LUT2     |    15|
|5     |LUT3     |     3|
|6     |LUT4     |     8|
|7     |LUT5     |    27|
|8     |LUT6     |    22|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    53|
|11    |FDSE     |    10|
|12    |IBUF     |     2|
|13    |OBUF     |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   166|
|2     |  ram    |usimplez_ram |     1|
|3     |  cpu    |usimplez_cpu |   156|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2359 ; free virtual = 442460
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2367 ; free virtual = 442468
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.254 ; gain = 8.016 ; free physical = 2364 ; free virtual = 442465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 2455 ; free virtual = 442535
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 2306 ; free virtual = 442433
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9490cf84
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 2505 ; free virtual = 442635
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/usimplez/project_1/project_1.runs/synth_1/usimplez_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file usimplez_top_utilization_synth.rpt -pb usimplez_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 17:06:02 2022...
