

================================================================
== Vivado HLS Report for 'Conv1DBuffer_new397'
================================================================
* Date:           Sat May 13 19:59:17 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.165|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388740|  8388740|  8388740|  8388740|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |      128|      128|         2|          1|          1|      128|    yes   |
        |- Loop 2  |  8388608|  8388608|         2|          1|          1|  8388608|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     301|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|     101|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     101|     478|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_0_V_U  |Conv1DBuffer_new3tde  |        1|  0|   0|   128|    8|     1|         1024|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|   128|    8|     1|         1024|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next1_fu_225_p2    |     +    |      0|  0|  31|          24|           1|
    |indvar_flatten_op_fu_356_p2       |     +    |      0|  0|  21|          14|           1|
    |nm_3_fu_297_p2                    |     +    |      0|  0|  15|           6|           1|
    |ofm_iter_fu_231_p2                |     +    |      0|  0|  19|          12|           1|
    |ptr_simd_1_fu_190_p2              |     +    |      0|  0|  15|           8|           1|
    |ptr_simd_2_fu_350_p2              |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_213_p2                 |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid1_fu_323_p2            |    and   |      0|  0|   2|           1|           1|
    |or_cond_mid_fu_271_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_111_mid_fu_283_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_237_p2       |   icmp   |      0|  0|  13|          14|          13|
    |exitcond_flatten_fu_219_p2        |   icmp   |      0|  0|  18|          24|          25|
    |tmp_108_fu_201_p2                 |   icmp   |      0|  0|  13|          12|          11|
    |tmp_108_mid1_fu_251_p2            |   icmp   |      0|  0|  13|          12|          11|
    |tmp_110_fu_207_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |tmp_110_mid1_fu_317_p2            |   icmp   |      0|  0|  11|           6|           5|
    |tmp_296_fu_277_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |tmp_fu_184_p2                     |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |tmp_280_fu_303_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_362_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_337_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_243_p3                  |  select  |      0|  0|   6|           1|           1|
    |op1_assign_mid2_fu_289_p3         |  select  |      0|  0|  12|           1|          12|
    |or_cond_mid2_fu_329_p3            |  select  |      0|  0|   2|           1|           1|
    |ptr_simd4_mid2_fu_309_p3          |  select  |      0|  0|   8|           1|           1|
    |tmp_108_mid2_fu_257_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_265_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 301|         186|         135|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_ptr_simd_phi_fu_121_p4  |   9|          2|    8|         16|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten1_reg_129            |   9|          2|   24|         48|
    |indvar_flatten_reg_151             |   9|          2|   14|         28|
    |inputBuf_0_V_address0              |  15|          3|    7|         21|
    |nm_reg_162                         |   9|          2|    6|         12|
    |op1_assign_reg_140                 |   9|          2|   12|         24|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |ptr_simd4_reg_173                  |   9|          2|    8|         16|
    |ptr_simd_reg_117                   |   9|          2|    8|         16|
    |real_start                         |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 177|         37|   94|        201|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |exitcond_flatten_reg_379     |   1|   0|    1|          0|
    |indvar_flatten1_reg_129      |  24|   0|   24|          0|
    |indvar_flatten_reg_151       |  14|   0|   14|          0|
    |inputBuf_0_V_addr_2_reg_402  |   7|   0|    7|          0|
    |nm_reg_162                   |   6|   0|    6|          0|
    |op1_assign_reg_140           |  12|   0|   12|          0|
    |or_cond_mid2_reg_393         |   1|   0|    1|          0|
    |ptr_simd4_reg_173            |   8|   0|    8|          0|
    |ptr_simd_1_reg_374           |   8|   0|    8|          0|
    |ptr_simd_reg_117             |   8|   0|    8|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_reg_370                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 101|   0|  101|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DBuffer_new397 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V       |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V       |    pointer   |
+----------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.77ns)   --->   "%inputBuf_0_V = alloca [128 x i8], align 1" [S2/conv1d.h:231]   --->   Operation 10 'alloca' 'inputBuf_0_V' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "br label %.preheader89" [S2/conv1d.h:235]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 1.69>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ptr_simd = phi i8 [ %ptr_simd_1, %0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 12 'phi' 'ptr_simd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.28ns)   --->   "%tmp = icmp eq i8 %ptr_simd, -128" [S2/conv1d.h:235]   --->   Operation 13 'icmp' 'tmp' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.69ns)   --->   "%ptr_simd_1 = add i8 %ptr_simd, 1" [S2/conv1d.h:235]   --->   Operation 15 'add' 'ptr_simd_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader86.preheader, label %0" [S2/conv1d.h:235]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str68)" [S2/conv1d.h:235]   --->   Operation 17 'specregionbegin' 'tmp_138' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:236]   --->   Operation 18 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %ptr_simd to i64" [S2/conv1d.h:238]   --->   Operation 19 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:238]   --->   Operation 20 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr = getelementptr [128 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_s" [S2/conv1d.h:238]   --->   Operation 21 'getelementptr' 'inputBuf_0_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.77ns)   --->   "store i8 %tmp_V, i8* %inputBuf_0_V_addr, align 1" [S2/conv1d.h:238]   --->   Operation 22 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str68, i32 %tmp_138)" [S2/conv1d.h:239]   --->   Operation 23 'specregionend' 'empty_141' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.preheader89" [S2/conv1d.h:235]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.30>
ST_4 : Operation 25 [1/1] (1.30ns)   --->   "br label %.preheader86" [S2/conv1d.h:254]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.30>

State 5 <SV = 3> <Delay = 7.16>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i24 [ %indvar_flatten_next1, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 26 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%op1_assign = phi i12 [ %op1_assign_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S2/conv1d.h:243]   --->   Operation 27 'phi' 'op1_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ %indvar_flatten_next, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 28 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%nm = phi i6 [ %nm_mid2, %._crit_edge ], [ 0, %.preheader86.preheader ]" [S2/conv1d.h:245]   --->   Operation 29 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%ptr_simd4 = phi i8 [ %ptr_simd_2, %._crit_edge ], [ 0, %.preheader86.preheader ]"   --->   Operation 30 'phi' 'ptr_simd4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.60ns)   --->   "%tmp_108 = icmp ult i12 %op1_assign, 2047" [S2/conv1d.h:254]   --->   Operation 31 'icmp' 'tmp_108' <Predicate = true> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.18ns)   --->   "%tmp_110 = icmp eq i6 %nm, 31" [S2/conv1d.h:254]   --->   Operation 32 'icmp' 'tmp_110' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.80ns)   --->   "%or_cond = and i1 %tmp_108, %tmp_110" [S2/conv1d.h:254]   --->   Operation 33 'and' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (2.03ns)   --->   "%exitcond_flatten = icmp eq i24 %indvar_flatten1, -8388608"   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.98ns)   --->   "%indvar_flatten_next1 = add i24 %indvar_flatten1, 1"   --->   Operation 35 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %_ZcmILi2ELb0EE11ap_int_baseIXplT_Li32EELb0EXleplT_Li32ELi64EEEjRKS0_IXT_EXT0_EXleT_Li64EEE.exit"   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.71ns)   --->   "%ofm_iter = add i12 %op1_assign, 1" [S2/conv1d.h:243]   --->   Operation 37 'add' 'ofm_iter' <Predicate = (!exitcond_flatten)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.76ns)   --->   "%exitcond_flatten1 = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 38 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten1, i6 0, i6 %nm" [S2/conv1d.h:245]   --->   Operation 39 'select' 'nm_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (1.60ns)   --->   "%tmp_108_mid1 = icmp ult i12 %ofm_iter, 2047" [S2/conv1d.h:254]   --->   Operation 40 'icmp' 'tmp_108_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid1)   --->   "%tmp_108_mid2 = select i1 %exitcond_flatten1, i1 %tmp_108_mid1, i1 %tmp_108" [S2/conv1d.h:254]   --->   Operation 41 'select' 'tmp_108_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.80ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [S2/conv1d.h:254]   --->   Operation 42 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_mid2)   --->   "%or_cond_mid = and i1 %or_cond, %not_exitcond_flatten" [S2/conv1d.h:254]   --->   Operation 43 'and' 'or_cond_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.28ns)   --->   "%tmp_296 = icmp eq i8 %ptr_simd4, -128" [S2/conv1d.h:245]   --->   Operation 44 'icmp' 'tmp_296' <Predicate = (!exitcond_flatten)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.80ns)   --->   "%tmp_111_mid = and i1 %tmp_296, %not_exitcond_flatten" [S2/conv1d.h:245]   --->   Operation 45 'and' 'tmp_111_mid' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.59ns)   --->   "%op1_assign_mid2 = select i1 %exitcond_flatten1, i12 %ofm_iter, i12 %op1_assign" [S2/conv1d.h:243]   --->   Operation 46 'select' 'op1_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.61ns)   --->   "%nm_3 = add i6 %nm_mid, 1" [S2/conv1d.h:244]   --->   Operation 47 'add' 'nm_3' <Predicate = (!exitcond_flatten)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ptr_simd4_mid2)   --->   "%tmp_280 = or i1 %tmp_111_mid, %exitcond_flatten1" [S2/conv1d.h:245]   --->   Operation 48 'or' 'tmp_280' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.80ns) (out node of the LUT)   --->   "%ptr_simd4_mid2 = select i1 %tmp_280, i8 0, i8 %ptr_simd4" [S2/conv1d.h:245]   --->   Operation 49 'select' 'ptr_simd4_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.18ns)   --->   "%tmp_110_mid1 = icmp eq i6 %nm_3, 31" [S2/conv1d.h:254]   --->   Operation 50 'icmp' 'tmp_110_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid1 = and i1 %tmp_108_mid2, %tmp_110_mid1" [S2/conv1d.h:254]   --->   Operation 51 'and' 'or_cond_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_cond_mid2 = select i1 %tmp_111_mid, i1 %or_cond_mid1, i1 %or_cond_mid" [S2/conv1d.h:254]   --->   Operation 52 'select' 'or_cond_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_111_mid, i6 %nm_3, i6 %nm_mid" [S2/conv1d.h:245]   --->   Operation 53 'select' 'nm_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_112 = zext i8 %ptr_simd4_mid2 to i64" [S2/conv1d.h:252]   --->   Operation 54 'zext' 'tmp_112' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_0_V_addr_2 = getelementptr [128 x i8]* %inputBuf_0_V, i64 0, i64 %tmp_112" [S2/conv1d.h:252]   --->   Operation 55 'getelementptr' 'inputBuf_0_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (2.77ns)   --->   "%tmp_V_88 = load i8* %inputBuf_0_V_addr_2, align 1" [S2/conv1d.h:252]   --->   Operation 56 'load' 'tmp_V_88' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %or_cond_mid2, label %1, label %._crit_edge" [S2/conv1d.h:254]   --->   Operation 57 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.69ns)   --->   "%ptr_simd_2 = add i8 %ptr_simd4_mid2, 1" [S2/conv1d.h:245]   --->   Operation 58 'add' 'ptr_simd_2' <Predicate = (!exitcond_flatten)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 59 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i14 1, i14 %indvar_flatten_op"   --->   Operation 60 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.17>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str69)" [S2/conv1d.h:246]   --->   Operation 61 'specregionbegin' 'tmp_139' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:247]   --->   Operation 62 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (2.77ns)   --->   "%tmp_V_88 = load i8* %inputBuf_0_V_addr_2, align 1" [S2/conv1d.h:252]   --->   Operation 63 'load' 'tmp_V_88' <Predicate = (!exitcond_flatten)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 64 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_V_V, i8 %tmp_V_88)" [S2/conv1d.h:252]   --->   Operation 64 'write' <Predicate = (!exitcond_flatten)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 65 [1/1] (3.40ns)   --->   "%tmp_V_89 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:257]   --->   Operation 65 'read' 'tmp_V_89' <Predicate = (or_cond_mid2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "store i8 %tmp_V_89, i8* %inputBuf_0_V_addr_2, align 1" [S2/conv1d.h:257]   --->   Operation 66 'store' <Predicate = (or_cond_mid2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:258]   --->   Operation 67 'br' <Predicate = (or_cond_mid2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str69, i32 %tmp_139)" [S2/conv1d.h:259]   --->   Operation 68 'specregionend' 'empty_142' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader86" [S2/conv1d.h:245]   --->   Operation 69 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:263]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8           (specinterface    ) [ 00000000]
StgValue_9           (specinterface    ) [ 00000000]
inputBuf_0_V         (alloca           ) [ 00111110]
StgValue_11          (br               ) [ 01110000]
ptr_simd             (phi              ) [ 00110000]
tmp                  (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
ptr_simd_1           (add              ) [ 01110000]
StgValue_16          (br               ) [ 00000000]
tmp_138              (specregionbegin  ) [ 00000000]
StgValue_18          (specpipeline     ) [ 00000000]
tmp_s                (zext             ) [ 00000000]
tmp_V                (read             ) [ 00000000]
inputBuf_0_V_addr    (getelementptr    ) [ 00000000]
StgValue_22          (store            ) [ 00000000]
empty_141            (specregionend    ) [ 00000000]
StgValue_24          (br               ) [ 01110000]
StgValue_25          (br               ) [ 00001110]
indvar_flatten1      (phi              ) [ 00000100]
op1_assign           (phi              ) [ 00000100]
indvar_flatten       (phi              ) [ 00000100]
nm                   (phi              ) [ 00000100]
ptr_simd4            (phi              ) [ 00000100]
tmp_108              (icmp             ) [ 00000000]
tmp_110              (icmp             ) [ 00000000]
or_cond              (and              ) [ 00000000]
exitcond_flatten     (icmp             ) [ 00000110]
indvar_flatten_next1 (add              ) [ 00001110]
StgValue_36          (br               ) [ 00000000]
ofm_iter             (add              ) [ 00000000]
exitcond_flatten1    (icmp             ) [ 00000000]
nm_mid               (select           ) [ 00000000]
tmp_108_mid1         (icmp             ) [ 00000000]
tmp_108_mid2         (select           ) [ 00000000]
not_exitcond_flatten (xor              ) [ 00000000]
or_cond_mid          (and              ) [ 00000000]
tmp_296              (icmp             ) [ 00000000]
tmp_111_mid          (and              ) [ 00000000]
op1_assign_mid2      (select           ) [ 00001110]
nm_3                 (add              ) [ 00000000]
tmp_280              (or               ) [ 00000000]
ptr_simd4_mid2       (select           ) [ 00000000]
tmp_110_mid1         (icmp             ) [ 00000000]
or_cond_mid1         (and              ) [ 00000000]
or_cond_mid2         (select           ) [ 00000110]
nm_mid2              (select           ) [ 00001110]
tmp_112              (zext             ) [ 00000000]
inputBuf_0_V_addr_2  (getelementptr    ) [ 00000110]
StgValue_57          (br               ) [ 00000000]
ptr_simd_2           (add              ) [ 00001110]
indvar_flatten_op    (add              ) [ 00000000]
indvar_flatten_next  (select           ) [ 00001110]
tmp_139              (specregionbegin  ) [ 00000000]
StgValue_62          (specpipeline     ) [ 00000000]
tmp_V_88             (load             ) [ 00000000]
StgValue_64          (write            ) [ 00000000]
tmp_V_89             (read             ) [ 00000000]
StgValue_66          (store            ) [ 00000000]
StgValue_67          (br               ) [ 00000000]
empty_142            (specregionend    ) [ 00000000]
StgValue_69          (br               ) [ 00001110]
StgValue_70          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="inputBuf_0_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_89/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_64_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="inputBuf_0_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="1"/>
<pin id="112" dir="0" index="4" bw="7" slack="0"/>
<pin id="113" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
<pin id="115" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/3 tmp_V_88/5 StgValue_66/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="inputBuf_0_V_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_V_addr_2/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="ptr_simd_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ptr_simd (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="ptr_simd_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptr_simd/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="indvar_flatten1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="1"/>
<pin id="131" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="24" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="op1_assign_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="1"/>
<pin id="142" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="op1_assign (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="op1_assign_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op1_assign/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="1"/>
<pin id="153" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="14" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="nm_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="1"/>
<pin id="164" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="nm_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="ptr_simd4_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ptr_simd4 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="ptr_simd4_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptr_simd4/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ptr_simd_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptr_simd_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_108_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_110_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_cond_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_flatten_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_next1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ofm_iter_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_iter/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond_flatten1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="14" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="nm_mid_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_108_mid1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108_mid1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_108_mid2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_108_mid2/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="not_exitcond_flatten_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_cond_mid_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_296_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_296/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_111_mid_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_111_mid/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="op1_assign_mid2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="0" index="2" bw="12" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="op1_assign_mid2/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="nm_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_3/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_280_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_280/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ptr_simd4_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_simd4_mid2/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_110_mid1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_110_mid1/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_cond_mid1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_mid1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_cond_mid2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="or_cond_mid2/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="nm_mid2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="0" index="2" bw="6" slack="0"/>
<pin id="341" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_112_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ptr_simd_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptr_simd_2/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="indvar_flatten_op_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="14" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="indvar_flatten_next_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="0" index="2" bw="14" slack="0"/>
<pin id="366" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="374" class="1005" name="ptr_simd_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ptr_simd_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="exitcond_flatten_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten_next1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="0"/>
<pin id="385" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="op1_assign_mid2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="op1_assign_mid2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="or_cond_mid2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_mid2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="nm_mid2_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="inputBuf_0_V_addr_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_V_addr_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="ptr_simd_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ptr_simd_2 "/>
</bind>
</comp>

<comp id="413" class="1005" name="indvar_flatten_next_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="72" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="78" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="97" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="116"><net_src comp="78" pin="2"/><net_sink comp="97" pin=4"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="121" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="121" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="117" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="205"><net_src comp="144" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="166" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="201" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="133" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="133" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="144" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="155" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="166" pin="4"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="231" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="237" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="201" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="237" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="213" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="177" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="265" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="237" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="231" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="144" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="243" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="66" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="283" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="237" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="177" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="297" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="257" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="283" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="271" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="283" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="297" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="243" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="309" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="354"><net_src comp="309" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="155" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="237" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="68" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="184" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="190" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="382"><net_src comp="219" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="225" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="391"><net_src comp="289" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="396"><net_src comp="329" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="337" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="405"><net_src comp="104" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="411"><net_src comp="350" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="416"><net_src comp="362" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DBuffer_new397 : in_V_V | {3 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		ptr_simd_1 : 1
		StgValue_16 : 2
	State 3
		inputBuf_0_V_addr : 1
		StgValue_22 : 2
		empty_141 : 1
	State 4
	State 5
		tmp_108 : 1
		tmp_110 : 1
		or_cond : 2
		exitcond_flatten : 1
		indvar_flatten_next1 : 1
		StgValue_36 : 2
		ofm_iter : 1
		exitcond_flatten1 : 1
		nm_mid : 2
		tmp_108_mid1 : 2
		tmp_108_mid2 : 3
		not_exitcond_flatten : 2
		or_cond_mid : 2
		tmp_296 : 1
		tmp_111_mid : 2
		op1_assign_mid2 : 2
		nm_3 : 3
		tmp_280 : 2
		ptr_simd4_mid2 : 2
		tmp_110_mid1 : 4
		or_cond_mid1 : 5
		or_cond_mid2 : 5
		nm_mid2 : 2
		tmp_112 : 3
		inputBuf_0_V_addr_2 : 4
		tmp_V_88 : 5
		StgValue_57 : 6
		ptr_simd_2 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 6
		StgValue_64 : 1
		empty_142 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      ptr_simd_1_fu_190      |    0    |    15   |
|          | indvar_flatten_next1_fu_225 |    0    |    31   |
|    add   |       ofm_iter_fu_231       |    0    |    19   |
|          |         nm_3_fu_297         |    0    |    15   |
|          |      ptr_simd_2_fu_350      |    0    |    15   |
|          |   indvar_flatten_op_fu_356  |    0    |    21   |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_184         |    0    |    11   |
|          |        tmp_108_fu_201       |    0    |    13   |
|          |        tmp_110_fu_207       |    0    |    11   |
|   icmp   |   exitcond_flatten_fu_219   |    0    |    18   |
|          |   exitcond_flatten1_fu_237  |    0    |    13   |
|          |     tmp_108_mid1_fu_251     |    0    |    13   |
|          |        tmp_296_fu_277       |    0    |    11   |
|          |     tmp_110_mid1_fu_317     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |        nm_mid_fu_243        |    0    |    6    |
|          |     tmp_108_mid2_fu_257     |    0    |    2    |
|          |    op1_assign_mid2_fu_289   |    0    |    12   |
|  select  |    ptr_simd4_mid2_fu_309    |    0    |    8    |
|          |     or_cond_mid2_fu_329     |    0    |    2    |
|          |        nm_mid2_fu_337       |    0    |    6    |
|          |  indvar_flatten_next_fu_362 |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |        or_cond_fu_213       |    0    |    2    |
|    and   |      or_cond_mid_fu_271     |    0    |    2    |
|          |      tmp_111_mid_fu_283     |    0    |    2    |
|          |     or_cond_mid1_fu_323     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   | not_exitcond_flatten_fu_265 |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |        tmp_280_fu_303       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |        grp_read_fu_78       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_64_write_fu_84   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_s_fu_196        |    0    |    0    |
|          |        tmp_112_fu_345       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   279   |
|----------|-----------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|inputBuf_0_V|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_379  |    1   |
|   indvar_flatten1_reg_129  |   24   |
|indvar_flatten_next1_reg_383|   24   |
| indvar_flatten_next_reg_413|   14   |
|   indvar_flatten_reg_151   |   14   |
| inputBuf_0_V_addr_2_reg_402|    7   |
|       nm_mid2_reg_397      |    6   |
|         nm_reg_162         |    6   |
|   op1_assign_mid2_reg_388  |   12   |
|     op1_assign_reg_140     |   12   |
|    or_cond_mid2_reg_393    |    1   |
|      ptr_simd4_reg_173     |    8   |
|     ptr_simd_1_reg_374     |    8   |
|     ptr_simd_2_reg_408     |    8   |
|      ptr_simd_reg_117      |    8   |
|         tmp_reg_370        |    1   |
+----------------------------+--------+
|            Total           |   154  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   3  |   7  |   21   ||    15   |
| ptr_simd_reg_117 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   37   || 2.70325 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   279  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   24   |
|  Register |    -   |    -   |   154  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   154  |   303  |
+-----------+--------+--------+--------+--------+
