NDS Database:  version P.49d

NDS_INFO | xbr | 2C64A44VQ | XC2C64A-7-VQ44

DEVICE | 2C64A | 2C64A44VQ | 

NETWORK | CPLD_Tester | 0 | 0 | 1073758214 | 0

INPUT_INSTANCE | 0 | 0 | NULL | clock_II | CPLD_Tester_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clock | 3829 | PI | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | Clock;Clock;Clock | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | PrldLow | leds<0>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<0>_MC.Q | 3881 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<0>_MC.Q | leds<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<0>_MC.SI | leds<0>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<0>_MC.D1 | 3831 | ? | 0 | 0 | leds<0>_MC | NULL | NULL | leds<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<0>_MC.D2 | 3832 | ? | 0 | 0 | leds<0>_MC | NULL | NULL | leds<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<0>_MC.REG | leds<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<0>_MC.D | 3830 | ? | 0 | 0 | leds<0>_MC | NULL | NULL | leds<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<0>_MC.Q | 3880 | ? | 0 | 0 | leds<0>_MC | NULL | NULL | leds<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Latch+PrldLow | value<0>_MC | CPLD_Tester_COPY_0_COPY_0 | 1088 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | value<0>_MC.SI | value<0>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | value<0>_MC.D1 | 3837 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | value<0>_MC.D2 | 3836 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | toggle
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | value<0>_MC.CLKF | 3879 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_FALSE | counter<0> | IV_FALSE | counter<1> | IV_TRUE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

SRFF_INSTANCE | value<0>_MC.REG | value<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | value<0>_MC.D | 3835 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | value<0>_MC.CLKF | 3879 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_FALSE | counter<0> | IV_FALSE | counter<1> | IV_TRUE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | value<0>_MC.Q | 3834 | ? | 0 | 0 | value<0>_MC | NULL | NULL | value<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | toggle_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | toggle_MC.SI | toggle_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | toggle_MC.D1 | 3841 | ? | 0 | 0 | toggle_MC | NULL | NULL | toggle_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_FALSE | counter<0> | IV_FALSE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | toggle_MC.D2 | 3842 | ? | 0 | 0 | toggle_MC | NULL | NULL | toggle_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | toggle_MC.REG | toggle_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | toggle_MC.D | 3840 | ? | 0 | 0 | toggle_MC | NULL | NULL | toggle_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | toggle_MC.Q | 3839 | ? | 0 | 0 | toggle_MC | NULL | NULL | toggle_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Inv+PrldLow+Tff | counter<0>_MC | CPLD_Tester_COPY_0_COPY_0 | 5376 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<0>_MC.SI | counter<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<0>_MC.D1 | 3847 | ? | 0 | 0 | counter<0>_MC | NULL | NULL | counter<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<0>_MC.D2 | 3846 | ? | 0 | 0 | counter<0>_MC | NULL | NULL | counter<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<0>_MC.REG | counter<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<0>_MC.D | 3845 | ? | 0 | 0 | counter<0>_MC | NULL | NULL | counter<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<0>_MC.Q | 3844 | ? | 0 | 0 | counter<0>_MC | NULL | NULL | counter<0>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<1>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<1>_MC.SI | counter<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<1>_MC.D1 | 3852 | ? | 0 | 0 | counter<1>_MC | NULL | NULL | counter<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | counter<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<1>_MC.D2 | 3853 | ? | 0 | 0 | counter<1>_MC | NULL | NULL | counter<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<1>_MC.REG | counter<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<1>_MC.D | 3851 | ? | 0 | 0 | counter<1>_MC | NULL | NULL | counter<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<1>_MC.Q | 3850 | ? | 0 | 0 | counter<1>_MC | NULL | NULL | counter<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<2>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<2>_MC.SI | counter<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<2>_MC.D1 | 3857 | ? | 0 | 0 | counter<2>_MC | NULL | NULL | counter<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | counter<0> | IV_TRUE | counter<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<2>_MC.D2 | 3858 | ? | 0 | 0 | counter<2>_MC | NULL | NULL | counter<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<2>_MC.REG | counter<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<2>_MC.D | 3856 | ? | 0 | 0 | counter<2>_MC | NULL | NULL | counter<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<2>_MC.Q | 3855 | ? | 0 | 0 | counter<2>_MC | NULL | NULL | counter<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<3>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<3>_MC.SI | counter<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<3>_MC.D1 | 3862 | ? | 0 | 0 | counter<3>_MC | NULL | NULL | counter<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<3>_MC.D2 | 3863 | ? | 0 | 0 | counter<3>_MC | NULL | NULL | counter<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<3>_MC.REG | counter<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<3>_MC.D | 3861 | ? | 0 | 0 | counter<3>_MC | NULL | NULL | counter<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<3>_MC.Q | 3860 | ? | 0 | 0 | counter<3>_MC | NULL | NULL | counter<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<4>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<4>_MC.SI | counter<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<4>_MC.D1 | 3867 | ? | 0 | 0 | counter<4>_MC | NULL | NULL | counter<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<4>_MC.D2 | 3868 | ? | 0 | 0 | counter<4>_MC | NULL | NULL | counter<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<4>_MC.REG | counter<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<4>_MC.D | 3866 | ? | 0 | 0 | counter<4>_MC | NULL | NULL | counter<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<4>_MC.Q | 3865 | ? | 0 | 0 | counter<4>_MC | NULL | NULL | counter<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<5>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<5>_MC.SI | counter<5>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<5>_MC.D1 | 3872 | ? | 0 | 0 | counter<5>_MC | NULL | NULL | counter<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3> | IV_TRUE | counter<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<5>_MC.D2 | 3873 | ? | 0 | 0 | counter<5>_MC | NULL | NULL | counter<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<5>_MC.REG | counter<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<5>_MC.D | 3871 | ? | 0 | 0 | counter<5>_MC | NULL | NULL | counter<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<5>_MC.Q | 3870 | ? | 0 | 0 | counter<5>_MC | NULL | NULL | counter<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | PrldLow+Tff | counter<6>_MC | CPLD_Tester_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | counter<6>_MC.SI | counter<6>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | counter<6>_MC.D1 | 3877 | ? | 0 | 0 | counter<6>_MC | NULL | NULL | counter<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3> | IV_TRUE | counter<4> | IV_TRUE | counter<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | counter<6>_MC.D2 | 3878 | ? | 0 | 0 | counter<6>_MC | NULL | NULL | counter<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | counter<6>_MC.REG | counter<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | counter<6>_MC.D | 3876 | ? | 0 | 0 | counter<6>_MC | NULL | NULL | counter<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | counter<6>_MC.Q | 3875 | ? | 0 | 0 | counter<6>_MC | NULL | NULL | counter<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<0> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<0>_MC.Q | 3881 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<0>_MC.Q | leds<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<0> | 3882 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<10>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<10>_MC.Q | 3893 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<10>_MC.Q | leds<10>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<10>_MC.SI | leds<10>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<10>_MC.D1 | 3884 | ? | 0 | 0 | leds<10>_MC | NULL | NULL | leds<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<10>_MC.D2 | 3885 | ? | 0 | 0 | leds<10>_MC | NULL | NULL | leds<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<10>_MC.REG | leds<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<10>_MC.D | 3883 | ? | 0 | 0 | leds<10>_MC | NULL | NULL | leds<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<10>_MC.Q | 3892 | ? | 0 | 0 | leds<10>_MC | NULL | NULL | leds<10>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Latch+PrldLow | value<10>_MC | CPLD_Tester_COPY_0_COPY_0 | 1088 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | value<10>_MC.SI | value<10>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | value<10>_MC.D1 | 3890 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | value<10>_MC.D2 | 3889 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | toggle
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | value<10>_MC.CLKF | 3891 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

SRFF_INSTANCE | value<10>_MC.REG | value<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | value<10>_MC.D | 3888 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | value<10>_MC.CLKF | 3891 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | value<10>_MC.Q | 3887 | ? | 0 | 0 | value<10>_MC | NULL | NULL | value<10>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | leds<10> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<10>_MC.Q | 3893 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<10>_MC.Q | leds<10>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<10> | 3894 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<10> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<11>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<11>_MC.Q | 3899 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<11>_MC.Q | leds<11>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<11>_MC.SI | leds<11>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<11>_MC.D1 | 3896 | ? | 0 | 0 | leds<11>_MC | NULL | NULL | leds<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<11>_MC.D2 | 3897 | ? | 0 | 0 | leds<11>_MC | NULL | NULL | leds<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<11>_MC.REG | leds<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<11>_MC.D | 3895 | ? | 0 | 0 | leds<11>_MC | NULL | NULL | leds<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<11>_MC.Q | 3898 | ? | 0 | 0 | leds<11>_MC | NULL | NULL | leds<11>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<11> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<11>_MC.Q | 3899 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<11>_MC.Q | leds<11>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<11> | 3900 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<11> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<12>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<12>_MC.Q | 3905 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<12>_MC.Q | leds<12>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<12>_MC.SI | leds<12>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<12>_MC.D1 | 3902 | ? | 0 | 0 | leds<12>_MC | NULL | NULL | leds<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<12>_MC.D2 | 3903 | ? | 0 | 0 | leds<12>_MC | NULL | NULL | leds<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<12>_MC.REG | leds<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<12>_MC.D | 3901 | ? | 0 | 0 | leds<12>_MC | NULL | NULL | leds<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<12>_MC.Q | 3904 | ? | 0 | 0 | leds<12>_MC | NULL | NULL | leds<12>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<12> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<12>_MC.Q | 3905 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<12>_MC.Q | leds<12>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<12> | 3906 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<12> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<13>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<13>_MC.Q | 3911 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<13>_MC.Q | leds<13>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<13>_MC.SI | leds<13>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<13>_MC.D1 | 3908 | ? | 0 | 0 | leds<13>_MC | NULL | NULL | leds<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<13>_MC.D2 | 3909 | ? | 0 | 0 | leds<13>_MC | NULL | NULL | leds<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<13>_MC.REG | leds<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<13>_MC.D | 3907 | ? | 0 | 0 | leds<13>_MC | NULL | NULL | leds<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<13>_MC.Q | 3910 | ? | 0 | 0 | leds<13>_MC | NULL | NULL | leds<13>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<13> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<13>_MC.Q | 3911 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<13>_MC.Q | leds<13>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<13> | 3912 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<13> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<14>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<14>_MC.Q | 3917 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<14>_MC.Q | leds<14>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<14>_MC.SI | leds<14>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<14>_MC.D1 | 3914 | ? | 0 | 0 | leds<14>_MC | NULL | NULL | leds<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<14>_MC.D2 | 3915 | ? | 0 | 0 | leds<14>_MC | NULL | NULL | leds<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<14>_MC.REG | leds<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<14>_MC.D | 3913 | ? | 0 | 0 | leds<14>_MC | NULL | NULL | leds<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<14>_MC.Q | 3916 | ? | 0 | 0 | leds<14>_MC | NULL | NULL | leds<14>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<14> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<14>_MC.Q | 3917 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<14>_MC.Q | leds<14>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<14> | 3918 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<14> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<15>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<15> | 3922 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<15>_MC.Q | value<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<15>_MC.Q | 3929 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<15>_MC.Q | leds<15>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<15>_MC.SI | leds<15>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<15> | 3922 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<15>_MC.Q | value<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<15>_MC.D1 | 3920 | ? | 0 | 0 | leds<15>_MC | NULL | NULL | leds<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<15>_MC.D2 | 3921 | ? | 0 | 0 | leds<15>_MC | NULL | NULL | leds<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<15>_MC.REG | leds<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<15>_MC.D | 3919 | ? | 0 | 0 | leds<15>_MC | NULL | NULL | leds<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<15>_MC.Q | 3928 | ? | 0 | 0 | leds<15>_MC | NULL | NULL | leds<15>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Latch+PrldLow | value<15>_MC | CPLD_Tester_COPY_0_COPY_0 | 1088 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3927 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 6 | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | value<15> | 3922 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<15>_MC.Q | value<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | value<15>_MC.SI | value<15>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | value<15>_MC.D1 | 3925 | ? | 0 | 0 | value<15>_MC | NULL | NULL | value<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | toggle | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | value<15>_MC.D2 | 3926 | ? | 0 | 0 | value<15>_MC | NULL | NULL | value<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | value<15>_MC.REG | value<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | value<15>_MC.D | 3924 | ? | 0 | 0 | value<15>_MC | NULL | NULL | value<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3927 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 6 | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | value<15>_MC.Q | 3923 | ? | 0 | 0 | value<15>_MC | NULL | NULL | value<15>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | leds<15> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<15>_MC.Q | 3929 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<15>_MC.Q | leds<15>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<15> | 3930 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<15> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<16>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<15> | 3922 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<15>_MC.Q | value<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<16>_MC.Q | 3935 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<16>_MC.Q | leds<16>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<16>_MC.SI | leds<16>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<15> | 3922 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<15>_MC.Q | value<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<16>_MC.D1 | 3932 | ? | 0 | 0 | leds<16>_MC | NULL | NULL | leds<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<16>_MC.D2 | 3933 | ? | 0 | 0 | leds<16>_MC | NULL | NULL | leds<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<16>_MC.REG | leds<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<16>_MC.D | 3931 | ? | 0 | 0 | leds<16>_MC | NULL | NULL | leds<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<16>_MC.Q | 3934 | ? | 0 | 0 | leds<16>_MC | NULL | NULL | leds<16>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<16> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<16>_MC.Q | 3935 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<16>_MC.Q | leds<16>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<16> | 3936 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<16> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<17>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<17>_MC.Q | 3947 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<17>_MC.Q | leds<17>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<17>_MC.SI | leds<17>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<17>_MC.D1 | 3938 | ? | 0 | 0 | leds<17>_MC | NULL | NULL | leds<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<17>_MC.D2 | 3939 | ? | 0 | 0 | leds<17>_MC | NULL | NULL | leds<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<17>_MC.REG | leds<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<17>_MC.D | 3937 | ? | 0 | 0 | leds<17>_MC | NULL | NULL | leds<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<17>_MC.Q | 3946 | ? | 0 | 0 | leds<17>_MC | NULL | NULL | leds<17>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Latch+PrldLow | value<17>_MC | CPLD_Tester_COPY_0_COPY_0 | 1088 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | value<17>_MC.SI | value<17>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | value<17>_MC.D1 | 3944 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | value<17>_MC.D2 | 3943 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | toggle
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | value<17>_MC.CLKF | 3945 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_FALSE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

SRFF_INSTANCE | value<17>_MC.REG | value<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | value<17>_MC.D | 3942 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | value<17>_MC.CLKF | 3945 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_FALSE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | value<17>_MC.Q | 3941 | ? | 0 | 0 | value<17>_MC | NULL | NULL | value<17>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | leds<17> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<17>_MC.Q | 3947 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<17>_MC.Q | leds<17>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<17> | 3948 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<17> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<18>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<18>_MC.Q | 3953 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<18>_MC.Q | leds<18>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<18>_MC.SI | leds<18>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<18>_MC.D1 | 3950 | ? | 0 | 0 | leds<18>_MC | NULL | NULL | leds<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<18>_MC.D2 | 3951 | ? | 0 | 0 | leds<18>_MC | NULL | NULL | leds<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<18>_MC.REG | leds<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<18>_MC.D | 3949 | ? | 0 | 0 | leds<18>_MC | NULL | NULL | leds<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<18>_MC.Q | 3952 | ? | 0 | 0 | leds<18>_MC | NULL | NULL | leds<18>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<18> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<18>_MC.Q | 3953 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<18>_MC.Q | leds<18>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<18> | 3954 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<18> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<19>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<19>_MC.Q | 3959 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<19>_MC.Q | leds<19>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<19>_MC.SI | leds<19>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<19>_MC.D1 | 3956 | ? | 0 | 0 | leds<19>_MC | NULL | NULL | leds<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<19>_MC.D2 | 3957 | ? | 0 | 0 | leds<19>_MC | NULL | NULL | leds<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<19>_MC.REG | leds<19>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<19>_MC.D | 3955 | ? | 0 | 0 | leds<19>_MC | NULL | NULL | leds<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<19>_MC.Q | 3958 | ? | 0 | 0 | leds<19>_MC | NULL | NULL | leds<19>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<19> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<19>_MC.Q | 3959 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<19>_MC.Q | leds<19>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<19> | 3960 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<19> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<1>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<1>_MC.Q | 3965 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<1>_MC.Q | leds<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<1>_MC.SI | leds<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<1>_MC.D1 | 3962 | ? | 0 | 0 | leds<1>_MC | NULL | NULL | leds<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<1>_MC.D2 | 3963 | ? | 0 | 0 | leds<1>_MC | NULL | NULL | leds<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<1>_MC.REG | leds<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<1>_MC.D | 3961 | ? | 0 | 0 | leds<1>_MC | NULL | NULL | leds<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<1>_MC.Q | 3964 | ? | 0 | 0 | leds<1>_MC | NULL | NULL | leds<1>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<1> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<1>_MC.Q | 3965 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<1>_MC.Q | leds<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<1> | 3966 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<20>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<20>_MC.Q | 3971 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<20>_MC.Q | leds<20>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<20>_MC.SI | leds<20>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<20>_MC.D1 | 3968 | ? | 0 | 0 | leds<20>_MC | NULL | NULL | leds<20>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<20>_MC.D2 | 3969 | ? | 0 | 0 | leds<20>_MC | NULL | NULL | leds<20>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<20>_MC.REG | leds<20>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<20>_MC.D | 3967 | ? | 0 | 0 | leds<20>_MC | NULL | NULL | leds<20>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<20>_MC.Q | 3970 | ? | 0 | 0 | leds<20>_MC | NULL | NULL | leds<20>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<20> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<20>_MC.Q | 3971 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<20>_MC.Q | leds<20>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<20> | 3972 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<20> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<21>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<21>_MC.Q | 3977 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<21>_MC.Q | leds<21>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<21>_MC.SI | leds<21>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<21>_MC.D1 | 3974 | ? | 0 | 0 | leds<21>_MC | NULL | NULL | leds<21>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<21>_MC.D2 | 3975 | ? | 0 | 0 | leds<21>_MC | NULL | NULL | leds<21>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<21>_MC.REG | leds<21>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<21>_MC.D | 3973 | ? | 0 | 0 | leds<21>_MC | NULL | NULL | leds<21>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<21>_MC.Q | 3976 | ? | 0 | 0 | leds<21>_MC | NULL | NULL | leds<21>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<21> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<21>_MC.Q | 3977 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<21>_MC.Q | leds<21>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<21> | 3978 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<21> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<22>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<22>_MC.Q | 3983 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<22>_MC.Q | leds<22>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<22>_MC.SI | leds<22>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<22>_MC.D1 | 3980 | ? | 0 | 0 | leds<22>_MC | NULL | NULL | leds<22>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<22>_MC.D2 | 3981 | ? | 0 | 0 | leds<22>_MC | NULL | NULL | leds<22>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<22>_MC.REG | leds<22>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<22>_MC.D | 3979 | ? | 0 | 0 | leds<22>_MC | NULL | NULL | leds<22>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<22>_MC.Q | 3982 | ? | 0 | 0 | leds<22>_MC | NULL | NULL | leds<22>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<22> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<22>_MC.Q | 3983 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<22>_MC.Q | leds<22>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<22> | 3984 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<22> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<23>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<23>_MC.Q | 3989 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<23>_MC.Q | leds<23>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<23>_MC.SI | leds<23>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<23>_MC.D1 | 3986 | ? | 0 | 0 | leds<23>_MC | NULL | NULL | leds<23>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<23>_MC.D2 | 3987 | ? | 0 | 0 | leds<23>_MC | NULL | NULL | leds<23>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<23>_MC.REG | leds<23>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<23>_MC.D | 3985 | ? | 0 | 0 | leds<23>_MC | NULL | NULL | leds<23>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<23>_MC.Q | 3988 | ? | 0 | 0 | leds<23>_MC | NULL | NULL | leds<23>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<23> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<23>_MC.Q | 3989 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<23>_MC.Q | leds<23>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<23> | 3990 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<23> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<24>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<24>_MC.Q | 3995 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<24>_MC.Q | leds<24>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<24>_MC.SI | leds<24>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<17> | 3940 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<17>_MC.Q | value<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<24>_MC.D1 | 3992 | ? | 0 | 0 | leds<24>_MC | NULL | NULL | leds<24>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<17>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<24>_MC.D2 | 3993 | ? | 0 | 0 | leds<24>_MC | NULL | NULL | leds<24>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<24>_MC.REG | leds<24>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<24>_MC.D | 3991 | ? | 0 | 0 | leds<24>_MC | NULL | NULL | leds<24>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<24>_MC.Q | 3994 | ? | 0 | 0 | leds<24>_MC | NULL | NULL | leds<24>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<24> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<24>_MC.Q | 3995 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<24>_MC.Q | leds<24>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<24> | 3996 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<24> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<25>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<25>_MC.Q | 4007 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<25>_MC.Q | leds<25>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<25>_MC.SI | leds<25>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<25>_MC.D1 | 3998 | ? | 0 | 0 | leds<25>_MC | NULL | NULL | leds<25>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<25>_MC.D2 | 3999 | ? | 0 | 0 | leds<25>_MC | NULL | NULL | leds<25>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<25>_MC.REG | leds<25>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<25>_MC.D | 3997 | ? | 0 | 0 | leds<25>_MC | NULL | NULL | leds<25>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<25>_MC.Q | 4006 | ? | 0 | 0 | leds<25>_MC | NULL | NULL | leds<25>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

MACROCELL_INSTANCE | Latch+PrldLow | value<25>_MC | CPLD_Tester_COPY_0_COPY_0 | 1088 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | value<25>_MC.SI | value<25>_MC | 0 | 8 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | toggle | 3838 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | toggle_MC.Q | toggle_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<0> | 3843 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<0>_MC.Q | counter<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | value<25>_MC.D1 | 4004 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | value<25>_MC.D2 | 4003 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | toggle
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | value<25>_MC.CLKF | 4005 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | counter<0> | IV_FALSE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

SRFF_INSTANCE | value<25>_MC.REG | value<25>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | value<25>_MC.D | 4002 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | value<25>_MC.CLKF | 4005 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 7 | IV_TRUE | counter<0> | IV_FALSE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | value<25>_MC.Q | 4001 | ? | 0 | 0 | value<25>_MC | NULL | NULL | value<25>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | leds<25> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<25>_MC.Q | 4007 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<25>_MC.Q | leds<25>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<25> | 4008 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<25> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<26>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<26>_MC.Q | 4013 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<26>_MC.Q | leds<26>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<26>_MC.SI | leds<26>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<26>_MC.D1 | 4010 | ? | 0 | 0 | leds<26>_MC | NULL | NULL | leds<26>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<26>_MC.D2 | 4011 | ? | 0 | 0 | leds<26>_MC | NULL | NULL | leds<26>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<26>_MC.REG | leds<26>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<26>_MC.D | 4009 | ? | 0 | 0 | leds<26>_MC | NULL | NULL | leds<26>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<26>_MC.Q | 4012 | ? | 0 | 0 | leds<26>_MC | NULL | NULL | leds<26>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<26> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<26>_MC.Q | 4013 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<26>_MC.Q | leds<26>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<26> | 4014 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<26> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<27>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<27>_MC.Q | 4019 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<27>_MC.Q | leds<27>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<27>_MC.SI | leds<27>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<27>_MC.D1 | 4016 | ? | 0 | 0 | leds<27>_MC | NULL | NULL | leds<27>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<27>_MC.D2 | 4017 | ? | 0 | 0 | leds<27>_MC | NULL | NULL | leds<27>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<27>_MC.REG | leds<27>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<27>_MC.D | 4015 | ? | 0 | 0 | leds<27>_MC | NULL | NULL | leds<27>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<27>_MC.Q | 4018 | ? | 0 | 0 | leds<27>_MC | NULL | NULL | leds<27>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<27> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<27>_MC.Q | 4019 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<27>_MC.Q | leds<27>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<27> | 4020 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<27> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<28>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<28>_MC.Q | 4025 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<28>_MC.Q | leds<28>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<28>_MC.SI | leds<28>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<28>_MC.D1 | 4022 | ? | 0 | 0 | leds<28>_MC | NULL | NULL | leds<28>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<28>_MC.D2 | 4023 | ? | 0 | 0 | leds<28>_MC | NULL | NULL | leds<28>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<28>_MC.REG | leds<28>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<28>_MC.D | 4021 | ? | 0 | 0 | leds<28>_MC | NULL | NULL | leds<28>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<28>_MC.Q | 4024 | ? | 0 | 0 | leds<28>_MC | NULL | NULL | leds<28>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<28> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<28>_MC.Q | 4025 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<28>_MC.Q | leds<28>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<28> | 4026 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<28> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<29>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<29>_MC.Q | 4031 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<29>_MC.Q | leds<29>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<29>_MC.SI | leds<29>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<29>_MC.D1 | 4028 | ? | 0 | 0 | leds<29>_MC | NULL | NULL | leds<29>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<29>_MC.D2 | 4029 | ? | 0 | 0 | leds<29>_MC | NULL | NULL | leds<29>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<29>_MC.REG | leds<29>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<29>_MC.D | 4027 | ? | 0 | 0 | leds<29>_MC | NULL | NULL | leds<29>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<29>_MC.Q | 4030 | ? | 0 | 0 | leds<29>_MC | NULL | NULL | leds<29>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<29> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<29>_MC.Q | 4031 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<29>_MC.Q | leds<29>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<29> | 4032 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<29> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<2>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<2>_MC.Q | 4037 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<2>_MC.Q | leds<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<2>_MC.SI | leds<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<2>_MC.D1 | 4034 | ? | 0 | 0 | leds<2>_MC | NULL | NULL | leds<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<2>_MC.D2 | 4035 | ? | 0 | 0 | leds<2>_MC | NULL | NULL | leds<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<2>_MC.REG | leds<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<2>_MC.D | 4033 | ? | 0 | 0 | leds<2>_MC | NULL | NULL | leds<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<2>_MC.Q | 4036 | ? | 0 | 0 | leds<2>_MC | NULL | NULL | leds<2>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<2> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<2>_MC.Q | 4037 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<2>_MC.Q | leds<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<2> | 4038 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<30>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<30>_MC.Q | 4043 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<30>_MC.Q | leds<30>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<30>_MC.SI | leds<30>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<30>_MC.D1 | 4040 | ? | 0 | 0 | leds<30>_MC | NULL | NULL | leds<30>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<30>_MC.D2 | 4041 | ? | 0 | 0 | leds<30>_MC | NULL | NULL | leds<30>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<30>_MC.REG | leds<30>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<30>_MC.D | 4039 | ? | 0 | 0 | leds<30>_MC | NULL | NULL | leds<30>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<30>_MC.Q | 4042 | ? | 0 | 0 | leds<30>_MC | NULL | NULL | leds<30>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<30> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<30>_MC.Q | 4043 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<30>_MC.Q | leds<30>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<30> | 4044 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<30> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<31>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<31>_MC.Q | 4049 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<31>_MC.Q | leds<31>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<31>_MC.SI | leds<31>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<25> | 4000 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<25>_MC.Q | value<25>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<31>_MC.D1 | 4046 | ? | 0 | 0 | leds<31>_MC | NULL | NULL | leds<31>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<25>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<31>_MC.D2 | 4047 | ? | 0 | 0 | leds<31>_MC | NULL | NULL | leds<31>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<31>_MC.REG | leds<31>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<31>_MC.D | 4045 | ? | 0 | 0 | leds<31>_MC | NULL | NULL | leds<31>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<31>_MC.Q | 4048 | ? | 0 | 0 | leds<31>_MC | NULL | NULL | leds<31>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<31> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<31>_MC.Q | 4049 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<31>_MC.Q | leds<31>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<31> | 4050 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<31> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<3>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<3>_MC.Q | 4055 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<3>_MC.Q | leds<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<3>_MC.SI | leds<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<3>_MC.D1 | 4052 | ? | 0 | 0 | leds<3>_MC | NULL | NULL | leds<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<3>_MC.D2 | 4053 | ? | 0 | 0 | leds<3>_MC | NULL | NULL | leds<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<3>_MC.REG | leds<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<3>_MC.D | 4051 | ? | 0 | 0 | leds<3>_MC | NULL | NULL | leds<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<3>_MC.Q | 4054 | ? | 0 | 0 | leds<3>_MC | NULL | NULL | leds<3>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<3> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<3>_MC.Q | 4055 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<3>_MC.Q | leds<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<3> | 4056 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<4>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<4>_MC.Q | 4061 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<4>_MC.Q | leds<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<4>_MC.SI | leds<4>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<4>_MC.D1 | 4058 | ? | 0 | 0 | leds<4>_MC | NULL | NULL | leds<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<4>_MC.D2 | 4059 | ? | 0 | 0 | leds<4>_MC | NULL | NULL | leds<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<4>_MC.REG | leds<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<4>_MC.D | 4057 | ? | 0 | 0 | leds<4>_MC | NULL | NULL | leds<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<4>_MC.Q | 4060 | ? | 0 | 0 | leds<4>_MC | NULL | NULL | leds<4>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<4> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<4>_MC.Q | 4061 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<4>_MC.Q | leds<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<4> | 4062 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<5>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<5>_MC.Q | 4067 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<5>_MC.Q | leds<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<5>_MC.SI | leds<5>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<5>_MC.D1 | 4064 | ? | 0 | 0 | leds<5>_MC | NULL | NULL | leds<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<5>_MC.D2 | 4065 | ? | 0 | 0 | leds<5>_MC | NULL | NULL | leds<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<5>_MC.REG | leds<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<5>_MC.D | 4063 | ? | 0 | 0 | leds<5>_MC | NULL | NULL | leds<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<5>_MC.Q | 4066 | ? | 0 | 0 | leds<5>_MC | NULL | NULL | leds<5>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<5> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<5>_MC.Q | 4067 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<5>_MC.Q | leds<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<5> | 4068 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<6>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<6>_MC.Q | 4073 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<6>_MC.Q | leds<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<6>_MC.SI | leds<6>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<6>_MC.D1 | 4070 | ? | 0 | 0 | leds<6>_MC | NULL | NULL | leds<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<6>_MC.D2 | 4071 | ? | 0 | 0 | leds<6>_MC | NULL | NULL | leds<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<6>_MC.REG | leds<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<6>_MC.D | 4069 | ? | 0 | 0 | leds<6>_MC | NULL | NULL | leds<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<6>_MC.Q | 4072 | ? | 0 | 0 | leds<6>_MC | NULL | NULL | leds<6>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<6> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<6>_MC.Q | 4073 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<6>_MC.Q | leds<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<6> | 4074 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<7>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<7>_MC.Q | 4079 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<7>_MC.Q | leds<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<7>_MC.SI | leds<7>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<7>_MC.D1 | 4076 | ? | 0 | 0 | leds<7>_MC | NULL | NULL | leds<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<7>_MC.D2 | 4077 | ? | 0 | 0 | leds<7>_MC | NULL | NULL | leds<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<7>_MC.REG | leds<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<7>_MC.D | 4075 | ? | 0 | 0 | leds<7>_MC | NULL | NULL | leds<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<7>_MC.Q | 4078 | ? | 0 | 0 | leds<7>_MC | NULL | NULL | leds<7>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<7> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<7>_MC.Q | 4079 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<7>_MC.Q | leds<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<7> | 4080 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<8>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<8>_MC.Q | 4085 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<8>_MC.Q | leds<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<8>_MC.SI | leds<8>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<0> | 3833 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<0>_MC.Q | value<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<8>_MC.D1 | 4082 | ? | 0 | 0 | leds<8>_MC | NULL | NULL | leds<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<8>_MC.D2 | 4083 | ? | 0 | 0 | leds<8>_MC | NULL | NULL | leds<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<8>_MC.REG | leds<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<8>_MC.D | 4081 | ? | 0 | 0 | leds<8>_MC | NULL | NULL | leds<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<8>_MC.Q | 4084 | ? | 0 | 0 | leds<8>_MC | NULL | NULL | leds<8>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<8> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<8>_MC.Q | 4085 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<8>_MC.Q | leds<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<8> | 4086 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | leds<9>_MC | CPLD_Tester_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | leds<9>_MC.Q | 4091 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<9>_MC.Q | leds<9>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | leds<9>_MC.SI | leds<9>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | value<10> | 3886 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | value<10>_MC.Q | value<10>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | leds<9>_MC.D1 | 4088 | ? | 0 | 0 | leds<9>_MC | NULL | NULL | leds<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | value<10>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | leds<9>_MC.D2 | 4089 | ? | 0 | 0 | leds<9>_MC | NULL | NULL | leds<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | leds<9>_MC.REG | leds<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | leds<9>_MC.D | 4087 | ? | 0 | 0 | leds<9>_MC | NULL | NULL | leds<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clock_II/FCLK | 3848 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | clock_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | leds<9>_MC.Q | 4090 | ? | 0 | 0 | leds<9>_MC | NULL | NULL | leds<9>_MC.REG | 0 | 8 | SRFF_Q
TNAME | Clock

OUTPUT_INSTANCE | 0 | leds<9> | CPLD_Tester_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | leds<9>_MC.Q | 4091 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | leds<9>_MC.Q | leds<9>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | leds<9> | 4092 | PO | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | leds<9> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | leds<20>_MC | 1 | NULL | 0 | leds<20> | 1 | 38 | 49152
FBPIN | 2 | leds<19>_MC | 1 | NULL | 0 | leds<19> | 1 | 37 | 49152
FBPIN | 3 | leds<18>_MC | 1 | NULL | 0 | leds<18> | 1 | 36 | 49152
FBPIN | 4 | toggle_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | counter<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | counter<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | counter<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | counter<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | leds<17>_MC | 1 | NULL | 0 | leds<17> | 1 | 34 | 53248
FBPIN | 10 | leds<16>_MC | 1 | NULL | 0 | leds<16> | 1 | 33 | 53248
FBPIN | 11 | leds<15>_MC | 1 | NULL | 0 | leds<15> | 1 | 32 | 53248
FBPIN | 12 | leds<14>_MC | 1 | NULL | 0 | leds<14> | 1 | 31 | 53248
FBPIN | 13 | leds<13>_MC | 1 | NULL | 0 | leds<13> | 1 | 30 | 51200
FBPIN | 14 | counter<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | counter<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | counter<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | leds<21>_MC | 1 | NULL | 0 | leds<21> | 1 | 39 | 49152
FBPIN | 2 | leds<22>_MC | 1 | NULL | 0 | leds<22> | 1 | 40 | 49152
FBPIN | 5 | leds<23>_MC | 1 | NULL | 0 | leds<23> | 1 | 41 | 49152
FBPIN | 6 | leds<24>_MC | 1 | NULL | 0 | leds<24> | 1 | 42 | 49152
FBPIN | 7 | leds<25>_MC | 1 | NULL | 0 | leds<25> | 1 | 43 | 57344
FBPIN | 8 | leds<26>_MC | 1 | NULL | 0 | leds<26> | 1 | 44 | 57344
FBPIN | 9 | value<25>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | NULL | 0 | clock_II | 1 | NULL | 0 | 1 | 57344
FBPIN | 11 | value<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | leds<27>_MC | 1 | NULL | 0 | leds<27> | 1 | 2 | 49152
FBPIN | 13 | leds<28>_MC | 1 | NULL | 0 | leds<28> | 1 | 3 | 49152
FBPIN | 14 | value<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | value<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | value<15>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | leds<12>_MC | 1 | NULL | 0 | leds<12> | 1 | 29 | 49152
FBPIN | 2 | leds<11>_MC | 1 | NULL | 0 | leds<11> | 1 | 28 | 49152
FBPIN | 3 | leds<10>_MC | 1 | NULL | 0 | leds<10> | 1 | 27 | 49152
FBPIN | 6 | leds<9>_MC | 1 | NULL | 0 | leds<9> | 1 | 23 | 49152
FBPIN | 10 | leds<8>_MC | 1 | NULL | 0 | leds<8> | 1 | 22 | 49152
FBPIN | 11 | leds<7>_MC | 1 | NULL | 0 | leds<7> | 1 | 21 | 49152
FBPIN | 12 | leds<6>_MC | 1 | NULL | 0 | leds<6> | 1 | 20 | 49152
FBPIN | 14 | leds<5>_MC | 1 | NULL | 0 | leds<5> | 1 | 19 | 49152
FBPIN | 15 | leds<4>_MC | 1 | NULL | 0 | leds<4> | 1 | 18 | 49152

FB_INSTANCE | FOOBAR4_ | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | leds<29>_MC | 1 | NULL | 0 | leds<29> | 1 | 5 | 49152
FBPIN | 2 | leds<30>_MC | 1 | NULL | 0 | leds<30> | 1 | 6 | 49152
FBPIN | 7 | leds<31>_MC | 1 | NULL | 0 | leds<31> | 1 | 8 | 49152
FBPIN | 11 | leds<0>_MC | 1 | NULL | 0 | leds<0> | 1 | 12 | 49152
FBPIN | 13 | leds<1>_MC | 1 | NULL | 0 | leds<1> | 1 | 13 | 49152
FBPIN | 14 | leds<2>_MC | 1 | NULL | 0 | leds<2> | 1 | 14 | 49152
FBPIN | 15 | leds<3>_MC | 1 | NULL | 0 | leds<3> | 1 | 16 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR5_ | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | CPLD_Tester_COPY_0_COPY_0 | 0 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<1> | 3849 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<1>_MC.Q | counter<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<2> | 3854 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<2>_MC.Q | counter<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<3> | 3859 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<3>_MC.Q | counter<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<4> | 3864 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<4>_MC.Q | counter<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<5> | 3869 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<5>_MC.Q | counter<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | counter<6> | 3874 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | counter<6>_MC.Q | counter<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 3927 | ? | 0 | 0 | CPLD_Tester_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 6 | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | CPLD_Tester_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 15
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 19 | 
SPPTERM | 7 | IV_FALSE | counter<0> | IV_FALSE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 22 | 
SPPTERM | 6 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3> | IV_TRUE | counter<4> | IV_TRUE | counter<5>
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3> | IV_TRUE | counter<4>
PLA_TERM | 28 | 
SPPTERM | 4 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2> | IV_TRUE | counter<3>
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_TRUE | counter<2>
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | value<15>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | value<15>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_TRUE | counter<0> | IV_TRUE | counter<1>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | counter<0>

PLA | FOOBAR2_ | 15
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | toggle
PLA_TERM | 4 | 
SPPTERM | 6 | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | value<17>
PLA_TERM | 28 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 34 | 
SPPTERM | 7 | IV_TRUE | counter<0> | IV_FALSE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 40 | 
SPPTERM | 7 | IV_FALSE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 49 | 
SPPTERM | 7 | IV_TRUE | counter<0> | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 52 | 
SPPTERM | 7 | IV_FALSE | counter<0> | IV_FALSE | counter<1> | IV_TRUE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>
PLA_TERM | 55 | 
SPPTERM | 7 | IV_TRUE | toggle | IV_TRUE | counter<1> | IV_FALSE | counter<2> | IV_FALSE | counter<3> | IV_FALSE | counter<4> | IV_FALSE | counter<5> | IV_FALSE | counter<6>

PLA | FOOBAR3_ | 9
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 25 | 
SPPTERM | 1 | IV_TRUE | value<10>
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 43 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | value<0>

PLA | FOOBAR4_ | 7
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 28 | 
SPPTERM | 1 | IV_TRUE | value<25>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 46 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 49 | 
SPPTERM | 1 | IV_TRUE | value<0>
PLA_TERM | 52 | 
SPPTERM | 1 | IV_TRUE | value<0>

BUSINFO | LEDS<31:0> | 32 | 0 | 1 | leds<0> | 31 | leds<10> | 21 | leds<11> | 20 | leds<12> | 19 | leds<13> | 18 | leds<14> | 17 | leds<15> | 16 | leds<16> | 15 | leds<17> | 14 | leds<18> | 13 | leds<19> | 12 | leds<1> | 30 | leds<20> | 11 | leds<21> | 10 | leds<22> | 9 | leds<23> | 8 | leds<24> | 7 | leds<25> | 6 | leds<26> | 5 | leds<27> | 4 | leds<28> | 3 | leds<29> | 2 | leds<2> | 29 | leds<30> | 1 | leds<31> | 0 | leds<3> | 28 | leds<4> | 27 | leds<5> | 26 | leds<6> | 25 | leds<7> | 24 | leds<8> | 23 | leds<9> | 22

IOSTD | LVCMOS18
clock | LVCMOS33
leds<0> | LVCMOS33
leds<10> | LVCMOS33
leds<11> | LVCMOS33
leds<12> | LVCMOS33
leds<13> | LVCMOS33
leds<14> | LVCMOS33
leds<15> | LVCMOS33
leds<16> | LVCMOS33
leds<17> | LVCMOS33
leds<18> | LVCMOS33
leds<19> | LVCMOS33
leds<1> | LVCMOS33
leds<20> | LVCMOS33
leds<21> | LVCMOS33
leds<22> | LVCMOS33
leds<23> | LVCMOS33
leds<24> | LVCMOS33
leds<25> | LVCMOS33
leds<26> | LVCMOS33
leds<27> | LVCMOS33
leds<28> | LVCMOS33
leds<29> | LVCMOS33
leds<2> | LVCMOS33
leds<30> | LVCMOS33
leds<31> | LVCMOS33
leds<3> | LVCMOS33
leds<4> | LVCMOS33
leds<5> | LVCMOS33
leds<6> | LVCMOS33
leds<7> | LVCMOS33
leds<8> | LVCMOS33
leds<9> | LVCMOS33


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | counter<6> | NULL | 1 | counter<0> | NULL | 3 | counter<3> | NULL | 4 | value<15> | NULL | 6 | counter<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 8 | value<10> | NULL | 9 | value<17> | NULL | 15 | counter<5> | NULL | 20 | counter<1> | NULL | 21 | counter<4> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 68 | 79 | -1 | 71 | 95 | -1 | 77 | -1 | 93 | 90 | -1 | -1 | -1 | -1 | -1 | 69 | -1 | -1 | -1 | -1 | 78 | 70 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | counter<6> | NULL | 1 | value<25> | NULL | 3 | counter<3> | NULL | 4 | counter<4> | NULL | 6 | counter<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 8 | counter<1> | NULL | 9 | value<17> | NULL | 10 | toggle | NULL | 15 | counter<0> | NULL | 22 | counter<5> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 68 | 88 | -1 | 71 | 70 | -1 | 77 | -1 | 78 | 90 | 67 | -1 | -1 | -1 | -1 | 79 | -1 | -1 | -1 | -1 | -1 | -1 | 69 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 6 | value<0> | NULL | 8 | value<10> | NULL

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | -1 | -1 | -1 | 94 | -1 | 93 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 1 | value<25> | NULL | 6 | value<0> | NULL

FB_IMUX_INDEX | FOOBAR4_ | -1 | 88 | -1 | -1 | -1 | -1 | 94 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | clock | 2 | 2

TIME_TSPEC | TS_Clock | PERIOD:Clock:1000.000nS:HIGH:500.000nS | Clock | 10003 | 10000 | 5000 | NULL
