#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 19 13:36:16 2023
# Process ID: 30020
# Current directory: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39548 C:\Users\alexm\OneDrive\Documents\uni\CS351\test-project\test3\test3.xpr
# Log file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/vivado.log
# Journal file: C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3\vivado.jou
# Running On: alex-yoga, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14702 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.xpr
update_compile_order -fileset sources_1
close_project
create_project instructables C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/instructables -part xc7z020clg400-1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property CONFIG.PCW_IMPORT_BOARD_PRESET {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/instructables/FCZF759IARFCKLS/Test3/ZYBO_def/ZYBO_zynq_def.xml} [get_bd_cells processing_system7_0]
set_property -dict [list \
  CONFIG.PCW_EN_CLK1_PORT {1} \
  CONFIG.PCW_EN_CLK2_PORT {1} \
  CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
  CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
  CONFIG.PCW_WDT_PERIPHERAL_ENABLE {1} \
] [get_bd_cells processing_system7_0]
open_bd_design {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/instructables/instructables.srcs/sources_1/bd/design_1/design_1.bd}
open_project C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.xpr
current_project instructables
current_project test3
open_bd_design {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
current_project instructables
current_project test3
set_property CONFIG.PCW_IMPORT_BOARD_PRESET {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/instructables/FCZF759IARFCKLS/Test3/ZYBO_def/ZYBO_zynq_def.xml} [get_bd_cells processing_system7_0]
update_compile_order -fileset sources_1
close [ open C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.v w ]
add_files C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.sv] -no_script -reset -force -quiet
remove_files  C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.sv
file delete -force C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/new/top.sv
open_bd_design {C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/test3/test3.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference top top_0
current_project instructables
current_project test3
create_bd_port -dir I ac_sda
delete_bd_objs [get_bd_ports ac_sda]
create_bd_port -dir IO ac_sda
create_bd_port -dir IO ac_scl
startgroup
current_project instructables
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1
endgroup
delete_bd_objs [get_bd_cells processing_system7_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2 661 32} [get_bd_cells axi_interconnect_0]
current_project test3
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
