
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M
Install: C:\Microsemi\Libero_SoC_v12.5\SynplifyPro
OS: Windows 6.2

Hostname: MSI

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202003syn, Build 175R, Built Jun  5 2020 09:18:53, @

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
5        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54)
8        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48)

*******************************************************************
Modules that may have changed as a result of file changes: 83
MID:  lib.cell.view
0        work.APBM.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
1        work.APBS.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
2        work.BANKCTRLM.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
3        work.BANKCTRL_GPIO.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
4        work.BANKCTRL_HSIO.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
5        work.BANKEN.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
6        work.CLKBUF_DIFF.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
7        work.CLKBUF_DIFF_ODT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
8        work.CORELNKTMR_V.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
9        work.CRN_COMMON.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
10       work.CRN_INT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
11       work.CRYPTO.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
12       work.CRYPTO_SOC.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
13       work.DEBUG.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
14       work.DLL.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
15       work.DRI.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
16       work.ENFORCE.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
17       work.GLITCHDETECT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
18       work.GPSS_COMMON.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
19       work.HS_IO_CLK.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
20       work.ICB_BANKCLK.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
21       work.ICB_CLKDIV.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
22       work.ICB_CLKDIVDELAY.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
23       work.ICB_CLKINT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
24       work.ICB_CLKSTOP.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
25       work.ICB_CLKSTOP_EN.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
26       work.ICB_INT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
27       work.ICB_MUXING.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
28       work.ICB_NGMUX.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
29       work.INIT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
30       work.IOD.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
31       work.LANECTRL.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
32       work.LANERST.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
33       work.MSS.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
34       work.OSC_RC160MHZ.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
35       work.OSC_RC200MHZ.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
36       work.OSC_RC2MHZ.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
37       work.PCIE.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
38       work.PCIE_COMMON.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
39       work.PF_SPI.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
40       work.PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
41       work.PF_TPSRAM_C0.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
42       work.PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
43       work.PLL.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
44       work.QUADRST.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
45       work.QUADRST_PCIE.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
46       work.SCB.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
47       work.SYSCTRL_RESET_STATUS.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
48       work.SYSRESET.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
49       work.SYS_SERVICES.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
50       work.TAMPER.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
51       work.TVS.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
52       work.TX_PLL.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
53       work.UPROM.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
54       work.USPI.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
55       work.VOLTAGEDETECT.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
56       work.VREFBANKDYN.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
57       work.VREFCTRL.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
58       work.XCVR.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
59       work.XCVR_64B6XB.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
60       work.XCVR_8B10B.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
61       work.XCVR_APB_LINK.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
62       work.XCVR_APB_LINK_V.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
63       work.XCVR_DUAL_PCS.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
64       work.XCVR_PIPE.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
65       work.XCVR_PIPE_AXI0.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
66       work.XCVR_PIPE_AXI1.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
67       work.XCVR_PMA.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
68       work.XCVR_REF_CLK.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
69       work.XCVR_REF_CLK_N.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
70       work.XCVR_REF_CLK_P.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
71       work.XCVR_TEST.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
72       work.XCVR_VV.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\polarfire_syn_comps.v (2022-02-08 01:24:37, 2022-02-08 01:34:54) <-- (module definition)
73       work.comb.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
74       work.de64_1.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
75       work.de64_2.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
76       work.de_v1.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
77       work.delay_a_clock.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
78       work.en64_RP2.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
79       work.error_gen.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
80       work.test2.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (module definition)
81       work.test5.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)
82       work.test6_for_compare.verilog may have changed because the following files changed:
                        C:\Users\Kai\Desktop\test2_RP\component\work\test2\test2.v (2022-02-08 01:24:28, 2022-02-08 01:34:48) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 17
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\generic\acg5.v (2020-06-21 20:37:24)
1        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\hypermods.v (2020-06-21 20:37:56)
2        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_objects.v (2020-06-21 20:37:56)
3        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-06-21 20:37:56)
4        C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\lib\vlog\umr_capim.v (2020-06-21 20:37:56)
6        C:\Users\Kai\Desktop\test2_RP\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0.v (2022-01-22 14:37:49)
7        C:\Users\Kai\Desktop\test2_RP\component\work\PF_TPSRAM_C0\PF_TPSRAM_C0_0\PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM.v (2022-01-22 14:37:49)
9        C:\Users\Kai\Desktop\test2_RP\hdl\PF_SRAM_AHBL_AXI_C1_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v (2022-01-27 23:28:01)
10       C:\Users\Kai\Desktop\test2_RP\hdl\comb.v (2022-01-22 16:00:24)
11       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_1.v (2022-01-22 12:26:39)
12       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\HDL_RP\de_v1\de64_2.v (2022-01-22 12:16:23)
13       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\HDL_RP\de_v1\de_v1.v (2022-01-22 12:16:31)
14       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\HDL_RP\en64_RP.v (2022-01-22 11:59:43)
15       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\delay_a_clock.v (2022-01-22 14:51:02)
16       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\error_gen.v (2022-01-22 15:35:38)
17       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\test5.v (2022-01-22 11:59:43)
18       C:\Users\Kai\Desktop\test2_RP\hdl\test2_RP_HDL\test6.v (2022-01-22 16:25:29)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
