// Seed: 2999926081
module module_0 (
    input wor id_0,
    output wand id_1,
    output uwire id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 id_9
);
  wire id_11, id_12;
  assign module_1.id_7 = 0;
  wire id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    output uwire id_0
    , id_11,
    input  tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    inout  tri1  id_5,
    output wire  id_6,
    output tri   id_7,
    output tri1  id_8,
    input  tri   id_9
);
  logic [7:0][1 'b0][1] id_12;
  assign {!-1, (id_1 | 1), 1 + -1, !1, id_1, -1'b0, id_1} = id_4;
  assign (strong1, strong0) id_0 = -1;
  wire id_13;
  ;
  wire [-1 : ""] id_14;
  localparam id_15 = -1 ^ -1;
  assign id_8 = id_12;
  logic id_16, id_17;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_8,
      id_1,
      id_1,
      id_4
  );
endmodule
