[{"DBLP title": "EcoLaser: an adaptive laser control for energy-efficient on-chip photonic interconnects.", "DBLP authors": ["Yigit Demir", "Nikos Hardavellas"], "year": 2014, "MAG papers": [{"PaperId": 1994151894, "PaperTitle": "ecolaser an adaptive laser control for energy efficient on chip photonic interconnects", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "A model for array-based approximate arithmetic computing with application to multiplier and squarer design.", "DBLP authors": ["Botang Shao", "Peng Li"], "year": 2014, "MAG papers": [{"PaperId": 2050165578, "PaperTitle": "a model for array based approximate arithmetic computing with application to multiplier and squarer design", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing.", "DBLP authors": ["Shankar Ganesh Ramasubramanian", "Rangharajan Venkatesan", "Mrigank Sharad", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2060969833, "PaperTitle": "spindle spintronic deep learning engine for large scale neuromorphic computing", "Year": 2014, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Adaptive front-end throttling for superscalar processors.", "DBLP authors": ["Wei Zhang", "Hang Zhang", "John Lach"], "year": 2014, "MAG papers": [{"PaperId": 2082876139, "PaperTitle": "adaptive front end throttling for superscalar processors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of virginia", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "AxNN: energy-efficient neuromorphic systems using approximate computing.", "DBLP authors": ["Swagath Venkataramani", "Ashish Ranjan", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 1998917233, "PaperTitle": "axnn energy efficient neuromorphic systems using approximate computing", "Year": 2014, "CitationCount": 69, "EstimatedCitation": 91, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "TONE: adaptive temperature optimization for the next generation video encoders.", "DBLP authors": ["Daniel Palomino", "Muhammad Shafique", "Altamiro Amadeu Susin", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2063534843, "PaperTitle": "tone adaptive temperature optimization for the next generation video encoders", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["universidade federal do rio grande do sul", "karlsruhe institute of technology", "karlsruhe institute of technology", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "StoRM: a stochastic recognition and mining processor.", "DBLP authors": ["Vinay K. Chippa", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2020827807, "PaperTitle": "storm a stochastic recognition and mining processor", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Approximate compressed sensing: ultra-low power biosignal processing via aggressive voltage scaling on a hybrid memory multi-core processor.", "DBLP authors": ["Daniele Bortolotti", "Hossein Mamaghanian", "Andrea Bartolini", "Maryam Ashouei", "Jan Stuijt", "David Atienza", "Pierre Vandergheynst", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2012194400, "PaperTitle": "approximate compressed sensing ultra low power biosignal processing via aggressive voltage scaling on a hybrid memory multi core processor", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["imec", "ecole polytechnique federale de lausanne", "university of bologna", "imec", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of bologna", "university of bologna"]}], "source": "ES"}, {"DBLP title": "An on-chip autonomous thermoelectric energy management system for energy-efficient active cooling.", "DBLP authors": ["Borislav Alexandrov", "Khondker Z. Ahmed", "Saibal Mukhopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 2166410837, "PaperTitle": "an on chip autonomous thermoelectric energy management system for energy efficient active cooling", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Tunnel FET-based ultra-low power, low-noise amplifier design for bio-signal acquisition.", "DBLP authors": ["Huichu Liu", "Mahsa Shoaran", "Xueqing Li", "Suman Datta", "Alexandre Schmid", "Vijaykrishnan Narayanan"], "year": 2014, "MAG papers": [{"PaperId": 1996086944, "PaperTitle": "tunnel fet based ultra low power low noise amplifier design for bio signal acquisition", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["ecole polytechnique federale de lausanne", "pennsylvania state university", "ecole polytechnique federale de lausanne", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Performance modeling for emerging interconnect technologies in CMOS and beyond-CMOS circuits.", "DBLP authors": ["Sou-Chi Chang", "Ahmet Ceyhan", "Vachan Kumar", "Azad Naeemi"], "year": 2014, "MAG papers": [{"PaperId": 1980663834, "PaperTitle": "performance modeling for emerging interconnect technologies in cmos and beyond cmos circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Making B+-tree efficient in PCM-based main memory.", "DBLP authors": ["Ping Chi", "Wang-Chien Lee", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2128353750, "PaperTitle": "making b tree efficient in pcm based main memory", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory.", "DBLP authors": ["Chenchen Fu", "Mengying Zhao", "Chun Jason Xue", "Alex Orailoglu"], "year": 2014, "MAG papers": [{"PaperId": 2079990440, "PaperTitle": "sleep aware variable partitioning for energy efficient hybrid pram and dram main memory", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["city university of hong kong", "city university of hong kong", "city university of hong kong", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "DR. Swap: energy-efficient paging for smartphones.", "DBLP authors": ["Kan Zhong", "Xiao Zhu", "Tianzheng Wang", "Dan Zhang", "Xianlu Luo", "Duo Liu", "Weichen Liu", "Edwin Hsing-Mean Sha"], "year": 2014, "MAG papers": [{"PaperId": 1964531213, "PaperTitle": "dr swap energy efficient paging for smartphones", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of toronto", "chongqing university", "university of toronto", "chongqing university", "chongqing university", "chongqing university", "chongqing university", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Quasi-resonant clocking: a run-time control approach for true voltage-frequency-scalability.", "DBLP authors": ["Visvesh S. Sathe"], "year": 2014, "MAG papers": [{"PaperId": 2074485130, "PaperTitle": "quasi resonant clocking a run time control approach for true voltage frequency scalability", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of washington"]}], "source": "ES"}, {"DBLP title": "An energy-efficient 2.5D through-silicon interposer I/O with self-adaptive adjustment of output-voltage swing.", "DBLP authors": ["Dongjun Xu", "Sai Manoj Pudukotai Dinakarrao", "Hantao Huang", "Ningmei Yu", "Hao Yu"], "year": 2014, "MAG papers": [{"PaperId": 2122581185, "PaperTitle": "an energy efficient 2 5d through silicon interposer i o with self adaptive adjustment of output voltage swing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nanyang technological university", "nanyang technological university", null, "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable regenerator-based interconnect design for ultra-dynamic-voltage-scaling systems.", "DBLP authors": ["Seongjong Kim", "Mingoo Seok"], "year": 2014, "MAG papers": [{"PaperId": 2028201951, "PaperTitle": "reconfigurable regenerator based interconnect design for ultra dynamic voltage scaling systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Dynamic thermal management for FinFET-based circuits exploiting the temperature effect inversion phenomenon.", "DBLP authors": ["Woojoo Lee", "Yanzhi Wang", "Tiansong Cui", "Shahin Nazarian", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2016652708, "PaperTitle": "dynamic thermal management for finfet based circuits exploiting the temperature effect inversion phenomenon", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Buffered clock tree synthesis considering self-heating effects.", "DBLP authors": ["Chung-Wei Lin", "Tzu-Hsuan Hsu", "Xin-Wei Shih", "Yao-Wen Chang"], "year": 2014, "MAG papers": [{"PaperId": 1968065143, "PaperTitle": "buffered clock tree synthesis considering self heating effects", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national taiwan university", "university of california berkeley", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Therminator: a thermal simulator for smartphones producing accurate chip and skin temperature maps.", "DBLP authors": ["Qing Xie", "Mohammad Javad Dousti", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2136927683, "PaperTitle": "therminator a thermal simulator for smartphones producing accurate chip and skin temperature maps", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Challenges in low-power analog circuit design for sub-28nm CMOS technologies.", "DBLP authors": ["Amr Fahim"], "year": 2014, "MAG papers": [{"PaperId": 1994424762, "PaperTitle": "challenges in low power analog circuit design for sub 28nm cmos technologies", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["semtech"]}], "source": "ES"}, {"DBLP title": "Process and design solutions for exploiting FD-SOI technology towards energy efficient SOCs.", "DBLP authors": ["Philippe Flatresse"], "year": 2014, "MAG papers": [{"PaperId": 2053073992, "PaperTitle": "process and design solutions for exploiting fd soi technology towards energy efficient socs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Unified embedded non-volatile memory for emerging mobile markets.", "DBLP authors": ["Kangho Lee", "Jimmy J. Kan", "Seung H. Kang"], "year": 2014, "MAG papers": [{"PaperId": 2084192944, "PaperTitle": "unified embedded non volatile memory for emerging mobile markets", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["qualcomm", "qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "GPUVolt: modeling and characterizing voltage noise in GPU architectures.", "DBLP authors": ["Jingwen Leng", "Yazhou Zu", "Minsoo Rhu", "Meeta Sharma Gupta", "Vijay Janapa Reddi"], "year": 2014, "MAG papers": [{"PaperId": 2017099699, "PaperTitle": "gpuvolt modeling and characterizing voltage noise in gpu architectures", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "ibm"]}], "source": "ES"}, {"DBLP title": "Empirically derived abstractions in uncore power modeling for a server-class processor chip.", "DBLP authors": ["Hans M. Jacobson", "Arun Joseph", "Dharmesh Parikh", "Pradip Bose", "Alper Buyuktosunoglu"], "year": 2014, "MAG papers": [{"PaperId": 2010719306, "PaperTitle": "empirically derived abstractions in uncore power modeling for a server class processor chip", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Content-driven memory pressure balancing and video memory power management for parallel high efficiency video coding.", "DBLP authors": ["Felipe Martin Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2014, "MAG papers": [{"PaperId": 2057504679, "PaperTitle": "content driven memory pressure balancing and video memory power management for parallel high efficiency video coding", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["karlsruhe institute of technology", null, "karlsruhe institute of technology", "universidade federal do rio grande do sul", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "Software canaries: software-based path delay fault testing for variation-aware energy-efficient design.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2014, "MAG papers": [{"PaperId": 2171314517, "PaperTitle": "software canaries software based path delay fault testing for variation aware energy efficient design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at urbana champaign", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Algorithms for power-efficient QoS in application specific NoCs.", "DBLP authors": ["Hao He", "Gongming Yang", "Jiang Hu"], "year": 2014, "MAG papers": [{"PaperId": 2018994767, "PaperTitle": "algorithms for power efficient qos in application specific nocs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Design and CAD methodologies for low power gate-level monolithic 3D ICs.", "DBLP authors": ["Shreepad A. Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "year": 2014, "MAG papers": [{"PaperId": 2002806561, "PaperTitle": "design and cad methodologies for low power gate level monolithic 3d ics", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 74, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Efficient NBTI modeling technique considering recovery effects.", "DBLP authors": ["Reef Eilers", "Malte Metzdorf", "Domenik Helms", "Wolfgang Nebel"], "year": 2014, "MAG papers": [{"PaperId": 2141212437, "PaperTitle": "efficient nbti modeling technique considering recovery effects", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["offis", "university of oldenburg", "offis", "offis"]}], "source": "ES"}, {"DBLP title": "Bridging high performance and low power in processor design.", "DBLP authors": ["Ruchir Puri", "Mihir R. Choudhury", "Haifeng Qian", "Matthew M. Ziegler"], "year": 2014, "MAG papers": [{"PaperId": 2038020121, "PaperTitle": "bridging high performance and low power in processor design", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "CASA: correlation-aware speculative adders.", "DBLP authors": ["Gai Liu", "Ye Tao", "Mingxing Tan", "Zhiru Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2152870706, "PaperTitle": "casa correlation aware speculative adders", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["cornell university", "cornell university", "cornell university", "cornell university"]}], "source": "ES"}, {"DBLP title": "Synergistic circuit and system design for energy-efficient and robust domain wall caches.", "DBLP authors": ["Seyedhamidreza Motaman", "Anirudh Iyengar", "Swaroop Ghosh"], "year": 2014, "MAG papers": [{"PaperId": 1992775315, "PaperTitle": "synergistic circuit and system design for energy efficient and robust domain wall caches", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of south florida", "university of south florida", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Timing errors in LDPC decoding computations with overscaled supply voltage.", "DBLP authors": ["Behnam Sedighi", "N. Prasanth Anthapadmanabhan", "Dusan Suvakovic"], "year": 2014, "MAG papers": [{"PaperId": 2160493672, "PaperTitle": "timing errors in ldpc decoding computations with overscaled supply voltage", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of notre dame", "bell labs", "bell labs"]}], "source": "ES"}, {"DBLP title": "A case for leveraging 802.11p for direct phone-to-phone communications.", "DBLP authors": ["Pilsoon Choi", "Jason H. Gao", "Nadesh Ramanathan", "Mengda Mao", "Shipeng Xu", "Chirn Chye Boon", "Suhaib A. Fahmy", "Li-Shiuan Peh"], "year": 2014, "MAG papers": [{"PaperId": 2121287779, "PaperTitle": "a case for leveraging 802 11p for direct phone to phone communications", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["nanyang technological university", "nanyang technological university", "massachusetts institute of technology", "massachusetts institute of technology", "nanyang technological university", "nanyang technological university", "nanyang technological university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "2.3 ppm/\u00b0c 40 nW MOSFET-only voltage reference.", "DBLP authors": ["Oscar E. Mattia", "Hamilton Klimach", "Sergio Bampi"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "A bipolar \u00b140 MV self-starting boost converter with transformer reuse for thermoelectric energy harvesting.", "DBLP authors": ["Nachiket V. Desai", "Yogesh K. Ramadass", "Anantha P. Chandrakasan"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Impact of process variation in inductive integrated voltage regulator on delay and power of digital circuits.", "DBLP authors": ["Monodeep Kar", "Sergio Carlo", "Harish Kumar Krishnamurthy", "Saibal Mukhopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 1989642995, "PaperTitle": "impact of process variation in inductive integrated voltage regulator on delay and power of digital circuits", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Aging mitigation of power supply-connected batteries.", "DBLP authors": ["Jaemin Kim", "Alma Pr\u00f6bstl", "Samarjit Chakraborty", "Naehyuck Chang"], "year": 2014, "MAG papers": [{"PaperId": 2164921161, "PaperTitle": "aging mitigation of power supply connected batteries", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technische universitat munchen", "seoul national university", "seoul national university", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Variation tolerant design of a vector processor for recognition, mining and synthesis.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Swagath Venkataramani", "Sujit Dey", "Anand Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 1988737687, "PaperTitle": "variation tolerant design of a vector processor for recognition mining and synthesis", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Thermal-aware layout planning for heterogeneous datacenters.", "DBLP authors": ["Reza Azimi", "Xin Zhan", "Sherief Reda"], "year": 2014, "MAG papers": [{"PaperId": 2015148931, "PaperTitle": "thermal aware layout planning for heterogeneous datacenters", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["brown university", "brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "QPR.js: a runtime framework for QoS-aware power optimization for parallel JavaScript programs.", "DBLP authors": ["Wonjun Lee", "Channoh Kim", "Houp Song", "Jae W. Lee"], "year": 2014, "MAG papers": [{"PaperId": 1972620166, "PaperTitle": "qpr js a runtime framework for qos aware power optimization for parallel javascript programs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "samsung", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Ultra-low voltage mixed TFET-MOSFET 8T SRAM cell.", "DBLP authors": ["Yin-Nien Chen", "Ming-Long Fan", "Vita Pi-Ho Hu", "Pin Su", "Ching-Te Chuang"], "year": 2014, "MAG papers": [{"PaperId": 1984274507, "PaperTitle": "ultra low voltage mixed tfet mosfet 8t sram cell", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "a-SAD: power efficient SAD calculator for real time H.264 video encoder using MSB-approximation technique.", "DBLP authors": ["Trang Le Dinh Dang", "Ik Joon Chang", "Jinsang Kim"], "year": 2014, "MAG papers": [{"PaperId": 2057760891, "PaperTitle": "a sad power efficient sad calculator for real time h 264 video encoder using msb approximation technique", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Design exploration of racetrack lower-level caches.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Alex K. Jones", "Hai Li"], "year": 2014, "MAG papers": [{"PaperId": 2156507858, "PaperTitle": "design exploration of racetrack lower level caches", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "broadcom"]}], "source": "ES"}, {"DBLP title": "A compact macromodel for the charge phase of a battery with typical charging protocol.", "DBLP authors": ["Donghwa Shin", "Alessandro Sassone", "Alberto Bocca", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2014, "MAG papers": [{"PaperId": 2122157026, "PaperTitle": "a compact macromodel for the charge phase of a battery with typical charging protocol", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of turin", "yeungnam university", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Energy efficient task scheduling on a multi-core platform using real-time energy measurements.", "DBLP authors": ["Digvijay Singh", "William J. Kaiser"], "year": 2014, "MAG papers": [{"PaperId": 1993958448, "PaperTitle": "energy efficient task scheduling on a multi core platform using real time energy measurements", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Energy-efficient mapping of biomedical applications on domain-specific accelerator under process variation.", "DBLP authors": ["Mohammad Khavari Tavana", "Amey M. Kulkarni", "Abbas Rahimi", "Tinoosh Mohsenin", "Houman Homayoun"], "year": 2014, "MAG papers": [{"PaperId": 2044479847, "PaperTitle": "energy efficient mapping of biomedical applications on domain specific accelerator under process variation", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["george mason university", "university of maryland baltimore county", "university of maryland baltimore county", "university of california san diego", "george mason university"]}], "source": "ES"}, {"DBLP title": "A memory rename table to reduce energy and improve performance.", "DBLP authors": ["Joseph Pusdesris", "Benjamin VanderSloot", "Trevor N. Mudge"], "year": 2014, "MAG papers": [{"PaperId": 2038440731, "PaperTitle": "a memory rename table to reduce energy and improve performance", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A deterministic-dither-based, all-digital system for on-chippower supply noise measurement.", "DBLP authors": ["Kannan A. Sankaragomathi", "William Anthony Smith", "Brian P. Otis", "Visvesh S. Sathe"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "An open-source framework for formal specification and simulation of electrical energy systems.", "DBLP authors": ["Sara Vinco", "Alessandro Sassone", "Franco Fummi", "Enrico Macii", "Massimo Poncino"], "year": 2014, "MAG papers": [{"PaperId": 1996491013, "PaperTitle": "an open source framework for formal specification and simulation of electrical energy systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of turin", "university of verona", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Analysis and optimization of in-situ error detection techniques in ultra-low-voltage pipeline.", "DBLP authors": ["Seongjong Kim", "Mingoo Seok"], "year": 2014, "MAG papers": [{"PaperId": 2031390917, "PaperTitle": "analysis and optimization of in situ error detection techniques in ultra low voltage pipeline", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Quantifying the impact of variability on the energy efficiency for a next-generation ultra-green supercomputer.", "DBLP authors": ["Francesco Fraternali", "Andrea Bartolini", "Carlo Cavazzoni", "Giampietro Tecchiolli", "Luca Benini"], "year": 2014, "MAG papers": [{"PaperId": 2141224121, "PaperTitle": "quantifying the impact of variability on the energy efficiency for a next generation ultra green supercomputer", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of bologna", "university of bologna", "university of bologna", null, null]}], "source": "ES"}, {"DBLP title": "MIN: a power efficient mechanism to mitigate the impact of process variations on nanophotonic networks.", "DBLP authors": ["Majed Valad Beigi", "Gokhan Memik"], "year": 2014, "MAG papers": [{"PaperId": 2025715466, "PaperTitle": "min a power efficient mechanism to mitigate the impact of process variations on nanophotonic networks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessors.", "DBLP authors": ["Hsiang-Yun Cheng", "Matthew Poremba", "Narges Shahidi", "Ivan Stalev", "Mary Jane Irwin", "Mahmut T. Kandemir", "Jack Sampson", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 1996246849, "PaperTitle": "eecache exploiting design choices in energy efficient last level caches for chip multiprocessors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "A digital dynamic write margin sensor for low power read/write operations in 28nm SRAM.", "DBLP authors": ["Peter Beshay", "Vikas Chandra", "Rob Aitken", "Benton H. Calhoun"], "year": 2014, "MAG papers": [{"PaperId": 2032049708, "PaperTitle": "a digital dynamic write margin sensor for low power read write operations in 28nm sram", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of virginia", "university of virginia", null]}], "source": "ES"}, {"DBLP title": "Smart butterfly: reducing static power dissipation of network-on-chip with core-state-awareness.", "DBLP authors": ["Siyu Yue", "Lizhong Chen", "Di Zhu", "Timothy Mark Pinkston", "Massoud Pedram"], "year": 2014, "MAG papers": [{"PaperId": 2031837774, "PaperTitle": "smart butterfly reducing static power dissipation of network on chip with core state awareness", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Energy-efficient dot product computation using a switched analog circuit architecture.", "DBLP authors": ["Ihab Nahlus", "Eric P. Kim", "Naresh R. Shanbhag", "David T. Blaauw"], "year": 2014, "MAG papers": [{"PaperId": 2066789378, "PaperTitle": "energy efficient dot product computation using a switched analog circuit architecture", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Gated low-power clock tree synthesis for 3D-ICs.", "DBLP authors": ["Tiantao Lu", "Ankur Srivastava"], "year": 2014, "MAG papers": [{"PaperId": 2133867543, "PaperTitle": "gated low power clock tree synthesis for 3d ics", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Unlocking the true potential of 3D CPUs with micro-fluidic cooling.", "DBLP authors": ["Caleb Serafy", "Ankur Srivastava", "Donald Yeung"], "year": 2014, "MAG papers": [{"PaperId": 2152146628, "PaperTitle": "unlocking the true potential of 3d cpus with micro fluidic cooling", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of maryland college park", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Prolonging PCM lifetime through energy-efficient, segment-aware, and wear-resistant page allocation.", "DBLP authors": ["Hoda Aghaei Khouzani", "Yuan Xue", "Chengmo Yang", "Archana Pandurangi"], "year": 2014, "MAG papers": [{"PaperId": 2061686471, "PaperTitle": "prolonging pcm lifetime through energy efficient segment aware and wear resistant page allocation", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of delaware", "university of delaware", "university of delaware", "university of delaware"]}], "source": "ES"}, {"DBLP title": "eDRAM-based tiered-reliability memory with applications to low-power frame buffers.", "DBLP authors": ["Kyungsang Cho", "Yongjun Lee", "Young H. Oh", "Gyoo-cheol Hwang", "Jae W. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2006198238, "PaperTitle": "edram based tiered reliability memory with applications to low power frame buffers", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["sungkyunkwan university", "sungkyunkwan university", "sungkyunkwan university", "samsung", "sungkyunkwan university"]}], "source": "ES"}, {"DBLP title": "Enabling high-performance LPDDRx-compatible MRAM.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2085875981, "PaperTitle": "enabling high performance lpddrx compatible mram", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["pennsylvania state university", "qualcomm", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "SBAC: a statistics based cache bypassing method for asymmetric-access caches.", "DBLP authors": ["Chao Zhang", "Guangyu Sun", "Peng Li", "Tao Wang", "Dimin Niu", "Yiran Chen"], "year": 2014, "MAG papers": [{"PaperId": 2075787794, "PaperTitle": "sbac a statistics based cache bypassing method for asymmetric access caches", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["peking university", "peking university", "university of pittsburgh", "peking university", "pennsylvania state university", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Tag check elision.", "DBLP authors": ["Zhong Zheng", "Zhiying Wang", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 2147885026, "PaperTitle": "tag check elision", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of wisconsin madison", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Fast photovoltaic array reconfiguration for partial solar powered vehicles.", "DBLP authors": ["Jaemin Kim", "Yanzhi Wang", "Massoud Pedram", "Naehyuck Chang"], "year": 2014, "MAG papers": [{"PaperId": 1992357562, "PaperTitle": "fast photovoltaic array reconfiguration for partial solar powered vehicles", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["seoul national university", "university of southern california", null, "seoul national university"]}], "source": "ES"}, {"DBLP title": "Energy harvesting from anti-corrosion power sources.", "DBLP authors": ["Sehwan Kim", "Minseok Lee", "Pai H. Chou"], "year": 2014, "MAG papers": [{"PaperId": 2055308423, "PaperTitle": "energy harvesting from anti corrosion power sources", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["dankook university", "dankook university", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Intelligent frame refresh for energy-aware display subsystems in mobile devices.", "DBLP authors": ["Yongbing Huang", "Mingyu Chen", "Lixin Zhang", "Shihai Xiao", "Junfeng Zhao", "Zhulin Wei"], "year": 2014, "MAG papers": [{"PaperId": 2085799401, "PaperTitle": "intelligent frame refresh for energy aware display subsystems in mobile devices", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "huawei", "huawei", "huawei", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Powering the internet of things.", "DBLP authors": ["Hrishikesh Jayakumar", "Kangwoo Lee", "Woo Suk Lee", "Arnab Raha", "Younghyun Kim", "Vijay Raghunathan"], "year": 2014, "MAG papers": [{"PaperId": 2034151099, "PaperTitle": "powering the internet of things", "Year": 2014, "CitationCount": 45, "EstimatedCitation": 83, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}, {"PaperId": 2461067967, "PaperTitle": "powering the internet of things", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas instruments"]}], "source": "ES"}]