#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x1140570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10f0120 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
L_0x1192ef0 .functor OR 1, v0x118e740_0, v0x118f6d0_0, C4<0>, C4<0>;
v0x118f400_0 .net "clk", 0 0, v0x118e3f0_0;  1 drivers
v0x118f4a0_0 .var "dut_d", 7 0;
v0x118f560_0 .var "dut_en", 0 0;
v0x118f600_0 .net "dut_q", 7 0, L_0x1198580;  1 drivers
v0x118f6d0_0 .var "dut_rst", 0 0;
v0x118f7c0_0 .net "reset", 0 0, v0x118e740_0;  1 drivers
S_0x10f02b0 .scope task, "check" "check" 3 44, 3 44 0, S_0x10f0120;
 .timescale 0 0;
v0x1154f10_0 .var "d", 7 0;
v0x1151dc0_0 .var "en", 0 0;
v0x114ec70_0 .var "q", 7 0;
v0x114bb20_0 .var "rst", 0 0;
TD_Top.check ;
    %load/vec4 v0x118e590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x114bb20_0;
    %store/vec4 v0x118f6d0_0, 0, 1;
    %load/vec4 v0x1151dc0_0;
    %store/vec4 v0x118f560_0, 0, 1;
    %load/vec4 v0x1154f10_0;
    %store/vec4 v0x118f4a0_0, 0, 8;
    %delay 8, 0;
    %load/vec4 v0x118e660_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 60 "$display", "%3d: %b %b %b > %b", v0x118e4b0_0, v0x118f6d0_0, v0x118f560_0, v0x118f4a0_0, v0x118f600_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x114ec70_0;
    %load/vec4 v0x114ec70_0;
    %load/vec4 v0x118f600_0;
    %xor;
    %load/vec4 v0x114ec70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x118e660_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 67 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x118e4b0_0, "dut_q", "q", v0x118f600_0, v0x114ec70_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 70 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118e590_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x118e660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 75 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1177640 .scope module, "register" "Register_8b_GL" 3 28, 4 10 0, S_0x10f0120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v0x118d3b0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x118d470_0 .net "d", 7 0, v0x118f4a0_0;  1 drivers
v0x118d550_0 .net "en", 0 0, v0x118f560_0;  1 drivers
v0x118d800_0 .net "q", 7 0, L_0x1198580;  alias, 1 drivers
v0x118d8e0_0 .net "rst", 0 0, L_0x1192ef0;  1 drivers
L_0x11907d0 .part v0x118f4a0_0, 0, 1;
L_0x1191d20 .part v0x118f4a0_0, 1, 1;
L_0x1192dc0 .part v0x118f4a0_0, 2, 1;
L_0x1193ea0 .part v0x118f4a0_0, 3, 1;
L_0x1194f20 .part v0x118f4a0_0, 4, 1;
L_0x1195fc0 .part v0x118f4a0_0, 5, 1;
L_0x11970a0 .part v0x118f4a0_0, 6, 1;
L_0x1198400 .part v0x118f4a0_0, 7, 1;
LS_0x1198580_0_0 .concat8 [ 1 1 1 1], L_0x11906c0, L_0x1191c10, L_0x1192cb0, L_0x1193d90;
LS_0x1198580_0_4 .concat8 [ 1 1 1 1], L_0x1194e10, L_0x1195eb0, L_0x1196f90, L_0x11982f0;
L_0x1198580 .concat8 [ 4 4 0 0], LS_0x1198580_0_0, LS_0x1198580_0_4;
S_0x11778c0 .scope module, "bit0" "DFFRE_GL" 4 20, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x118fdb0 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x118fe20 .functor AND 1, L_0x118fc10, L_0x118fdb0, C4<1>, C4<1>;
v0x1179be0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1179ca0_0 .net "d", 0 0, L_0x11907d0;  1 drivers
v0x1179d60_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x1179e00_0 .net "enable_out", 0 0, L_0x118fc10;  1 drivers
v0x1179ed0_0 .net "in", 0 0, L_0x118fdb0;  1 drivers
v0x1179fc0_0 .net "out", 0 0, L_0x118fe20;  1 drivers
v0x117a0b0_0 .net "q", 0 0, L_0x11906c0;  1 drivers
v0x117a150_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x1177b20 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x11778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x118ff00 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x1178d10_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1178db0_0 .net "d", 0 0, L_0x118fe20;  alias, 1 drivers
v0x1178e50_0 .net "leaderclk", 0 0, L_0x118ff00;  1 drivers
v0x1178f20_0 .net "n1", 0 0, L_0x11902c0;  1 drivers
v0x1179010_0 .net "q", 0 0, L_0x11906c0;  alias, 1 drivers
S_0x1177d90 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x1177b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1190410 .functor NOT 1, L_0x11902c0, C4<0>, C4<0>, C4<0>;
L_0x1190480 .functor AND 1, L_0x11902c0, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1190510 .functor AND 1, L_0x1190410, v0x118e3f0_0, C4<1>, C4<1>;
L_0x11905d0 .functor NOR 1, L_0x11906c0, L_0x1190480, C4<0>, C4<0>;
L_0x11906c0 .functor NOR 1, L_0x11905d0, L_0x1190510, C4<0>, C4<0>;
v0x11489d0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1145850_0 .net "d", 0 0, L_0x11902c0;  alias, 1 drivers
v0x1178060_0 .net "dbar", 0 0, L_0x1190410;  1 drivers
v0x1178100_0 .net "q", 0 0, L_0x11906c0;  alias, 1 drivers
v0x11781e0_0 .net "r", 0 0, L_0x1190510;  1 drivers
v0x11782f0_0 .net "s", 0 0, L_0x1190480;  1 drivers
v0x11783b0_0 .net "x", 0 0, L_0x11905d0;  1 drivers
S_0x11784f0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x1177b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1190000 .functor NOT 1, L_0x118fe20, C4<0>, C4<0>, C4<0>;
L_0x1190090 .functor AND 1, L_0x118fe20, L_0x118ff00, C4<1>, C4<1>;
L_0x1190120 .functor AND 1, L_0x1190000, L_0x118ff00, C4<1>, C4<1>;
L_0x1190220 .functor NOR 1, L_0x11902c0, L_0x1190090, C4<0>, C4<0>;
L_0x11902c0 .functor NOR 1, L_0x1190220, L_0x1190120, C4<0>, C4<0>;
v0x1178720_0 .net "clk", 0 0, L_0x118ff00;  alias, 1 drivers
v0x1178800_0 .net "d", 0 0, L_0x118fe20;  alias, 1 drivers
v0x11788c0_0 .net "dbar", 0 0, L_0x1190000;  1 drivers
v0x1178960_0 .net "q", 0 0, L_0x11902c0;  alias, 1 drivers
v0x1178a20_0 .net "r", 0 0, L_0x1190120;  1 drivers
v0x1178b10_0 .net "s", 0 0, L_0x1190090;  1 drivers
v0x1178bd0_0 .net "x", 0 0, L_0x1190220;  1 drivers
S_0x1179100 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x11778c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x118f860 .functor AND 1, L_0x11906c0, L_0x11907d0, C4<1>, C4<1>;
L_0x118f900 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x118f970 .functor AND 1, L_0x11906c0, L_0x118f900, C4<1>, C4<1>;
L_0x118fa60 .functor OR 1, L_0x118f860, L_0x118f970, C4<0>, C4<0>;
L_0x118fba0 .functor AND 1, L_0x11907d0, v0x118f560_0, C4<1>, C4<1>;
L_0x118fc10 .functor OR 1, L_0x118fa60, L_0x118fba0, C4<0>, C4<0>;
v0x1179350_0 .net *"_ivl_0", 0 0, L_0x118f860;  1 drivers
v0x1179430_0 .net *"_ivl_2", 0 0, L_0x118f900;  1 drivers
v0x1179510_0 .net *"_ivl_4", 0 0, L_0x118f970;  1 drivers
v0x1179600_0 .net *"_ivl_6", 0 0, L_0x118fa60;  1 drivers
v0x11796e0_0 .net *"_ivl_8", 0 0, L_0x118fba0;  1 drivers
v0x1179810_0 .net "in0", 0 0, L_0x11906c0;  alias, 1 drivers
v0x1179900_0 .net "in1", 0 0, L_0x11907d0;  alias, 1 drivers
v0x11799c0_0 .net "out", 0 0, L_0x118fc10;  alias, 1 drivers
v0x1179aa0_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x117a250 .scope module, "bit1" "DFFRE_GL" 4 28, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1190ec0 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x1190f30 .functor AND 1, L_0x1190d20, L_0x1190ec0, C4<1>, C4<1>;
v0x117c730_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117c7f0_0 .net "d", 0 0, L_0x1191d20;  1 drivers
v0x117c8b0_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x117c950_0 .net "enable_out", 0 0, L_0x1190d20;  1 drivers
v0x117c9f0_0 .net "in", 0 0, L_0x1190ec0;  1 drivers
v0x117cae0_0 .net "out", 0 0, L_0x1190f30;  1 drivers
v0x117cbd0_0 .net "q", 0 0, L_0x1191c10;  1 drivers
v0x117cd00_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x117a4d0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x117a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1191010 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x117b7f0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117b890_0 .net "d", 0 0, L_0x1190f30;  alias, 1 drivers
v0x117b950_0 .net "leaderclk", 0 0, L_0x1191010;  1 drivers
v0x117ba50_0 .net "n1", 0 0, L_0x1191430;  1 drivers
v0x117baf0_0 .net "q", 0 0, L_0x1191c10;  alias, 1 drivers
S_0x117a720 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x117a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1191580 .functor NOT 1, L_0x1191430, C4<0>, C4<0>, C4<0>;
L_0x11915f0 .functor AND 1, L_0x1191430, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1191680 .functor AND 1, L_0x1191580, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1191b50 .functor NOR 1, L_0x1191c10, L_0x11915f0, C4<0>, C4<0>;
L_0x1191c10 .functor NOR 1, L_0x1191b50, L_0x1191680, C4<0>, C4<0>;
v0x117a990_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117aa50_0 .net "d", 0 0, L_0x1191430;  alias, 1 drivers
v0x117ab10_0 .net "dbar", 0 0, L_0x1191580;  1 drivers
v0x117abb0_0 .net "q", 0 0, L_0x1191c10;  alias, 1 drivers
v0x117ac90_0 .net "r", 0 0, L_0x1191680;  1 drivers
v0x117ada0_0 .net "s", 0 0, L_0x11915f0;  1 drivers
v0x117ae60_0 .net "x", 0 0, L_0x1191b50;  1 drivers
S_0x117afa0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x117a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1191110 .functor NOT 1, L_0x1190f30, C4<0>, C4<0>, C4<0>;
L_0x1191230 .functor AND 1, L_0x1190f30, L_0x1191010, C4<1>, C4<1>;
L_0x11912c0 .functor AND 1, L_0x1191110, L_0x1191010, C4<1>, C4<1>;
L_0x11913c0 .functor NOR 1, L_0x1191430, L_0x1191230, C4<0>, C4<0>;
L_0x1191430 .functor NOR 1, L_0x11913c0, L_0x11912c0, C4<0>, C4<0>;
v0x117b1d0_0 .net "clk", 0 0, L_0x1191010;  alias, 1 drivers
v0x117b2b0_0 .net "d", 0 0, L_0x1190f30;  alias, 1 drivers
v0x117b370_0 .net "dbar", 0 0, L_0x1191110;  1 drivers
v0x117b410_0 .net "q", 0 0, L_0x1191430;  alias, 1 drivers
v0x117b500_0 .net "r", 0 0, L_0x11912c0;  1 drivers
v0x117b5f0_0 .net "s", 0 0, L_0x1191230;  1 drivers
v0x117b6b0_0 .net "x", 0 0, L_0x11913c0;  1 drivers
S_0x117bc70 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x117a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1190900 .functor AND 1, L_0x1191c10, L_0x1191d20, C4<1>, C4<1>;
L_0x1190a20 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x1190ab0 .functor AND 1, L_0x1191c10, L_0x1190a20, C4<1>, C4<1>;
L_0x1190b70 .functor OR 1, L_0x1190900, L_0x1190ab0, C4<0>, C4<0>;
L_0x1190cb0 .functor AND 1, L_0x1191d20, v0x118f560_0, C4<1>, C4<1>;
L_0x1190d20 .functor OR 1, L_0x1190b70, L_0x1190cb0, C4<0>, C4<0>;
v0x117bec0_0 .net *"_ivl_0", 0 0, L_0x1190900;  1 drivers
v0x117bfa0_0 .net *"_ivl_2", 0 0, L_0x1190a20;  1 drivers
v0x117c080_0 .net *"_ivl_4", 0 0, L_0x1190ab0;  1 drivers
v0x117c170_0 .net *"_ivl_6", 0 0, L_0x1190b70;  1 drivers
v0x117c250_0 .net *"_ivl_8", 0 0, L_0x1190cb0;  1 drivers
v0x117c380_0 .net "in0", 0 0, L_0x1191c10;  alias, 1 drivers
v0x117c470_0 .net "in1", 0 0, L_0x1191d20;  alias, 1 drivers
v0x117c530_0 .net "out", 0 0, L_0x1190d20;  alias, 1 drivers
v0x117c610_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x117cde0 .scope module, "bit2" "DFFRE_GL" 4 36, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1192370 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x11923e0 .functor AND 1, L_0x11921d0, L_0x1192370, C4<1>, C4<1>;
v0x117f350_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117f410_0 .net "d", 0 0, L_0x1192dc0;  1 drivers
v0x117f4d0_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x117f570_0 .net "enable_out", 0 0, L_0x11921d0;  1 drivers
v0x117f640_0 .net "in", 0 0, L_0x1192370;  1 drivers
v0x117f6e0_0 .net "out", 0 0, L_0x11923e0;  1 drivers
v0x117f780_0 .net "q", 0 0, L_0x1192cb0;  1 drivers
v0x117f820_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x117d070 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x117cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11924c0 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x117e3c0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117e460_0 .net "d", 0 0, L_0x11923e0;  alias, 1 drivers
v0x117e520_0 .net "leaderclk", 0 0, L_0x11924c0;  1 drivers
v0x117e620_0 .net "n1", 0 0, L_0x11928e0;  1 drivers
v0x117e710_0 .net "q", 0 0, L_0x1192cb0;  alias, 1 drivers
S_0x117d2c0 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x117d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1192a30 .functor NOT 1, L_0x11928e0, C4<0>, C4<0>, C4<0>;
L_0x1192aa0 .functor AND 1, L_0x11928e0, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1192b30 .functor AND 1, L_0x1192a30, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1192bf0 .functor NOR 1, L_0x1192cb0, L_0x1192aa0, C4<0>, C4<0>;
L_0x1192cb0 .functor NOR 1, L_0x1192bf0, L_0x1192b30, C4<0>, C4<0>;
v0x117d530_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x117d5f0_0 .net "d", 0 0, L_0x11928e0;  alias, 1 drivers
v0x117d6b0_0 .net "dbar", 0 0, L_0x1192a30;  1 drivers
v0x117d780_0 .net "q", 0 0, L_0x1192cb0;  alias, 1 drivers
v0x117d860_0 .net "r", 0 0, L_0x1192b30;  1 drivers
v0x117d970_0 .net "s", 0 0, L_0x1192aa0;  1 drivers
v0x117da30_0 .net "x", 0 0, L_0x1192bf0;  1 drivers
S_0x117db70 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x117d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11925c0 .functor NOT 1, L_0x11923e0, C4<0>, C4<0>, C4<0>;
L_0x11926e0 .functor AND 1, L_0x11923e0, L_0x11924c0, C4<1>, C4<1>;
L_0x1192770 .functor AND 1, L_0x11925c0, L_0x11924c0, C4<1>, C4<1>;
L_0x1192870 .functor NOR 1, L_0x11928e0, L_0x11926e0, C4<0>, C4<0>;
L_0x11928e0 .functor NOR 1, L_0x1192870, L_0x1192770, C4<0>, C4<0>;
v0x117dda0_0 .net "clk", 0 0, L_0x11924c0;  alias, 1 drivers
v0x117de80_0 .net "d", 0 0, L_0x11923e0;  alias, 1 drivers
v0x117df40_0 .net "dbar", 0 0, L_0x11925c0;  1 drivers
v0x117dfe0_0 .net "q", 0 0, L_0x11928e0;  alias, 1 drivers
v0x117e0d0_0 .net "r", 0 0, L_0x1192770;  1 drivers
v0x117e1c0_0 .net "s", 0 0, L_0x11926e0;  1 drivers
v0x117e280_0 .net "x", 0 0, L_0x1192870;  1 drivers
S_0x117e800 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x117cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1191e50 .functor AND 1, L_0x1192cb0, L_0x1192dc0, C4<1>, C4<1>;
L_0x1191f50 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x1191fe0 .functor AND 1, L_0x1192cb0, L_0x1191f50, C4<1>, C4<1>;
L_0x1192050 .functor OR 1, L_0x1191e50, L_0x1191fe0, C4<0>, C4<0>;
L_0x1192160 .functor AND 1, L_0x1192dc0, v0x118f560_0, C4<1>, C4<1>;
L_0x11921d0 .functor OR 1, L_0x1192050, L_0x1192160, C4<0>, C4<0>;
v0x117ea50_0 .net *"_ivl_0", 0 0, L_0x1191e50;  1 drivers
v0x117eb30_0 .net *"_ivl_2", 0 0, L_0x1191f50;  1 drivers
v0x117ec10_0 .net *"_ivl_4", 0 0, L_0x1191fe0;  1 drivers
v0x117ed00_0 .net *"_ivl_6", 0 0, L_0x1192050;  1 drivers
v0x117ede0_0 .net *"_ivl_8", 0 0, L_0x1192160;  1 drivers
v0x117ef10_0 .net "in0", 0 0, L_0x1192cb0;  alias, 1 drivers
v0x117f000_0 .net "in1", 0 0, L_0x1192dc0;  alias, 1 drivers
v0x117f0c0_0 .net "out", 0 0, L_0x11921d0;  alias, 1 drivers
v0x117f1a0_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x117f970 .scope module, "bit3" "DFFRE_GL" 4 44, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1193450 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x11934c0 .functor AND 1, L_0x11932b0, L_0x1193450, C4<1>, C4<1>;
v0x1181de0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1181ea0_0 .net "d", 0 0, L_0x1193ea0;  1 drivers
v0x1181f60_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x1182000_0 .net "enable_out", 0 0, L_0x11932b0;  1 drivers
v0x11820d0_0 .net "in", 0 0, L_0x1193450;  1 drivers
v0x1182170_0 .net "out", 0 0, L_0x11934c0;  1 drivers
v0x1182260_0 .net "q", 0 0, L_0x1193d90;  1 drivers
v0x1182390_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x117fbd0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x117f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11935a0 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x1180ee0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1180f80_0 .net "d", 0 0, L_0x11934c0;  alias, 1 drivers
v0x1181040_0 .net "leaderclk", 0 0, L_0x11935a0;  1 drivers
v0x1181140_0 .net "n1", 0 0, L_0x11939c0;  1 drivers
v0x1181230_0 .net "q", 0 0, L_0x1193d90;  alias, 1 drivers
S_0x117fe40 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x117fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1193b10 .functor NOT 1, L_0x11939c0, C4<0>, C4<0>, C4<0>;
L_0x1193b80 .functor AND 1, L_0x11939c0, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1193c10 .functor AND 1, L_0x1193b10, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1193cd0 .functor NOR 1, L_0x1193d90, L_0x1193b80, C4<0>, C4<0>;
L_0x1193d90 .functor NOR 1, L_0x1193cd0, L_0x1193c10, C4<0>, C4<0>;
v0x11800b0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1180170_0 .net "d", 0 0, L_0x11939c0;  alias, 1 drivers
v0x1180230_0 .net "dbar", 0 0, L_0x1193b10;  1 drivers
v0x11802d0_0 .net "q", 0 0, L_0x1193d90;  alias, 1 drivers
v0x11803b0_0 .net "r", 0 0, L_0x1193c10;  1 drivers
v0x11804c0_0 .net "s", 0 0, L_0x1193b80;  1 drivers
v0x1180580_0 .net "x", 0 0, L_0x1193cd0;  1 drivers
S_0x11806c0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x117fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11936a0 .functor NOT 1, L_0x11934c0, C4<0>, C4<0>, C4<0>;
L_0x11937c0 .functor AND 1, L_0x11934c0, L_0x11935a0, C4<1>, C4<1>;
L_0x1193850 .functor AND 1, L_0x11936a0, L_0x11935a0, C4<1>, C4<1>;
L_0x1193950 .functor NOR 1, L_0x11939c0, L_0x11937c0, C4<0>, C4<0>;
L_0x11939c0 .functor NOR 1, L_0x1193950, L_0x1193850, C4<0>, C4<0>;
v0x11808f0_0 .net "clk", 0 0, L_0x11935a0;  alias, 1 drivers
v0x11809d0_0 .net "d", 0 0, L_0x11934c0;  alias, 1 drivers
v0x1180a90_0 .net "dbar", 0 0, L_0x11936a0;  1 drivers
v0x1180b30_0 .net "q", 0 0, L_0x11939c0;  alias, 1 drivers
v0x1180bf0_0 .net "r", 0 0, L_0x1193850;  1 drivers
v0x1180ce0_0 .net "s", 0 0, L_0x11937c0;  1 drivers
v0x1180da0_0 .net "x", 0 0, L_0x1193950;  1 drivers
S_0x1181320 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x117f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1192f80 .functor AND 1, L_0x1193d90, L_0x1193ea0, C4<1>, C4<1>;
L_0x1193080 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x1193110 .functor AND 1, L_0x1193d90, L_0x1193080, C4<1>, C4<1>;
L_0x1193180 .functor OR 1, L_0x1192f80, L_0x1193110, C4<0>, C4<0>;
L_0x1193240 .functor AND 1, L_0x1193ea0, v0x118f560_0, C4<1>, C4<1>;
L_0x11932b0 .functor OR 1, L_0x1193180, L_0x1193240, C4<0>, C4<0>;
v0x1181570_0 .net *"_ivl_0", 0 0, L_0x1192f80;  1 drivers
v0x1181650_0 .net *"_ivl_2", 0 0, L_0x1193080;  1 drivers
v0x1181730_0 .net *"_ivl_4", 0 0, L_0x1193110;  1 drivers
v0x1181820_0 .net *"_ivl_6", 0 0, L_0x1193180;  1 drivers
v0x1181900_0 .net *"_ivl_8", 0 0, L_0x1193240;  1 drivers
v0x1181a30_0 .net "in0", 0 0, L_0x1193d90;  alias, 1 drivers
v0x1181b20_0 .net "in1", 0 0, L_0x1193ea0;  alias, 1 drivers
v0x1181be0_0 .net "out", 0 0, L_0x11932b0;  alias, 1 drivers
v0x1181cc0_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x1182490 .scope module, "bit4" "DFFRE_GL" 4 52, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x11944d0 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x1194540 .functor AND 1, L_0x1194330, L_0x11944d0, C4<1>, C4<1>;
v0x1184950_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1184a10_0 .net "d", 0 0, L_0x1194f20;  1 drivers
v0x1184ad0_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x1184b70_0 .net "enable_out", 0 0, L_0x1194330;  1 drivers
v0x1184c40_0 .net "in", 0 0, L_0x11944d0;  1 drivers
v0x1184ce0_0 .net "out", 0 0, L_0x1194540;  1 drivers
v0x1184dd0_0 .net "q", 0 0, L_0x1194e10;  1 drivers
v0x1184e70_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x1182740 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x1182490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1194620 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x1183a50_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1183af0_0 .net "d", 0 0, L_0x1194540;  alias, 1 drivers
v0x1183bb0_0 .net "leaderclk", 0 0, L_0x1194620;  1 drivers
v0x1183cb0_0 .net "n1", 0 0, L_0x1194a40;  1 drivers
v0x1183da0_0 .net "q", 0 0, L_0x1194e10;  alias, 1 drivers
S_0x11829b0 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x1182740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1194b90 .functor NOT 1, L_0x1194a40, C4<0>, C4<0>, C4<0>;
L_0x1194c00 .functor AND 1, L_0x1194a40, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1194c90 .functor AND 1, L_0x1194b90, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1194d50 .functor NOR 1, L_0x1194e10, L_0x1194c00, C4<0>, C4<0>;
L_0x1194e10 .functor NOR 1, L_0x1194d50, L_0x1194c90, C4<0>, C4<0>;
v0x1182c20_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1182ce0_0 .net "d", 0 0, L_0x1194a40;  alias, 1 drivers
v0x1182da0_0 .net "dbar", 0 0, L_0x1194b90;  1 drivers
v0x1182e40_0 .net "q", 0 0, L_0x1194e10;  alias, 1 drivers
v0x1182f20_0 .net "r", 0 0, L_0x1194c90;  1 drivers
v0x1183030_0 .net "s", 0 0, L_0x1194c00;  1 drivers
v0x11830f0_0 .net "x", 0 0, L_0x1194d50;  1 drivers
S_0x1183230 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x1182740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1194720 .functor NOT 1, L_0x1194540, C4<0>, C4<0>, C4<0>;
L_0x1194840 .functor AND 1, L_0x1194540, L_0x1194620, C4<1>, C4<1>;
L_0x11948d0 .functor AND 1, L_0x1194720, L_0x1194620, C4<1>, C4<1>;
L_0x11949d0 .functor NOR 1, L_0x1194a40, L_0x1194840, C4<0>, C4<0>;
L_0x1194a40 .functor NOR 1, L_0x11949d0, L_0x11948d0, C4<0>, C4<0>;
v0x1183460_0 .net "clk", 0 0, L_0x1194620;  alias, 1 drivers
v0x1183540_0 .net "d", 0 0, L_0x1194540;  alias, 1 drivers
v0x1183600_0 .net "dbar", 0 0, L_0x1194720;  1 drivers
v0x11836a0_0 .net "q", 0 0, L_0x1194a40;  alias, 1 drivers
v0x1183760_0 .net "r", 0 0, L_0x11948d0;  1 drivers
v0x1183850_0 .net "s", 0 0, L_0x1194840;  1 drivers
v0x1183910_0 .net "x", 0 0, L_0x11949d0;  1 drivers
S_0x1183e90 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x1182490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1193fd0 .functor AND 1, L_0x1194e10, L_0x1194f20, C4<1>, C4<1>;
L_0x11940d0 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x1194140 .functor AND 1, L_0x1194e10, L_0x11940d0, C4<1>, C4<1>;
L_0x11941b0 .functor OR 1, L_0x1193fd0, L_0x1194140, C4<0>, C4<0>;
L_0x11942c0 .functor AND 1, L_0x1194f20, v0x118f560_0, C4<1>, C4<1>;
L_0x1194330 .functor OR 1, L_0x11941b0, L_0x11942c0, C4<0>, C4<0>;
v0x11840e0_0 .net *"_ivl_0", 0 0, L_0x1193fd0;  1 drivers
v0x11841c0_0 .net *"_ivl_2", 0 0, L_0x11940d0;  1 drivers
v0x11842a0_0 .net *"_ivl_4", 0 0, L_0x1194140;  1 drivers
v0x1184390_0 .net *"_ivl_6", 0 0, L_0x11941b0;  1 drivers
v0x1184470_0 .net *"_ivl_8", 0 0, L_0x11942c0;  1 drivers
v0x11845a0_0 .net "in0", 0 0, L_0x1194e10;  alias, 1 drivers
v0x1184690_0 .net "in1", 0 0, L_0x1194f20;  alias, 1 drivers
v0x1184750_0 .net "out", 0 0, L_0x1194330;  alias, 1 drivers
v0x1184830_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x1184f70 .scope module, "bit5" "DFFRE_GL" 4 60, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1195570 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x11955e0 .functor AND 1, L_0x11953d0, L_0x1195570, C4<1>, C4<1>;
v0x1187660_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1187720_0 .net "d", 0 0, L_0x1195fc0;  1 drivers
v0x11877e0_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x1187880_0 .net "enable_out", 0 0, L_0x11953d0;  1 drivers
v0x1187950_0 .net "in", 0 0, L_0x1195570;  1 drivers
v0x11879f0_0 .net "out", 0 0, L_0x11955e0;  1 drivers
v0x1187ae0_0 .net "q", 0 0, L_0x1195eb0;  1 drivers
v0x1187c10_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x1185180 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x1184f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11956c0 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x1186550_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1186800_0 .net "d", 0 0, L_0x11955e0;  alias, 1 drivers
v0x11868c0_0 .net "leaderclk", 0 0, L_0x11956c0;  1 drivers
v0x11869c0_0 .net "n1", 0 0, L_0x1195ae0;  1 drivers
v0x1186ab0_0 .net "q", 0 0, L_0x1195eb0;  alias, 1 drivers
S_0x11853f0 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x1185180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1195c30 .functor NOT 1, L_0x1195ae0, C4<0>, C4<0>, C4<0>;
L_0x1195ca0 .functor AND 1, L_0x1195ae0, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1195d30 .functor AND 1, L_0x1195c30, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1195df0 .functor NOR 1, L_0x1195eb0, L_0x1195ca0, C4<0>, C4<0>;
L_0x1195eb0 .functor NOR 1, L_0x1195df0, L_0x1195d30, C4<0>, C4<0>;
v0x1185660_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1185720_0 .net "d", 0 0, L_0x1195ae0;  alias, 1 drivers
v0x11857e0_0 .net "dbar", 0 0, L_0x1195c30;  1 drivers
v0x1185880_0 .net "q", 0 0, L_0x1195eb0;  alias, 1 drivers
v0x11859f0_0 .net "r", 0 0, L_0x1195d30;  1 drivers
v0x1185b00_0 .net "s", 0 0, L_0x1195ca0;  1 drivers
v0x1185bc0_0 .net "x", 0 0, L_0x1195df0;  1 drivers
S_0x1185d00 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x1185180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11957c0 .functor NOT 1, L_0x11955e0, C4<0>, C4<0>, C4<0>;
L_0x11958e0 .functor AND 1, L_0x11955e0, L_0x11956c0, C4<1>, C4<1>;
L_0x1195970 .functor AND 1, L_0x11957c0, L_0x11956c0, C4<1>, C4<1>;
L_0x1195a70 .functor NOR 1, L_0x1195ae0, L_0x11958e0, C4<0>, C4<0>;
L_0x1195ae0 .functor NOR 1, L_0x1195a70, L_0x1195970, C4<0>, C4<0>;
v0x1185f30_0 .net "clk", 0 0, L_0x11956c0;  alias, 1 drivers
v0x1186010_0 .net "d", 0 0, L_0x11955e0;  alias, 1 drivers
v0x11860d0_0 .net "dbar", 0 0, L_0x11957c0;  1 drivers
v0x1186170_0 .net "q", 0 0, L_0x1195ae0;  alias, 1 drivers
v0x1186260_0 .net "r", 0 0, L_0x1195970;  1 drivers
v0x1186350_0 .net "s", 0 0, L_0x11958e0;  1 drivers
v0x1186410_0 .net "x", 0 0, L_0x1195a70;  1 drivers
S_0x1186ba0 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x1184f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1195050 .functor AND 1, L_0x1195eb0, L_0x1195fc0, C4<1>, C4<1>;
L_0x1195150 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x11951e0 .functor AND 1, L_0x1195eb0, L_0x1195150, C4<1>, C4<1>;
L_0x1195250 .functor OR 1, L_0x1195050, L_0x11951e0, C4<0>, C4<0>;
L_0x1195360 .functor AND 1, L_0x1195fc0, v0x118f560_0, C4<1>, C4<1>;
L_0x11953d0 .functor OR 1, L_0x1195250, L_0x1195360, C4<0>, C4<0>;
v0x1186df0_0 .net *"_ivl_0", 0 0, L_0x1195050;  1 drivers
v0x1186ed0_0 .net *"_ivl_2", 0 0, L_0x1195150;  1 drivers
v0x1186fb0_0 .net *"_ivl_4", 0 0, L_0x11951e0;  1 drivers
v0x11870a0_0 .net *"_ivl_6", 0 0, L_0x1195250;  1 drivers
v0x1187180_0 .net *"_ivl_8", 0 0, L_0x1195360;  1 drivers
v0x11872b0_0 .net "in0", 0 0, L_0x1195eb0;  alias, 1 drivers
v0x11873a0_0 .net "in1", 0 0, L_0x1195fc0;  alias, 1 drivers
v0x1187460_0 .net "out", 0 0, L_0x11953d0;  alias, 1 drivers
v0x1187540_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x1187d10 .scope module, "bit6" "DFFRE_GL" 4 68, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1196650 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x11966c0 .functor AND 1, L_0x11964b0, L_0x1196650, C4<1>, C4<1>;
v0x118a1b0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x118a270_0 .net "d", 0 0, L_0x11970a0;  1 drivers
v0x118a330_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x118a3d0_0 .net "enable_out", 0 0, L_0x11964b0;  1 drivers
v0x118a4a0_0 .net "in", 0 0, L_0x1196650;  1 drivers
v0x118a540_0 .net "out", 0 0, L_0x11966c0;  1 drivers
v0x118a630_0 .net "q", 0 0, L_0x1196f90;  1 drivers
v0x118a760_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x1187f70 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x1187d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11967a0 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x11892b0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1189350_0 .net "d", 0 0, L_0x11966c0;  alias, 1 drivers
v0x1189410_0 .net "leaderclk", 0 0, L_0x11967a0;  1 drivers
v0x1189510_0 .net "n1", 0 0, L_0x1196bc0;  1 drivers
v0x1189600_0 .net "q", 0 0, L_0x1196f90;  alias, 1 drivers
S_0x11881e0 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x1187f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1196d10 .functor NOT 1, L_0x1196bc0, C4<0>, C4<0>, C4<0>;
L_0x1196d80 .functor AND 1, L_0x1196bc0, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1196e10 .functor AND 1, L_0x1196d10, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1196ed0 .functor NOR 1, L_0x1196f90, L_0x1196d80, C4<0>, C4<0>;
L_0x1196f90 .functor NOR 1, L_0x1196ed0, L_0x1196e10, C4<0>, C4<0>;
v0x1188450_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x1188510_0 .net "d", 0 0, L_0x1196bc0;  alias, 1 drivers
v0x11885d0_0 .net "dbar", 0 0, L_0x1196d10;  1 drivers
v0x1188670_0 .net "q", 0 0, L_0x1196f90;  alias, 1 drivers
v0x1188750_0 .net "r", 0 0, L_0x1196e10;  1 drivers
v0x1188860_0 .net "s", 0 0, L_0x1196d80;  1 drivers
v0x1188920_0 .net "x", 0 0, L_0x1196ed0;  1 drivers
S_0x1188a60 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x1187f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x11968a0 .functor NOT 1, L_0x11966c0, C4<0>, C4<0>, C4<0>;
L_0x11969c0 .functor AND 1, L_0x11966c0, L_0x11967a0, C4<1>, C4<1>;
L_0x1196a50 .functor AND 1, L_0x11968a0, L_0x11967a0, C4<1>, C4<1>;
L_0x1196b50 .functor NOR 1, L_0x1196bc0, L_0x11969c0, C4<0>, C4<0>;
L_0x1196bc0 .functor NOR 1, L_0x1196b50, L_0x1196a50, C4<0>, C4<0>;
v0x1188c90_0 .net "clk", 0 0, L_0x11967a0;  alias, 1 drivers
v0x1188d70_0 .net "d", 0 0, L_0x11966c0;  alias, 1 drivers
v0x1188e30_0 .net "dbar", 0 0, L_0x11968a0;  1 drivers
v0x1188ed0_0 .net "q", 0 0, L_0x1196bc0;  alias, 1 drivers
v0x1188fc0_0 .net "r", 0 0, L_0x1196a50;  1 drivers
v0x11890b0_0 .net "s", 0 0, L_0x11969c0;  1 drivers
v0x1189170_0 .net "x", 0 0, L_0x1196b50;  1 drivers
S_0x11896f0 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x1187d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1196130 .functor AND 1, L_0x1196f90, L_0x11970a0, C4<1>, C4<1>;
L_0x1196230 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x11962c0 .functor AND 1, L_0x1196f90, L_0x1196230, C4<1>, C4<1>;
L_0x1196330 .functor OR 1, L_0x1196130, L_0x11962c0, C4<0>, C4<0>;
L_0x1196440 .functor AND 1, L_0x11970a0, v0x118f560_0, C4<1>, C4<1>;
L_0x11964b0 .functor OR 1, L_0x1196330, L_0x1196440, C4<0>, C4<0>;
v0x1189940_0 .net *"_ivl_0", 0 0, L_0x1196130;  1 drivers
v0x1189a20_0 .net *"_ivl_2", 0 0, L_0x1196230;  1 drivers
v0x1189b00_0 .net *"_ivl_4", 0 0, L_0x11962c0;  1 drivers
v0x1189bf0_0 .net *"_ivl_6", 0 0, L_0x1196330;  1 drivers
v0x1189cd0_0 .net *"_ivl_8", 0 0, L_0x1196440;  1 drivers
v0x1189e00_0 .net "in0", 0 0, L_0x1196f90;  alias, 1 drivers
v0x1189ef0_0 .net "in1", 0 0, L_0x11970a0;  alias, 1 drivers
v0x1189fb0_0 .net "out", 0 0, L_0x11964b0;  alias, 1 drivers
v0x118a090_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x118a860 .scope module, "bit7" "DFFRE_GL" 4 76, 5 13 0, S_0x1177640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1197a70 .functor NOT 1, L_0x1192ef0, C4<0>, C4<0>, C4<0>;
L_0x1197ae0 .functor AND 1, L_0x11978d0, L_0x1197a70, C4<1>, C4<1>;
v0x118cd00_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x118cdc0_0 .net "d", 0 0, L_0x1198400;  1 drivers
v0x118ce80_0 .net "en", 0 0, v0x118f560_0;  alias, 1 drivers
v0x118cf20_0 .net "enable_out", 0 0, L_0x11978d0;  1 drivers
v0x118cff0_0 .net "in", 0 0, L_0x1197a70;  1 drivers
v0x118d090_0 .net "out", 0 0, L_0x1197ae0;  1 drivers
v0x118d180_0 .net "q", 0 0, L_0x11982f0;  1 drivers
v0x118d2b0_0 .net "rst", 0 0, L_0x1192ef0;  alias, 1 drivers
S_0x118aac0 .scope module, "dff" "DFF_GL" 5 36, 6 10 0, S_0x118a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1197ba0 .functor NOT 1, v0x118e3f0_0, C4<0>, C4<0>, C4<0>;
v0x118be00_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x118bea0_0 .net "d", 0 0, L_0x1197ae0;  alias, 1 drivers
v0x118bf60_0 .net "leaderclk", 0 0, L_0x1197ba0;  1 drivers
v0x118c060_0 .net "n1", 0 0, L_0x1197f40;  1 drivers
v0x118c150_0 .net "q", 0 0, L_0x11982f0;  alias, 1 drivers
S_0x118ad30 .scope module, "follower" "DLatch_GL" 6 29, 7 10 0, S_0x118aac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1198090 .functor NOT 1, L_0x1197f40, C4<0>, C4<0>, C4<0>;
L_0x1198100 .functor AND 1, L_0x1197f40, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1198170 .functor AND 1, L_0x1198090, v0x118e3f0_0, C4<1>, C4<1>;
L_0x1198230 .functor NOR 1, L_0x11982f0, L_0x1198100, C4<0>, C4<0>;
L_0x11982f0 .functor NOR 1, L_0x1198230, L_0x1198170, C4<0>, C4<0>;
v0x118afa0_0 .net "clk", 0 0, v0x118e3f0_0;  alias, 1 drivers
v0x118b060_0 .net "d", 0 0, L_0x1197f40;  alias, 1 drivers
v0x118b120_0 .net "dbar", 0 0, L_0x1198090;  1 drivers
v0x118b1c0_0 .net "q", 0 0, L_0x11982f0;  alias, 1 drivers
v0x118b2a0_0 .net "r", 0 0, L_0x1198170;  1 drivers
v0x118b3b0_0 .net "s", 0 0, L_0x1198100;  1 drivers
v0x118b470_0 .net "x", 0 0, L_0x1198230;  1 drivers
S_0x118b5b0 .scope module, "leader" "DLatch_GL" 6 23, 7 10 0, S_0x118aac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x1197c60 .functor NOT 1, L_0x1197ae0, C4<0>, C4<0>, C4<0>;
L_0x1197d60 .functor AND 1, L_0x1197ae0, L_0x1197ba0, C4<1>, C4<1>;
L_0x1197dd0 .functor AND 1, L_0x1197c60, L_0x1197ba0, C4<1>, C4<1>;
L_0x1197ed0 .functor NOR 1, L_0x1197f40, L_0x1197d60, C4<0>, C4<0>;
L_0x1197f40 .functor NOR 1, L_0x1197ed0, L_0x1197dd0, C4<0>, C4<0>;
v0x118b7e0_0 .net "clk", 0 0, L_0x1197ba0;  alias, 1 drivers
v0x118b8c0_0 .net "d", 0 0, L_0x1197ae0;  alias, 1 drivers
v0x118b980_0 .net "dbar", 0 0, L_0x1197c60;  1 drivers
v0x118ba20_0 .net "q", 0 0, L_0x1197f40;  alias, 1 drivers
v0x118bb10_0 .net "r", 0 0, L_0x1197dd0;  1 drivers
v0x118bc00_0 .net "s", 0 0, L_0x1197d60;  1 drivers
v0x118bcc0_0 .net "x", 0 0, L_0x1197ed0;  1 drivers
S_0x118c240 .scope module, "enable" "Mux2_1b_GL" 5 25, 8 8 0, S_0x118a860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x11971d0 .functor AND 1, L_0x11982f0, L_0x1198400, C4<1>, C4<1>;
L_0x1197240 .functor NOT 1, v0x118f560_0, C4<0>, C4<0>, C4<0>;
L_0x11976e0 .functor AND 1, L_0x11982f0, L_0x1197240, C4<1>, C4<1>;
L_0x1197750 .functor OR 1, L_0x11971d0, L_0x11976e0, C4<0>, C4<0>;
L_0x1197860 .functor AND 1, L_0x1198400, v0x118f560_0, C4<1>, C4<1>;
L_0x11978d0 .functor OR 1, L_0x1197750, L_0x1197860, C4<0>, C4<0>;
v0x118c490_0 .net *"_ivl_0", 0 0, L_0x11971d0;  1 drivers
v0x118c570_0 .net *"_ivl_2", 0 0, L_0x1197240;  1 drivers
v0x118c650_0 .net *"_ivl_4", 0 0, L_0x11976e0;  1 drivers
v0x118c740_0 .net *"_ivl_6", 0 0, L_0x1197750;  1 drivers
v0x118c820_0 .net *"_ivl_8", 0 0, L_0x1197860;  1 drivers
v0x118c950_0 .net "in0", 0 0, L_0x11982f0;  alias, 1 drivers
v0x118ca40_0 .net "in1", 0 0, L_0x1198400;  alias, 1 drivers
v0x118cb00_0 .net "out", 0 0, L_0x11978d0;  alias, 1 drivers
v0x118cbe0_0 .net "sel", 0 0, v0x118f560_0;  alias, 1 drivers
S_0x118da70 .scope module, "t" "ece2300_TestUtils" 3 17, 9 26 0, S_0x10f0120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x118e3f0_0 .var "clk", 0 0;
v0x118e4b0_0 .var/2s "cycles", 31 0;
v0x118e590_0 .var "failed", 0 0;
v0x118e660_0 .var/2s "n", 31 0;
v0x118e740_0 .var "reset", 0 0;
v0x118e850_0 .var/2s "seed", 31 0;
v0x118e930_0 .var/str "vcd_filename";
E_0x10f3f50 .event posedge, v0x11489d0_0;
S_0x118dc90 .scope task, "test_bench_begin" "test_bench_begin" 9 90, 9 90 0, S_0x118da70;
 .timescale 0 0;
v0x118de90_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x118de90_0;
    %concat/str;
    %vpi_call/w 9 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x118df70 .scope task, "test_bench_end" "test_bench_end" 9 99, 9 99 0, S_0x118da70;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 9 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x118e660_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 9 102 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 9 103 "$finish" {0 0 0};
    %end;
S_0x118e170 .scope task, "test_case_begin" "test_case_begin" 9 110, 9 110 0, S_0x118da70;
 .timescale 0 0;
v0x118e350_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x118e350_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 9 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x118e660_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 9 113 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x118e850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118e590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118e740_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118e740_0, 0, 1;
    %end;
S_0x118ea50 .scope task, "test_case_1_basic" "test_case_1_basic" 10 10, 10 10 0, S_0x10f0120;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x118e350_0;
    %fork TD_Top.t.test_case_begin, S_0x118e170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %end;
S_0x118ec30 .scope task, "test_case_2_directed_ones" "test_case_2_directed_ones" 10 27, 10 27 0, S_0x10f0120;
 .timescale 0 0;
TD_Top.test_case_2_directed_ones ;
    %pushi/str "test_case_2_directed_ones";
    %store/str v0x118e350_0;
    %fork TD_Top.t.test_case_begin, S_0x118e170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %end;
S_0x118ee60 .scope task, "test_case_3_directed_values" "test_case_3_directed_values" 10 49, 10 49 0, S_0x10f0120;
 .timescale 0 0;
TD_Top.test_case_3_directed_values ;
    %pushi/str "test_case_3_directed_values";
    %store/str v0x118e350_0;
    %fork TD_Top.t.test_case_begin, S_0x118e170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %end;
S_0x118f040 .scope task, "test_case_4_directed_enable" "test_case_4_directed_enable" 10 69, 10 69 0, S_0x10f0120;
 .timescale 0 0;
TD_Top.test_case_4_directed_enable ;
    %pushi/str "test_case_4_directed_enable";
    %store/str v0x118e350_0;
    %fork TD_Top.t.test_case_begin, S_0x118e170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %end;
S_0x118f220 .scope task, "test_case_5_directed_reset" "test_case_5_directed_reset" 10 92, 10 92 0, S_0x10f0120;
 .timescale 0 0;
TD_Top.test_case_5_directed_reset ;
    %pushi/str "test_case_5_directed_reset";
    %store/str v0x118e350_0;
    %fork TD_Top.t.test_case_begin, S_0x118e170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x114bb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1151dc0_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x1154f10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x114ec70_0, 0, 8;
    %fork TD_Top.check, S_0x10f02b0;
    %join;
    %end;
    .scope S_0x118da70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118e590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x118e660_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x118e850_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x118da70;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118e3f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x118da70;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x118e3f0_0;
    %inv;
    %store/vec4 v0x118e3f0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x118da70;
T_12 ;
    %vpi_func 9 48 "$value$plusargs" 32, "test-case=%d", v0x118e660_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x118e660_0, 0, 32;
T_12.0 ;
    %vpi_func 9 51 "$value$plusargs" 32, "dump-vcd=%s", v0x118e930_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call/w 9 52 "$dumpfile", v0x118e930_0 {0 0 0};
    %vpi_call/w 9 53 "$dumpvars" {0 0 0};
T_12.2 ;
    %end;
    .thread T_12;
    .scope S_0x118da70;
T_13 ;
    %wait E_0x10f3f50;
    %load/vec4 v0x118e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x118e4b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x118e4b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x118e4b0_0, 0;
T_13.1 ;
    %load/vec4 v0x118e4b0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %vpi_call/w 9 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x118e4b0_0 {0 0 0};
    %vpi_call/w 9 78 "$finish" {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x10f0120;
T_14 ;
    %pushi/str "../test/Register_8b_GL-test.v";
    %store/str v0x118de90_0;
    %fork TD_Top.t.test_bench_begin, S_0x118dc90;
    %join;
    %load/vec4 v0x118e660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x118e660_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.2;
    %jmp/0xz  T_14.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x118ea50;
    %join;
T_14.0 ;
    %load/vec4 v0x118e660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x118e660_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.5;
    %jmp/0xz  T_14.3, 5;
    %fork TD_Top.test_case_2_directed_ones, S_0x118ec30;
    %join;
T_14.3 ;
    %load/vec4 v0x118e660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x118e660_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.8;
    %jmp/0xz  T_14.6, 5;
    %fork TD_Top.test_case_3_directed_values, S_0x118ee60;
    %join;
T_14.6 ;
    %load/vec4 v0x118e660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.11, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x118e660_0;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.11;
    %jmp/0xz  T_14.9, 5;
    %fork TD_Top.test_case_4_directed_enable, S_0x118f040;
    %join;
T_14.9 ;
    %load/vec4 v0x118e660_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_14.14, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x118e660_0;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_14.14;
    %jmp/0xz  T_14.12, 5;
    %fork TD_Top.test_case_5_directed_reset, S_0x118f220;
    %join;
T_14.12 ;
    %fork TD_Top.t.test_bench_end, S_0x118df70;
    %join;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "../test/Register_8b_GL-test.v";
    "../hw/Register_8b_GL.v";
    "../hw/DFFRE_GL.v";
    "../hw/DFF_GL.v";
    "../hw/DLatch_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
    "../test/Register_8b-test-cases.v";
