library work;
use work.riscv_pkg.all;

entity riscv_fetch is
    port (
  i_target	     : in  std_logic_vector(XLEN-1 downto 0);
  i_imem_read    : in  std_logic_vector(XLEN-1 downto 0);
  i_transfert    : in  std_logic;
  i_stall		 : in  std_logic;
  i_flush		 : in  std_logic;
  i_rstn		 : in  std_logic;
  i_clk    	     : in  std_logic;  
  
  o_imem_en 	 : out std_logic;
  o_imem_addr    : out std_logic_vector(XLEN-1 downto 0);	
  o_instruction  : out std_logic_vector(XLEN-1 downto 0);
  o_pc			 : out std_logic_vector(XLEN-1 downto 0) -- EX //passthrough ID
  );
end entity riscv_fetch;



architecture beh of riscv_core is


begin
	o_imem_en <= '1';		
	pc: component riscv_pc
		port map(
			i_clk =>  i_clk,
			i_rstn => i_rstn, 
			i_stall => i_stall,
			i_transfert => i_transfert,
			i_target => i_target,
			o_pc => o_imem_addr
			);
	process(i_clk, i_rstn,i_flush)
	begin
	  if i_rstn='0' then
	      o_instruction <= NOP; 
	  elsif rising_edge(i_clk) then
	    if i_flush = '0' then	
		    if i_stall = '0' then
                o_pc <= o_imem_addr;  
                o_instruction <= i_imem_read;
            else
                o_instruction <= o_instruction;
            end if;
		else
			o_instruction <= NOP;
	    end if;		
	  end if;
	end process;



end architecture beh;
