xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx2/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx2/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
VGA_source_bd.vhd,vhdl,xil_defaultlib,../../../../Tutorial_1.srcs/sources_1/bd/VGA_source_bd/sim/VGA_source_bd.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
