
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038081                       # Number of seconds simulated
sim_ticks                                 38080891500                       # Number of ticks simulated
final_tick                                38080891500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93646                       # Simulator instruction rate (inst/s)
host_op_rate                                   184601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35661246                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211256                       # Number of bytes of host memory used
host_seconds                                  1067.85                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     197126109                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             24576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             43200                       # Number of bytes read from this memory
system.physmem.bytes_read::total                67776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        24576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24576                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                384                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                675                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1059                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               645363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1134427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1779790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          645363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             645363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              645363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1134427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1779790                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        758.628585                       # Cycle average of tags in use
system.l2.total_refs                             5630                       # Total number of references to valid blocks.
system.l2.sampled_refs                            761                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.398160                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            43.582551                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             383.443793                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             331.602242                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.023404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.020239                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.046303                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    4                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 3344                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3348                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2326                       # number of Writeback hits
system.l2.Writeback_hits::total                  2326                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   151                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     4                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3495                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3499                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    4                       # number of overall hits
system.l2.overall_hits::cpu.data                 3495                       # number of overall hits
system.l2.overall_hits::total                    3499                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                384                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                333                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   717                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data              342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 342                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 384                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 675                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1059                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                384                       # number of overall misses
system.l2.overall_misses::cpu.data                675                       # number of overall misses
system.l2.overall_misses::total                  1059                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     20602000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     18039000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        38641000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data        52000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        52000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     18055500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18055500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      20602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      36094500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         56696500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     20602000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     36094500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        56696500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             3677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4065                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2326                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2326                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               493                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4558                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4558                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.989691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.090563                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176384                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.693712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693712                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.989691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.161871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232339                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.989691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.161871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232339                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53651.041667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54171.171171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53892.608089                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data        26000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        26000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52793.859649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52793.859649                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53651.041667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53473.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53537.771483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53651.041667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53473.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53537.771483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           384                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              717                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            342                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1059                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     15921500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     14011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     29932500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13834500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13834500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     15921500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     27845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43767000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     15921500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     27845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43767000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.989691                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.090563                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176384                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.693712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.693712                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.989691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.161871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.232339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.989691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.161871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.232339                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41462.239583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42075.075075                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41746.861925                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40451.754386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40451.754386                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41462.239583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41252.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41328.611898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41462.239583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41252.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41328.611898                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20539650                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20539650                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68401                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8464501                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8460890                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.957339                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  141                       # Number of system calls
system.cpu.numCycles                         76161784                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10525547                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101300560                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20539650                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8460890                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      56899726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  539764                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                8233611                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           158                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  10451616                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   854                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           76129341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.621329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.773444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20094165     26.39%     26.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5091953      6.69%     33.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3748607      4.92%     38.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1807559      2.37%     40.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 45387057     59.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             76129341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.269684                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.330071                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 13056114                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6609928                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  53540034                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2452992                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 470273                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              199431489                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 470273                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 14548912                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  916153                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4015                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  54499764                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5690224                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199338499                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4887040                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  6667                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           235336565                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             530275680                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        530275070                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               610                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232905932                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2430554                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            155                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10586080                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33691770                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16823602                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3936843                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2176621                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  198876620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 195                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197754122                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            433898                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1749441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3310300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      76129341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.597607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.994761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3528660      4.64%      4.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6428567      8.44%     13.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18689603     24.55%     37.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            35983695     47.27%     84.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11498816     15.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        76129341                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5990389    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    68      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13661      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             147552060     74.61%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 146      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33474863     16.93%     91.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16713392      8.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197754122                       # Type of FU issued
system.cpu.iq.rate                           2.596501                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5990457                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030292                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          478061486                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         200626956                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    197695498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 451                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                367                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          169                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              203730667                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     251                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           245796                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       260576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139975                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 470273                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   26994                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1916                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           198876815                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33691770                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16823602                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                156                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    680                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1069                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40100                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        30513                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                70613                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197722309                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33473898                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             31810                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50172793                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20332356                       # Number of branches executed
system.cpu.iew.exec_stores                   16698895                       # Number of stores executed
system.cpu.iew.exec_rate                     2.596083                       # Inst execution rate
system.cpu.iew.wb_sent                      197708803                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     197695667                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 149758678                       # num instructions producing a value
system.cpu.iew.wb_consumers                 263065565                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.595733                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.569283                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1750653                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             68426                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     75659068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.605453                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.486430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7213664      9.53%      9.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     18167140     24.01%     33.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6614313      8.74%     42.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8925461     11.80%     54.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     34738490     45.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     75659068                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              197126109                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50114803                       # Number of memory references committed
system.cpu.commit.loads                      33431182                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   20276880                       # Number of branches committed
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 197126002                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              34738490                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    239797340                       # The number of ROB reads
system.cpu.rob.rob_writes                   398223958                       # The number of ROB writes
system.cpu.timesIdled                            1479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     197126109                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.761618                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.761618                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.312994                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.312994                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                433574252                       # number of integer regfile reads
system.cpu.int_regfile_writes               233573475                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       273                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      144                       # number of floating regfile writes
system.cpu.misc_regfile_reads                92423816                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     48                       # number of replacements
system.cpu.icache.tagsinuse                339.569590                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10451136                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    388                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               26935.917526                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     339.569590                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.663222                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.663222                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10451137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10451137                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10451137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10451137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10451137                       # number of overall hits
system.cpu.icache.overall_hits::total        10451137                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           479                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          479                       # number of overall misses
system.cpu.icache.overall_misses::total           479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25596000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25596000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10451616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10451616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10451616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10451616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10451616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10451616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53436.325678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53436.325678                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53436.325678                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53436.325678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53436.325678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53436.325678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     21035000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21035000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     21035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21035000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     21035000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21035000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53935.897436                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53935.897436                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53935.897436                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53935.897436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53935.897436                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53935.897436                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3675                       # number of replacements
system.cpu.dcache.tagsinuse                493.660832                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 49906339                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4170                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               11967.947002                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     493.660832                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.964181                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.964181                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     33223211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33223211                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16683125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16683125                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      49906336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49906336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     49906336                       # number of overall hits
system.cpu.dcache.overall_hits::total        49906336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4850                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4850                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         5345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5345                       # number of overall misses
system.cpu.dcache.overall_misses::total          5345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     89549500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89549500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     21153500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21153500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    110703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    110703000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    110703000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    110703000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33228061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33228061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16683620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16683620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49911681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49911681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49911681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49911681                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18463.814433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18463.814433                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42734.343434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42734.343434                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20711.506080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20711.506080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20711.506080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20711.506080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.142857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2326                       # number of writebacks
system.cpu.dcache.writebacks::total              2326                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1173                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1173                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3677                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4172                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4172                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4172                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55169000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55169000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     20163500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20163500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     75332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     75332500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75332500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15003.807452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15003.807452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40734.343434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40734.343434                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18056.687440                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18056.687440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18056.687440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18056.687440                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
