
*** Running vivado
    with args -log design_1_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 432.656 ; gain = 223.023
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/synth/design_1_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_384c' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/hdl/bd_384c.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_384c_g_inst_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/synth/bd_384c_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_384c_g_inst_0_gigantic_mux' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/bd_384c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_g_inst_0_gigantic_mux' (1#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/bd_384c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_g_inst_0' (2#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/synth/bd_384c_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_384c_ila_lib_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_0/synth/bd_384c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_ila_lib_0' (48#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_0/synth/bd_384c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_ar_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_5/synth/bd_384c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_ar_0' (50#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_5/synth/bd_384c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_aw_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_2/synth/bd_384c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_aw_0' (51#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_2/synth/bd_384c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_b_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_4/synth/bd_384c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_b_0' (52#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_4/synth/bd_384c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_r_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_6/synth/bd_384c_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_r_0' (53#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_6/synth/bd_384c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_w_0' [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_3/synth/bd_384c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_w_0' (54#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_3/synth/bd_384c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c' (55#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/hdl/bd_384c.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0' (56#1) [c:/Users/user/Desktop/lab3_customIP/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/synth/design_1_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:02:13 ; elapsed = 00:03:07 . Memory (MB): peak = 750.129 ; gain = 540.496
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:14 ; elapsed = 00:03:09 . Memory (MB): peak = 750.129 ; gain = 540.496
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 848.047 ; gain = 0.613
Finished Constraint Validation : Time (s): cpu = 00:02:41 ; elapsed = 00:03:56 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:41 ; elapsed = 00:03:56 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:03:58 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:48 ; elapsed = 00:04:04 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:04:22 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:04:56 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Timing Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:04:56 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Technology Mapping : Time (s): cpu = 00:03:37 ; elapsed = 00:04:58 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished IO Insertion : Time (s): cpu = 00:03:38 ; elapsed = 00:04:59 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Renaming Generated Instances : Time (s): cpu = 00:03:38 ; elapsed = 00:04:59 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:05:00 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:05:00 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Handling Custom Attributes : Time (s): cpu = 00:03:38 ; elapsed = 00:05:00 . Memory (MB): peak = 848.047 ; gain = 638.414
Finished Renaming Generated Nets : Time (s): cpu = 00:03:38 ; elapsed = 00:05:00 . Memory (MB): peak = 848.047 ; gain = 638.414

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    44|
|2     |CFGLUT5  |   125|
|3     |LUT1     |    23|
|4     |LUT2     |    63|
|5     |LUT3     |   102|
|6     |LUT4     |   186|
|7     |LUT5     |   132|
|8     |LUT6     |   543|
|9     |MUXF7    |    22|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |    97|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1720|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:38 ; elapsed = 00:05:00 . Memory (MB): peak = 848.047 ; gain = 638.414
synth_design: Time (s): cpu = 00:03:24 ; elapsed = 00:04:18 . Memory (MB): peak = 848.047 ; gain = 504.969
