<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 276</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page276-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce276.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">8-20&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MULTIPLE-PROCESSOR&#160;MANAGEMENT</p>
<p style="position:absolute;top:100px;left:143px;white-space:nowrap" class="ft06">MSR. (See<a href="o_fe12b1e2a880e0ce-308.html">&#160;Section&#160;8.11.1, “Overview of the&#160;MP&#160;Initialization&#160;Process&#160;For P6&#160;Family Processors” for a&#160;<br/></a>description of the&#160;BIPI,&#160;FIPI,&#160;and SIPI&#160;messages.)</p>
<p style="position:absolute;top:142px;left:119px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:141px;left:144px;white-space:nowrap" class="ft02">The remainder of the&#160;processors&#160;(which&#160;were not selected as&#160;the BSP) are&#160;designated&#160;as APs. They&#160;</p>
<p style="position:absolute;top:157px;left:143px;white-space:nowrap" class="ft02">leave their&#160;BSP&#160;flags in&#160;the clear state and&#160;enter a&#160;“wait-for-SIPI&#160;state.”</p>
<p style="position:absolute;top:183px;left:119px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:181px;left:144px;white-space:nowrap" class="ft02">The&#160;newly&#160;established BSP broadcasts an&#160;FIPI&#160;message&#160;to “all&#160;including self,”&#160;which the&#160;BSP&#160;and APs&#160;</p>
<p style="position:absolute;top:198px;left:143px;white-space:nowrap" class="ft06">treat as&#160;an end of&#160;MP initialization signal.&#160;Only the&#160;processor with its&#160;BSP&#160;flag set responds to&#160;the FIPI&#160;<br/>message. It&#160;responds&#160;by fetching&#160;and executing the&#160;BIOS boot-strap&#160;code, beginning at&#160;the reset vector&#160;<br/>(physical address FFFF FFF0H).</p>
<p style="position:absolute;top:255px;left:68px;white-space:nowrap" class="ft02">5.&#160;As&#160;part of the boot-strap code, the BSP creates an ACPI&#160;table and/or an MP table and adds its&#160;initial APIC&#160;ID to&#160;</p>
<p style="position:absolute;top:271px;left:93px;white-space:nowrap" class="ft02">these&#160;tables&#160;as&#160;appropriate.&#160;</p>
<p style="position:absolute;top:295px;left:68px;white-space:nowrap" class="ft02">6.&#160;At&#160;the&#160;end&#160;of&#160;the&#160;boot-strap procedure,&#160;the BSP sets a processor counter to&#160;1,&#160;then broadcasts a SIPI&#160;message&#160;</p>
<p style="position:absolute;top:312px;left:93px;white-space:nowrap" class="ft06">to&#160;all the&#160;APs in the&#160;system. Here, the&#160;SIPI message contains&#160;a vector&#160;to the&#160;BIOS AP initialization code (at&#160;<br/>000VV000H,&#160;where&#160;VV&#160;is the&#160;vector contained&#160;in the&#160;SIPI&#160;message).</p>
<p style="position:absolute;top:352px;left:68px;white-space:nowrap" class="ft02">7.&#160;The&#160;first&#160;action of the&#160;AP initialization code is&#160;to&#160;set up&#160;a race (among&#160;the APs)&#160;to a&#160;BIOS initialization&#160;</p>
<p style="position:absolute;top:369px;left:93px;white-space:nowrap" class="ft06">semaphore.&#160;The&#160;first AP to&#160;the semaphore begins&#160;executing&#160;the initialization code.&#160;<a href="o_fe12b1e2a880e0ce-276.html">(See Section 8.4.4,&#160;“MP&#160;<br/>Initialization Example,” for se</a>maphore implementation&#160;details.)&#160;As&#160;part of&#160;the&#160;AP initialization procedure, the&#160;<br/>AP&#160;adds&#160;its&#160;APIC&#160;ID&#160;number&#160;to&#160;the&#160;ACPI&#160;and/or&#160;MP&#160;tables as&#160;appropriate and increments&#160;the processor counter&#160;<br/>by 1.&#160;At&#160;the&#160;completion of the&#160;initialization&#160;procedure, the&#160;AP executes a&#160;CLI instruction and&#160;halts itself.</p>
<p style="position:absolute;top:442px;left:68px;white-space:nowrap" class="ft02">8.&#160;When&#160;each of the&#160;APs has&#160;gained&#160;access&#160;to the&#160;semaphore and&#160;executed the&#160;AP&#160;initialization code,&#160;the BSP&#160;</p>
<p style="position:absolute;top:459px;left:93px;white-space:nowrap" class="ft06">establishes a count for the number of processors connected&#160;to the system bus, completes executing the&#160;BIOS&#160;<br/>boot-strap&#160;code,&#160;and&#160;then begins executing operating-system&#160;boot-strap&#160;and&#160;start-up code.</p>
<p style="position:absolute;top:499px;left:68px;white-space:nowrap" class="ft02">9.&#160;While&#160;the&#160;BSP&#160;is&#160;executing&#160;operating-system&#160;boot-strap&#160;and start-up code, the APs remain in&#160;the halted&#160;state.&#160;</p>
<p style="position:absolute;top:516px;left:93px;white-space:nowrap" class="ft06">In this state they&#160;will respond only&#160;to INITs,&#160;NMIs, and&#160;SMIs. They will also respond to snoops and to assertions&#160;<br/>of&#160;the STPCLK# pin.</p>
<p style="position:absolute;top:556px;left:68px;white-space:nowrap" class="ft06">The following&#160;section&#160;gives an example (with code) of&#160;the&#160;MP&#160;initialization protocol&#160;for of multiple&#160;processors&#160;oper-<br/>ating in an&#160;MP&#160;configuration.<br/><a href="o_fe12b1e2a880e0ce-1281.html">Chapter 35,&#160;“Model-Specific Registers (MSRs),”</a>&#160;describes&#160;how&#160;to&#160;program the&#160;LINT[0:1] pins of the&#160;processor’s&#160;<br/>local APICs after&#160;an MP configuration has&#160;been&#160;completed.</p>
<p style="position:absolute;top:664px;left:68px;white-space:nowrap" class="ft04">8.4.4&#160;</p>
<p style="position:absolute;top:664px;left:148px;white-space:nowrap" class="ft04">MP Initialization Example</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft06">The&#160;following&#160;example illustrates the&#160;use&#160;of&#160;the MP initialization protocol used to initialize&#160;processors&#160;in an&#160;MP&#160;<br/>system after&#160;the&#160;BSP and&#160;APs have&#160;been&#160;established. The&#160;code&#160;runs on Intel 64&#160;or IA-32 processors that&#160;use a&#160;<br/>protocol. This includes P6 Family processors, Pentium 4 processors, Intel Core Duo,&#160;Intel&#160;Core&#160;2 Duo and&#160;Intel Xeon&#160;<br/>processors.<br/>The following constants and&#160;data&#160;definitions are&#160;used&#160;in the&#160;accompanying&#160;<br/>code examples.&#160;They&#160;are based&#160;on&#160;the addresses of the&#160;APIC&#160;registers defined in&#160;<a href="o_fe12b1e2a880e0ce-368.html">Table 10-1</a>.</p>
<p style="position:absolute;top:814px;left:115px;white-space:nowrap" class="ft02">ICR_LOW</p>
<p style="position:absolute;top:814px;left:223px;white-space:nowrap" class="ft02">EQU 0FEE00300H</p>
<p style="position:absolute;top:832px;left:115px;white-space:nowrap" class="ft02">SVR</p>
<p style="position:absolute;top:832px;left:223px;white-space:nowrap" class="ft02">EQU 0FEE000F0H</p>
<p style="position:absolute;top:850px;left:115px;white-space:nowrap" class="ft02">APIC_ID</p>
<p style="position:absolute;top:850px;left:223px;white-space:nowrap" class="ft02">EQU 0FEE00020H</p>
<p style="position:absolute;top:868px;left:115px;white-space:nowrap" class="ft02">LVT3</p>
<p style="position:absolute;top:868px;left:223px;white-space:nowrap" class="ft02">EQU 0FEE00370H</p>
<p style="position:absolute;top:886px;left:115px;white-space:nowrap" class="ft02">APIC_ENABLED</p>
<p style="position:absolute;top:886px;left:223px;white-space:nowrap" class="ft02">EQU&#160;0100H</p>
<p style="position:absolute;top:904px;left:115px;white-space:nowrap" class="ft02">BOOT_ID</p>
<p style="position:absolute;top:904px;left:223px;white-space:nowrap" class="ft02">DD ?</p>
<p style="position:absolute;top:922px;left:115px;white-space:nowrap" class="ft02">COUNT</p>
<p style="position:absolute;top:922px;left:223px;white-space:nowrap" class="ft02">EQU 00H</p>
<p style="position:absolute;top:940px;left:115px;white-space:nowrap" class="ft02">VACANT</p>
<p style="position:absolute;top:940px;left:223px;white-space:nowrap" class="ft02">EQU 00H</p>
<p style="position:absolute;top:985px;left:68px;white-space:nowrap" class="ft05">8.4.4.1&#160;&#160;</p>
<p style="position:absolute;top:985px;left:152px;white-space:nowrap" class="ft05">Typical BSP&#160;Initialization Sequence</p>
<p style="position:absolute;top:1013px;left:68px;white-space:nowrap" class="ft06">After&#160;the BSP and APs have&#160;been selected&#160;(by means of&#160;a&#160;hardware&#160;protocol, see<a href="o_fe12b1e2a880e0ce-275.html">&#160;Section 8.4.3, “MP&#160;Initialization&#160;<br/>Protocol Algorithm&#160;for MP&#160;Systems”),&#160;</a>the&#160;BSP begins executing BIOS boot-strap code (POST) at the&#160;normal IA-32&#160;<br/>architecture starting&#160;address (FFFF FFF0H). The boot-strap&#160;code&#160;typically&#160;performs the&#160;following&#160;operations:</p>
</div>
</body>
</html>
