// Copyright 2025 Politecnico di Torino and EPFL.
// Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// File: expipe-waivers.vlt
// Author:  Michele Caon
// Date: 24/10/2025
// Description: Verilator waivers

`verilator_config
lint_off -rule PINCONNECTEMPTY -file "*/fpnew_divsqrt_th_32.sv" -match "Instance pin connected by name with empty reference: '*'"
lint_off -rule PINCONNECTEMPTY -file "*/fpnew_opgroup_block.sv" -match "Instance pin connected by name with empty reference: '*'"
lint_off -rule PINCONNECTEMPTY -file "*/fpnew_top.sv" -match "Instance pin connected by name with empty reference: '*'"
lint_off -rule PINCONNECTEMPTY -file "*/fifo_comb_ready.sv" -match "Instance pin connected by name with empty reference: '*'"
lint_off -rule UNUSED -file "*/lzc.sv" -match "Bits of signal are not driven, nor used: 'sel_nodes'[63]"
lint_off -rule UNUSED -file "*/lzc.sv" -match "Bits of signal are not driven, nor used: 'index_nodes'[383:378]"
lint_off -rule UNOPTFLAT -file "*/lzc.sv" -match "Signal unoptimizable: Feedback to clock or circular logic: *index_nodes'"
lint_off -rule UNOPTFLAT -file "*/lzc.sv" -match "Signal unoptimizable: Feedback to clock or circular logic: *sel_nodes'"
lint_off -rule UNOPTFLAT -file "*/control_mvp.sv" -match "Signal unoptimizable: Circular combinational logic: '*u_fpu_wrapper.u_fpu.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.genblk1.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Sqrt_quotinent_S'"
lint_off -rule UNOPTFLAT -file "*/control_mvp.sv" -match "Signal unoptimizable: Circular combinational logic: '*u_fpu_unit.u_fpu_wrapper.u_fpu.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.genblk1.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.Qcnt_three_1'"
lint_off -rule GENUNNAMED -file "*/fpu-div-sqrt-mvp/hdl/div_sqrt_mvp_wrapper.sv" -match "Unnamed generate block '*'"
lint_off -rule GENUNNAMED -file "*/fpu-div-sqrt-mvp/hdl/control_mvp.sv" -match "Unnamed generate block '*'"
lint_off -rule GENUNNAMED -file "*/cvfpu/src/*.sv" -match "Unnamed generate block '*'"
lint_off -rule ASCRANGE -file "*/cvfpu/src/*.sv" -match "Ascending bit range vector: left < right of bit range: *"
