// Seed: 3815512504
module module_0 (
    output wire id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  id_4(
      .id_0(),
      .id_1(id_2),
      .id_2(),
      .id_3(id_0),
      .id_4(~id_2),
      .id_5(1'b0 ^ id_1),
      .id_6(1),
      .id_7(id_2 + 1'd0),
      .id_8(id_2),
      .id_9(id_2),
      .id_10(1),
      .id_11(1'h0),
      .id_12(id_1)
  );
  assign id_0 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    output supply1 id_7
);
  wire id_9;
  or primCall (id_4, id_0, id_9, id_6, id_2, id_3);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
endmodule
