`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz æ—¶é’Ÿè¾“å…¥
    input wire clk_11M0592,       //11.0592MHz æ—¶é’Ÿè¾“å…¥

    input wire clock_btn,         //BTN5æ‰‹åŠ¨æ—¶é’ŸæŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input wire reset_btn,         //BTN6æ‰‹åŠ¨å¤ä½æŒ‰é’®ï¿??å…³ï¼Œå¸¦æ¶ˆæŠ–ç”µè·¯ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4ï¼ŒæŒ‰é’®å¼€å…³ï¼ŒæŒ‰ä¸‹æ—¶ä¸º1
    input  wire[31:0] dip_sw,     //32ä½æ‹¨ç å¼€å…³ï¼Œæ‹¨åˆ°â€œONâ€æ—¶ï¿??1
    output wire[15:0] leds,       //16ä½LEDï¼Œè¾“å‡ºæ—¶1ç‚¹äº®
    output wire[7:0]  dpy0,       //æ•°ç ç®¡ä½ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®
    output wire[7:0]  dpy1,       //æ•°ç ç®¡é«˜ä½ä¿¡å·ï¼ŒåŒ…æ‹¬å°æ•°ç‚¹ï¼Œè¾“å‡º1ç‚¹äº®

    //CPLDä¸²å£æ§åˆ¶å™¨ä¿¡ï¿??
    output wire uart_rdn,         //è¯»ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire uart_wrn,         //å†™ä¸²å£ä¿¡å·ï¼Œä½æœ‰ï¿??
    input wire uart_dataready,    //ä¸²å£æ•°æ®å‡†å¤‡ï¿??
    input wire uart_tbre,         //å‘ï¿½?ï¿½æ•°æ®æ ‡ï¿??
    input wire uart_tsre,         //æ•°æ®å‘ï¿½?ï¿½å®Œæ¯•æ ‡ï¿??

    //BaseRAMä¿¡å·
    inout wire[31:0] base_ram_data,  //BaseRAMæ•°æ®ï¼Œä½8ä½ä¸CPLDä¸²å£æ§åˆ¶å™¨å…±ï¿??
    output wire[19:0] base_ram_addr, //BaseRAMåœ°å€
    output wire[3:0] base_ram_be_n,  //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output wire base_ram_ce_n,       //BaseRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    output wire base_ram_oe_n,       //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    output wire base_ram_we_n,       //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ExtRAMä¿¡å·
    inout wire[31:0] ext_ram_data,  //ExtRAMæ•°æ®
    output wire[19:0] ext_ram_addr, //ExtRAMåœ°å€
    output wire[3:0] ext_ram_be_n,  //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€‚å¦‚æœä¸ä½¿ç”¨å­—èŠ‚ä½¿èƒ½ï¼Œè¯·ä¿æŒï¿??0
    output wire ext_ram_ce_n,       //ExtRAMç‰‡ï¿½?ï¿½ï¼Œä½æœ‰ï¿??
    output wire ext_ram_oe_n,       //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰ï¿??
    output wire ext_ram_we_n,       //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰ï¿??

    //ç›´è¿ä¸²å£ä¿¡å·
    output wire txd,  //ç›´è¿ä¸²å£å‘ï¿½?ï¿½ç«¯
    input  wire rxd,  //ç›´è¿ä¸²å£æ¥æ”¶ï¿??

    //Flashå­˜å‚¨å™¨ä¿¡å·ï¼Œå‚ï¿½?? JS28F640 èŠ¯ç‰‡æ‰‹å†Œ
    output wire [22:0]flash_a,      //Flashåœ°å€ï¼Œa0ä»…åœ¨8bitæ¨¡å¼æœ‰æ•ˆï¿??16bitæ¨¡å¼æ— æ„ï¿??
    inout  wire [15:0]flash_d,      //Flashæ•°æ®
    output wire flash_rp_n,         //Flashå¤ä½ä¿¡å·ï¼Œä½æœ‰æ•ˆ
    output wire flash_vpen,         //Flashå†™ä¿æŠ¤ä¿¡å·ï¼Œä½ç”µå¹³æ—¶ä¸èƒ½æ“¦é™¤ã€çƒ§ï¿??
    output wire flash_ce_n,         //Flashç‰‡ï¿½?ï¿½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_oe_n,         //Flashè¯»ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_we_n,         //Flashå†™ä½¿èƒ½ä¿¡å·ï¼Œä½æœ‰ï¿??
    output wire flash_byte_n,       //Flash 8bitæ¨¡å¼é€‰æ‹©ï¼Œä½æœ‰æ•ˆã€‚åœ¨ä½¿ç”¨flashï¿??16ä½æ¨¡å¼æ—¶è¯·è®¾ï¿??1

    //USB æ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? SL811 èŠ¯ç‰‡æ‰‹å†Œ
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //ç½‘ç»œæ§åˆ¶å™¨ä¿¡å·ï¼Œå‚ï¿½?? DM9000A èŠ¯ç‰‡æ‰‹å†Œ
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //å›¾åƒè¾“å‡ºä¿¡å·
    output wire[2:0] video_red,    //çº¢è‰²åƒç´ ï¿??3ï¿??
    output wire[2:0] video_green,  //ç»¿è‰²åƒç´ ï¿??3ï¿??
    output wire[1:0] video_blue,   //è“è‰²åƒç´ ï¿??2ï¿??
    output wire video_hsync,       //è¡ŒåŒæ­¥ï¼ˆæ°´å¹³åŒæ­¥ï¼‰ä¿¡ï¿??
    output wire video_vsync,       //åœºåŒæ­¥ï¼ˆå‚ç›´åŒæ­¥ï¼‰ä¿¡ï¿??
    output wire video_clk,         //åƒç´ æ—¶é’Ÿè¾“å‡º
    output wire video_de           //è¡Œæ•°æ®æœ‰æ•ˆä¿¡å·ï¼Œç”¨äºåŒºåˆ†æ¶ˆéšï¿??
);
wire reg_clk;
wire[31:0] reg_data;
wire[19:0] reg_addr;
wire reg_ce,reg_write,reg_read;


assign reg_addr[19:15] = 5'b0;
assign reg_data[31:15] = 17'b0;
assign reg_addr[14:0] = dip_sw[30:16];
assign reg_data[14:0] = dip_sw[14:0];
assign reg_ce = 'b0;
assign reg_write = dip_sw[31];
assign reg_read = dip_sw[15];

/*
test_memory test(
    .clk(clk_50M),
    .rst(reset_btn),
    .clk_out(reg_clk),
    .data(reg_data),
    .addr(reg_addr),
    .ram_ce_n(reg_ce),
    .mem_write(reg_write),
    .mem_read(reg_read),
    .ready(dpy0[4])
);*/
memory mem(
    .clk(clock_btn),
    .rst(reset_btn),
    .addr_in(reg_addr),
    .data_in(reg_data),
    .mem_read(reg_read),
    .mem_write(reg_write),
    .mem_ce_n(reg_ce),
    .data_out(leds),
    .sram_data(base_ram_data),
    .sram_addr(base_ram_addr),
    .sram_ce_n(base_ram_ce_n),
    .sram_oe_n(base_ram_oe_n),
    .sram_we_n(base_ram_we_n),
    .sram_be_n(base_ram_be_n),
   	.uart_dataready(uart_dataready),
	.uart_tbre(uart_tbre),
	.uart_tsre(uart_tsre),
	.uart_rdn(uart_rdn),
	.uart_wrn(uart_wrn),
    .ram_ready(dpy0[4])
);

endmodule
