`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 2021/05/27 20:16:58
// Design Name:
// Module Name: fmcadda_9250_9144_top
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module top (
        input refclk_p, //GTX�ο�ʱ�� ref clk = 125M
        input refclk_n,
        input glblclk_p, ////jesd204b�ο�ʱ�� = lane_rate / 40 = 125MHz
        input glblclk_n,
        input sysref_p,
        input sysref_n,
        output o_rx_sync_p,
        output o_rx_sync_n,

        input adc_rxp_a0,
        input adc_rxn_a0,
        input adc_rxp_a1,
        input adc_rxn_a1,

        input i_tx_sync_p,
        input i_tx_sync_n,
        output dac_txp_d0,
        output dac_txp_d1,
        output dac_txp_d2,
        output dac_txp_d3,
//        output dac_txp_d4,
//        output dac_txp_d5,
//        output dac_txp_d6,
//        output dac_txp_d7,
        output dac_txn_d0,
        output dac_txn_d1,
        output dac_txn_d2,
        output dac_txn_d3,
//        output dac_txn_d4,
//        output dac_txn_d5,
//        output dac_txn_d6,
//        output dac_txn_d7,

        inout ads_sda, //adc spi����
        output ads_sclk,
        output ads_sen_n,
        output ads_rstn,

        inout  das_sda, //dac spi����
        output das_sclk,
        output das_sen_n,
        output das_rstn,
        output das_txen0,
        output das_txen1,

        inout lmk_sda, //lmk04828 spi����
        output  lmk_sclk,
        output  lmk_cs_n,
        output  lmk_rst
        //output  trig_io_free
      );
   wire sys_clk, sys_clk_bufg;
   wire clk_25m;
   wire clk_ila_250m;
   wire clk_axi_100m;
   wire w_rst_n, w_rst2_n;
   wire EOS_n;
   wire mmcm_locked;
   // ʹ��STARTUPEԭ���ṩ��fpgaƬ������ʱ�ӣ�����ultra+ϵ�У�CFGMCLKʱ��Ϊ50M������7seriesϵ�У�CFGMCLKʱ��Ϊ65M
   // �˴�ʹ��fpgaƬ�������ǽ���Ϊ�˷���demo��ʾ����������ɫɫ�Ŀͻ��忨�ϵľ��������ͬ�������ֲ���Ը���
   STARTUPE2 #(
      .PROG_USR("FALSE"),  // Activate program event security feature. Requires encrypted bitstreams.
      .SIM_CCLK_FREQ(0.0)  // Set the Configuration Clock Frequency(ns) for simulation.
   )
   STARTUPE2_inst (
      .CFGMCLK(sys_clk),     // 1-bit output: Configuration internal oscillator clock output
      .EOS(EOS_n),             // 1-bit output: Active high output signal indicating the End Of Startup.
      .USRCCLKO(1'b0),   // 1-bit input: User CCLK input
                             // For Zynq-7000 devices, this input must be tied to GND
      .USRCCLKTS(1'b1) // 1-bit input: User CCLK 3-state enable input
                             // For Zynq-7000 devices, this input must be tied to VCC
   );
   BUFG BUFG_inst (
      .O(sys_clk_bufg), // 1-bit output: Clock output
      .I(sys_clk)  // 1-bit input: Clock input
   );
   // ȫ�ָ�λģ��
   rst_module rst_module_inst(
						.i_sys_clk      (clk_25m),
						.i_sys_rst_async (EOS_n),
						.o_mod1_rstn (w_rst_n),
						.o_mod2_rstn ()
    );

  // �첽ʱ�Ӳ���������SPIʱ�Ӻ�AXI����ʱ��
  clk_sys_mmcm clk_sys_mmcm_inst
   (
    .clk_out1(clk_25m),     // output clk_out1 25M for other
    .clk_out2(clk_axi_100m),     // output clk_out3 100M for jesd204_AXI
    .locked(mmcm_locked),       // output locked
    .clk_in1(sys_clk_bufg));      // input clk_in1


reg lmk_datain_valid;
wire lmk_datain_ready;
reg ads_datain_valid;
wire ads_datain_ready;
reg das_datain_valid;
wire das_datain_ready;

// �����豸SPI����ģ�飬���÷�AXI�����ֻ��ƣ�˳�����ο��Ƴ�ʼ��
lmk_spi_wr_config lmk_spi_wr_config_inst(
                        .clk_in(clk_25m),
                        .rst_n(w_rst_n),

                        .o_sclk(lmk_sclk),
                        .io_sda(lmk_sda),
                        .o_cs_n(lmk_cs_n),
                        .o_lmk_rst(lmk_rst),
                        .datain_valid(lmk_datain_valid),
                        .datain_ready(lmk_datain_ready)
                        );
ad9250_spi_config ad9250_spi_config_inst(
                        .clk_in(clk_25m),
                        .rst_n(w_rst_n),

                        .o_sclk(ads_sclk),
                        .io_sda(ads_sda),
                        .o_sen_n(ads_sen_n),
                        .o_reset(ads_rstn),
                        .datain_valid(ads_datain_valid),
                        .datain_ready(ads_datain_ready)
                        );
ad9144_spi_config ad9144_spi_config_inst(
                        .clk_in(clk_25m),
                        .rst_n(w_rst_n),

                        .o_sclk(das_sclk),
                        .io_sda(das_sda),
                        .o_sen_n(das_sen_n),
                        .o_reset(das_rstn),
                        .datain_valid(das_datain_valid),
                        .datain_ready(das_datain_ready)
                        );

assign das_txen0 = 1'b1;
assign das_txen1 = 1'b1;
reg init_done;
wire rx_core_clk_out;
wire[63:0] w_rx_tdata;
wire w_rx_tvalid;
wire[3:0] w_rx_start_of_frame, w_rx_end_of_frame;
wire[3:0] w_rx_start_of_multiframe, w_rx_end_of_multiframe;
wire[7:0] w_rx_frame_error;
wire[3:0] w_tx_start_of_multiframe, w_tx_start_of_frame;
wire[127:0] w_tx_tdata;
wire w_tx_tready;
wire w_tx_aresetn;

wire w_common0_qpll_lock_out;
wire w_rx_sync;
wire w_tx_sync;
wire w_sysref;
wire w_rx_core_clk, w_tx_core_clk;
      IBUFDS  IBUFDS_inst2 (
      .O(w_sysref),  // Buffer output
      .I(sysref_p),  // Diff_p buffer input (connect directly to top-level port)
      .IB(sysref_n) // Diff_n buffer input (connect directly to top-level port)
   );
wire w_qpll_refclk;
wire w_tx_reset_gt, w_rx_reset_gt;
wire w_tx_sys_reset, w_rx_sys_reset;
reg r_jesd_tx_sys_reset, r_jesd_rx_sys_reset;
wire w_jesd_tx_sys_reset_vio, w_jesd_rx_sys_reset_vio;
assign w_tx_sys_reset = r_jesd_tx_sys_reset | w_jesd_tx_sys_reset_vio;
assign w_rx_sys_reset = r_jesd_rx_sys_reset | w_jesd_rx_sys_reset_vio;
wire w_rx_axi_ena;
// vio����ip�˹۲죬Ĭ�Ͽɲ�ʹ��
vio_for_jesd_rst vio_for_jesd_rst_debug (
  .clk(clk_axi_100m),                // input wire clk
  .probe_out0(w_jesd_tx_sys_reset_vio),  // output wire [0 : 0] probe_out0
  .probe_out1(w_jesd_rx_sys_reset_vio),  // output wire [0 : 0] probe_out1
  .probe_out2(w_rx_axi_ena)  // output wire [0 : 0] probe_out1
);
wire w_rxencommaalign_out;
wire w_tx_reset_done, w_rx_reset_done;
wire[3:0] w_gt_prbssel;
wire[31:0] gt0_txdata, gt1_txdata, gt2_txdata, gt3_txdata;
wire[3:0] gt0_txcharisk, gt1_txcharisk,gt2_txcharisk, gt3_txcharisk;
wire[31:0] gt0_rxdata, gt1_rxdata;
wire[3:0] gt0_rxcharisk, gt1_rxcharisk;
wire[3:0] gt0_rxdisperr, gt1_rxdisperr;
wire[3:0] gt0_rxnotintable, gt1_rxnotintable;
wire[15:0] w_dds_tdata;
wire w_tx_s_axi_awready;
wire w_tx_s_axi_wready;
wire w_tx_s_axi_bvalid;
wire[1:0] w_tx_s_axi_bresp;
wire[11:0] w_tx_s_axi_awaddr;
wire w_tx_s_axi_awvalid;
wire[31:0] w_tx_s_axi_wdata;
wire w_tx_s_axi_wvalid;
wire w_tx_s_axi_bready;
wire w_tx_axi_write_done;
reg w_tx_axi_ena;

wire w_rx_s_axi_arready ;
wire w_rx_s_axi_rvalid  ;
wire[1:0] w_rx_s_axi_rresp   ;
wire[11:0] w_rx_s_axi_araddr  ;
wire w_rx_s_axi_arvalid ;
wire[31:0] w_rx_s_axi_rdata   ;
wire w_rx_s_axi_rready  ;

jesd_axi_write jesd_axi_write_for_tx(
    .s_axi_aclk      (clk_axi_100m)   ,   //ʱ��
    .s_axi_aresetn   (w_rst_n & w_tx_axi_ena),   //�͵�ƽ��λ
    .s_axi_awready   (w_tx_s_axi_awready),   //д���ַ����
    .s_axi_wready    (w_tx_s_axi_wready),   //д�����ݾ���
    .s_axi_bvalid    (w_tx_s_axi_bvalid),   //д����Ӧ��Ч
    .s_axi_bresp     (w_tx_s_axi_bresp),   //д����Ӧ
    .s_axi_awaddr    (w_tx_s_axi_awaddr),   //д���ַ
    .s_axi_awvalid   (w_tx_s_axi_awvalid),   //д���ַ��Ч
    .s_axi_wdata     (w_tx_s_axi_wdata),   //д������
    .s_axi_wvalid    (w_tx_s_axi_wvalid),   //д��������Ч
    .s_axi_bready    (w_tx_s_axi_bready),      //д�����ݾ���
    .axi_write_done  ()    //����ȫ��д��
    );
jesd_axi_read jesd_axi_read_for_rx(
    .s_axi_aclk      (clk_axi_100m)   ,   //ʱ��
    .s_axi_aresetn   (w_rst_n & w_rx_axi_ena),   //�͵�ƽ��λ
    .s_axi_arready   (w_rx_s_axi_arready),   //����ַ����
    .s_axi_rvalid    (w_rx_s_axi_rvalid ),   //��������Ч
    .s_axi_rresp     (w_rx_s_axi_rresp  ),   //����Ӧ
    .s_axi_araddr    (w_rx_s_axi_araddr ),   //����ַ
    .s_axi_arvalid   (w_rx_s_axi_arvalid),   //����ַ��Ч
    .s_axi_rdata     (w_rx_s_axi_rdata  ),   //������
    .s_axi_rready    (w_rx_s_axi_rready )      //�����ݾ���
    );
   IBUFDS_GTE2 #(
      .CLKCM_CFG("TRUE"),   // Refer to Transceiver User Guide
      .CLKRCV_TRST("TRUE"), // Refer to Transceiver User Guide
      .CLKSWING_CFG(2'b11)  // Refer to Transceiver User Guide
   )
   IBUFDS_GTE2_inst (
      .O(w_qpll_refclk),         // 1-bit output: Refer to Transceiver User Guide
      .ODIV2(), // 1-bit output: Refer to Transceiver User Guide
      .CEB(1'b0),     // 1-bit input: Refer to Transceiver User Guide
      .I(refclk_p),         // 1-bit input: Refer to Transceiver User Guide
      .IB(refclk_n)        // 1-bit input: Refer to Transceiver User Guide
   );
   wire w_glblclk, w_glblclk_glb;
   wire w_glbclk_mmcm_locked;
     clk_for_glbclk clk_for_glbclk_inst
   (
    // Clock out ports
    .clk_out1(w_rx_core_clk),     // output clk_out1
    .clk_out2(w_tx_core_clk),     // output clk_out2
    .resetn(w_rst_n), // input resetn
    .locked(w_glbclk_mmcm_locked),       // output locked
   // Clock in ports
    .clk_in1_p(glblclk_p),    // input clk_in1_p
    .clk_in1_n(glblclk_n));    // input clk_in1_n

reg[6:0] r_dds_addra_num0, r_dds_addra_num1, r_dds_addra_num2, r_dds_addra_num3;
wire[15:0] w_douta_num0, w_douta_num1, w_douta_num2, w_douta_num3;
// ����4����ͬ��ROM��ͨ����ַ��λ��ȡ���ϲ���һ·�źŸ�JESD204b�����ݶ˿�
// 4·DAC�������ͬ�Ĳ����ź�
blk_mem_gen_0 blk_mem_gen_num0 (
  .clka(w_tx_core_clk),    // input wire clka
  .addra(r_dds_addra_num0),  // input wire [5 : 0] addra
  .douta(w_douta_num0)  // output wire [15 : 0] douta
);
blk_mem_gen_0 blk_mem_gen_num1 (
  .clka(w_tx_core_clk),    // input wire clka
  .addra(r_dds_addra_num1),  // input wire [5 : 0] addra
  .douta(w_douta_num1)  // output wire [15 : 0] douta
);
blk_mem_gen_0 blk_mem_gen_num2 (
  .clka(w_tx_core_clk),    // input wire clka
  .addra(r_dds_addra_num2),  // input wire [5 : 0] addra
  .douta(w_douta_num2)  // output wire [15 : 0] douta
);
blk_mem_gen_0 blk_mem_gen_num3 (
  .clka(w_tx_core_clk),    // input wire clka
  .addra(r_dds_addra_num3),  // input wire [5 : 0] addra
  .douta(w_douta_num3)  // output wire [15 : 0] douta
);
reg[6:0] addr_cnt;
always@ (posedge w_tx_core_clk) begin
    if(~w_rst_n) begin
       addr_cnt <= 8'd0;
    end
    else if(addr_cnt >= 80)
        addr_cnt <= 8'd0;
    else
        addr_cnt <= addr_cnt + 20;
end

always@ (posedge w_tx_core_clk) begin
    if(~w_rst_n) begin
       r_dds_addra_num0 <= 16'd0;
    end
    else begin
       r_dds_addra_num0 <= addr_cnt;
    end
end
always@ (posedge w_tx_core_clk) begin
    if(~w_rst_n) begin
       r_dds_addra_num1 <= 16'd0;
    end
    else begin
            r_dds_addra_num1 <= addr_cnt + 5;
    end
end
always@ (posedge w_tx_core_clk) begin
    if(~w_rst_n) begin
       r_dds_addra_num2 <= 16'd0;
    end
    else begin
            r_dds_addra_num2 <= addr_cnt + 10;
    end
end
always@ (posedge w_tx_core_clk) begin
    if(~w_rst_n) begin
       r_dds_addra_num3 <= 16'd0;
    end
    else begin
            r_dds_addra_num3 <= addr_cnt + 15;
    end
end

assign w_tx_tdata = {w_douta_num3[7:0],  w_douta_num2[7:0],  w_douta_num1[7:0],  w_douta_num0[7:0],
                     w_douta_num3[15:8], w_douta_num2[15:8], w_douta_num1[15:8], w_douta_num0[15:8],
                     w_douta_num3[7:0],  w_douta_num2[7:0],  w_douta_num1[7:0],  w_douta_num0[7:0],
                     w_douta_num3[15:8], w_douta_num2[15:8], w_douta_num1[15:8], w_douta_num0[15:8]};

jesd204_phy_0 jesd204_phy_txrx_inst (
  .cpll_refclk(w_qpll_refclk),                          // input wire cpll_refclk
  .qpll_refclk(w_qpll_refclk),                          // input wire qpll_refclk
  .drpclk(clk_axi_100m),                                      // input wire drpclk
  .tx_reset_gt(w_tx_reset_gt),                            // input wire tx_reset_gt
  .rx_reset_gt(w_rx_reset_gt),                            // input wire rx_reset_gt
  .tx_sys_reset(w_tx_sys_reset),                          // input wire tx_sys_reset
  .rx_sys_reset(w_rx_sys_reset),                          // input wire rx_sys_reset
  .txp_out({dac_txp_d3, dac_txp_d2,dac_txp_d1, dac_txp_d0}),                                    // output wire [3 : 0] txp_out
  .txn_out({dac_txn_d3, dac_txn_d2,dac_txn_d1, dac_txn_d0}),                                    // output wire [3 : 0] txn_out
  .rxp_in({adc_rxp_a1, adc_rxp_a0}),                                      // input wire [3 : 0] rxp_in
  .rxn_in({adc_rxn_a1, adc_rxn_a0}),                                      // input wire [3 : 0] rxn_in
  .tx_core_clk(w_tx_core_clk),                            // input wire tx_core_clk
  .rx_core_clk(w_rx_core_clk),                            // input wire rx_core_clk
  .txoutclk(),                                  // output wire txoutclk
  .rxoutclk(),                                  // output wire rxoutclk
  .gt_prbssel(w_gt_prbssel),                              // input wire [3 : 0] gt_prbssel
  .gt0_txdata(gt0_txdata),                              // input wire [31 : 0] gt0_txdata
  .gt0_txcharisk(gt0_txcharisk),                        // input wire [3 : 0] gt0_txcharisk
  .gt1_txdata(gt1_txdata),                              // input wire [31 : 0] gt1_txdata
  .gt1_txcharisk(gt1_txcharisk),                        // input wire [3 : 0] gt1_txcharisk
  .gt2_txdata(gt2_txdata),                              // input wire [31 : 0] gt2_txdata
  .gt2_txcharisk(gt2_txcharisk),                        // input wire [3 : 0] gt2_txcharisk
  .gt3_txdata(gt3_txdata),                              // input wire [31 : 0] gt3_txdata
  .gt3_txcharisk(gt3_txcharisk),                        // input wire [3 : 0] gt3_txcharisk
  .tx_reset_done(w_tx_reset_done),                        // output wire tx_reset_done
  .gt0_rxdata(gt0_rxdata),                              // output wire [31 : 0] gt0_rxdata
  .gt0_rxcharisk(gt0_rxcharisk),                        // output wire [3 : 0] gt0_rxcharisk
  .gt0_rxdisperr(gt0_rxdisperr),                        // output wire [3 : 0] gt0_rxdisperr
  .gt0_rxnotintable(gt0_rxnotintable),                  // output wire [3 : 0] gt0_rxnotintable
  .gt1_rxdata(gt1_rxdata),                              // output wire [31 : 0] gt1_rxdata
  .gt1_rxcharisk(gt1_rxcharisk),                        // output wire [3 : 0] gt1_rxcharisk
  .gt1_rxdisperr(gt1_rxdisperr),                        // output wire [3 : 0] gt1_rxdisperr
  .gt1_rxnotintable(gt1_rxnotintable),                  // output wire [3 : 0] gt1_rxnotintable
  .gt2_rxdata(),                              // output wire [31 : 0] gt2_rxdata
  .gt2_rxcharisk(),                        // output wire [3 : 0] gt2_rxcharisk
  .gt2_rxdisperr(),                        // output wire [3 : 0] gt2_rxdisperr
  .gt2_rxnotintable(),                  // output wire [3 : 0] gt2_rxnotintable
  .gt3_rxdata(),                              // output wire [31 : 0] gt3_rxdata
  .gt3_rxcharisk(),                        // output wire [3 : 0] gt3_rxcharisk
  .gt3_rxdisperr(),                        // output wire [3 : 0] gt3_rxdisperr
  .gt3_rxnotintable(),                  // output wire [3 : 0] gt3_rxnotintable
  .rx_reset_done(w_rx_reset_done),                        // output wire rx_reset_done
  .rxencommaalign(w_rxencommaalign_out),                      // input wire rxencommaalign
  .common0_qpll_clk_out(),        // output wire common0_qpll0_clk_out
  .common0_qpll_refclk_out(),  // output wire common0_qpll0_refclk_out
  .common0_qpll_lock_out(w_common0_qpll_lock_out)      // output wire common0_qpll0_lock_out
);
jesd204_rx jesd204_rx_inst (
  .gt0_rxdata(gt0_rxdata),                          // input wire [31 : 0] gt0_rxdata
  .gt0_rxcharisk(gt0_rxcharisk),                    // input wire [3 : 0] gt0_rxcharisk
  .gt0_rxdisperr(gt0_rxdisperr),                    // input wire [3 : 0] gt0_rxdisperr
  .gt0_rxnotintable(gt0_rxnotintable),              // input wire [3 : 0] gt0_rxnotintable
  .gt1_rxdata(gt1_rxdata),                          // input wire [31 : 0] gt1_rxdata
  .gt1_rxcharisk(gt1_rxcharisk),                    // input wire [3 : 0] gt1_rxcharisk
  .gt1_rxdisperr(gt1_rxdisperr),                    // input wire [3 : 0] gt1_rxdisperr
  .gt1_rxnotintable(gt1_rxnotintable),              // input wire [3 : 0] gt1_rxnotintable
  .rx_reset_done(w_rx_reset_done),                    // input wire rx_reset_done
  .rxencommaalign_out(w_rxencommaalign_out),          // output wire rxencommaalign_out
  .rx_reset_gt(w_rx_reset_gt),                        // output wire rx_reset_gt
  .rx_core_clk(w_rx_core_clk),                        // input wire rx_core_clk
  .s_axi_aclk(clk_axi_100m),                          // input wire s_axi_aclk
  .s_axi_aresetn(w_rst_n),                    // input wire s_axi_aresetn
  .s_axi_awaddr(0),                      // input wire [11 : 0] s_axi_awaddr
  .s_axi_awvalid(0),                    // input wire s_axi_awvalid
  .s_axi_awready(),                    // output wire s_axi_awready
  .s_axi_wdata(0),                        // input wire [31 : 0] s_axi_wdata
  .s_axi_wstrb(0),                        // input wire [3 : 0] s_axi_wstrb
  .s_axi_wvalid(0),                      // input wire s_axi_wvalid
  .s_axi_wready(),                      // output wire s_axi_wready
  .s_axi_bresp(),                        // output wire [1 : 0] s_axi_bresp
  .s_axi_bvalid(),                      // output wire s_axi_bvalid
  .s_axi_bready(0),                      // input wire s_axi_bready
  .s_axi_araddr(0),                      // input wire [11 : 0] s_axi_araddr
  .s_axi_arvalid(0),                    // input wire s_axi_arvalid
  .s_axi_arready(),                    // output wire s_axi_arready
  .s_axi_rdata(),                        // output wire [31 : 0] s_axi_rdata
  .s_axi_rresp(),                        // output wire [1 : 0] s_axi_rresp
  .s_axi_rvalid(),                      // output wire s_axi_rvalid
  .s_axi_rready(0),                      // input wire s_axi_rready
  .rx_reset(w_rx_sys_reset),                              // input wire rx_reset
  .rx_aresetn(),                          // output wire rx_aresetn
  .rx_tdata(w_rx_tdata),                              // output wire [63 : 0] rx_tdata
  .rx_tvalid(w_rx_tvalid),                            // output wire rx_tvalid
  .rx_start_of_frame(w_rx_start_of_frame),            // output wire [3 : 0] rx_start_of_frame
  .rx_end_of_frame(w_rx_end_of_frame),                // output wire [3 : 0] rx_end_of_frame
  .rx_start_of_multiframe(w_rx_start_of_multiframe),  // output wire [3 : 0] rx_start_of_multiframe
  .rx_end_of_multiframe(w_rx_end_of_multiframe),      // output wire [3 : 0] rx_end_of_multiframe
  .rx_frame_error(w_rx_frame_error),                  // output wire [7 : 0] rx_frame_error
  .rx_sysref(w_sysref),                            // input wire rx_sysref
  .rx_sync(w_rx_sync)                                // output wire rx_sync
);

jesd204_tx jesd204_tx_inst (
  .gt0_txdata(gt0_txdata),                          // output wire [31 : 0] gt0_txdata
  .gt0_txcharisk(gt0_txcharisk),                    // output wire [3 : 0] gt0_txcharisk
  .gt1_txdata(gt1_txdata),                          // output wire [31 : 0] gt1_txdata
  .gt1_txcharisk(gt1_txcharisk),                    // output wire [3 : 0] gt1_txcharisk
  .gt2_txdata(gt2_txdata),                          // output wire [31 : 0] gt2_txdata
  .gt2_txcharisk(gt2_txcharisk),                    // output wire [3 : 0] gt2_txcharisk
  .gt3_txdata(gt3_txdata),                          // output wire [31 : 0] gt3_txdata
  .gt3_txcharisk(gt3_txcharisk),                    // output wire [3 : 0] gt3_txcharisk
  .tx_reset_done(w_tx_reset_done),                    // input wire tx_reset_done
  .gt_prbssel_out(w_gt_prbssel),                      // output wire [3 : 0] gt_prbssel_out
  .tx_reset_gt(w_tx_reset_gt),                        // output wire tx_reset_gt
  .tx_core_clk(w_tx_core_clk),                        // input wire tx_core_clk
  .s_axi_aclk(clk_axi_100m),                          // input wire s_axi_aclk
  .s_axi_aresetn(w_rst_n),                            // input wire s_axi_aresetn
  .s_axi_awaddr(w_tx_s_axi_awaddr),                      // input wire [11 : 0] s_axi_awaddr
  .s_axi_awvalid(w_tx_s_axi_awvalid),                    // input wire s_axi_awvalid
  .s_axi_awready(w_tx_s_axi_awready),                    // output wire s_axi_awready
  .s_axi_wdata(w_tx_s_axi_wdata),                        // input wire [31 : 0] s_axi_wdata
  .s_axi_wstrb(4'b1111),                                       // input wire [3 : 0] s_axi_wstrb
  .s_axi_wvalid(w_tx_s_axi_wvalid),                      // input wire s_axi_wvalid
  .s_axi_wready(w_tx_s_axi_wready),                      // output wire s_axi_wready
  .s_axi_bresp(w_tx_s_axi_bresp),                        // output wire [1 : 0] s_axi_bresp
  .s_axi_bvalid(w_tx_s_axi_bvalid),                      // output wire s_axi_bvalid
  .s_axi_bready(w_tx_s_axi_bready),                      // input wire s_axi_bready
  .s_axi_araddr(w_rx_s_axi_araddr),                      // input wire [11 : 0] s_axi_araddr
  .s_axi_arvalid(w_rx_s_axi_arvalid),                    // input wire s_axi_arvalid
  .s_axi_arready(w_rx_s_axi_arready),                    // output wire s_axi_arready
  .s_axi_rdata(w_rx_s_axi_rdata),                        // output wire [31 : 0] s_axi_rdata
  .s_axi_rresp(w_rx_s_axi_rresp),                        // output wire [1 : 0] s_axi_rresp
  .s_axi_rvalid(w_rx_s_axi_rvalid),                      // output wire s_axi_rvalid
  .s_axi_rready(w_rx_s_axi_rready),                      // input wire s_axi_rready
  .tx_reset(w_tx_sys_reset),                              // input wire tx_reset
  .tx_sysref(w_sysref),                            // input wire tx_sysref
  .tx_start_of_frame(w_tx_start_of_frame),            // output wire [3 : 0] tx_start_of_frame
  .tx_start_of_multiframe(w_tx_start_of_multiframe),  // output wire [3 : 0] tx_start_of_multiframe
  .tx_aresetn(w_tx_aresetn),                          // output wire tx_aresetn
  .tx_tdata(w_tx_tdata),                              // input wire [127 : 0] tx_tdata
  .tx_tready(w_tx_tready),                            // output wire tx_tready
  .tx_sync(w_tx_sync)                                // input wire tx_sync
);
   IBUFDS  IBUFDS_inst_dac (
      .O(w_tx_sync),     // Diff_p output (connect directly to top-level port)
      .IB(i_tx_sync_n),   // Diff_n output (connect directly to top-level port)
      .I(i_tx_sync_p)      // Buffer input
   );
   OBUFDS  OBUFDS_inst (
      .O(o_rx_sync_p),     // Diff_p output (connect directly to top-level port)
      .OB(o_rx_sync_n),   // Diff_n output (connect directly to top-level port)
      .I(w_rx_sync)      // Buffer input
   );
reg[31:0] trig_cnt;
reg r_trig_in;
//�������������ź�r_trig_in��ÿ����������Ϊ�ߵ�ƽʱ������FIFO�߼�����jesd204b�����ݴ洢��FIFO�������
always@ (posedge w_rx_core_clk or negedge w_rst_n) begin
    if(!w_rst_n) begin
        trig_cnt <= 16'd0;
        r_trig_in <= 1'b0;
        end
     else if(trig_cnt < 16'd10) begin
        r_trig_in <= 1'b1;
        trig_cnt <= trig_cnt + 1'd1;
        end
     else if(trig_cnt < 32'd40000000) begin
        r_trig_in <= 1'b0;
        trig_cnt <= trig_cnt + 1'd1;
        end
     else begin
        trig_cnt <= 1'd0;
        r_trig_in <= 1'b0;
        end
end
wire[15:0] w_sample_0, w_sample_1, w_sample_2, w_sample_3;
wire [13:0] w_adc_sample_ch1, w_adc_sample_ch2;
wire w_fifo_wr_done1, w_fifo_wr_done2;
// jesd204b ip�������������ģ�飬���������Ϊadc��������
jesd_data_parse  jesd_data_parse_ch1(
    .wr_clk  (w_rx_core_clk),
    .rd_clk  (clk_25m),
    .rst_n  (w_rst_n),
    .i_jesd_data  (w_rx_tdata[31:0]),
    .trig_in  (r_trig_in),
    .fifo_wr_done  (w_fifo_wr_done1),

    .o_adc_sample  (w_adc_sample_ch1)
    );
jesd_data_parse  jesd_data_parse_ch2(
    .wr_clk  (w_rx_core_clk),
    .rd_clk  (clk_25m),
    .rst_n  (w_rst_n),
    .i_jesd_data  (w_rx_tdata[63:32]),
    .trig_in  (r_trig_in),
    .fifo_wr_done  (w_fifo_wr_done2),

    .o_adc_sample  (w_adc_sample_ch2)
    );
reg[3:0] state;
reg[15:0] jesd_rst_delay_cnt = 0;
/********************************************************************************************************************************************/
// ϵͳ״̬�������Ƹ���оƬ�ĳ�ʼ���Լ�JESD204B��λ˳��JESD204B��λӦ����֤�������ݵ�һ����λ�����ͷ��ȸ�λ
//
// ��ʼ��˳�򣺳�ʼ��ʱ��оƬlmk04828 -> ��ʼ��adcоƬad9250 -> ��λjesd tx ip -> ����jesd tx ip axi�Ĵ��� -> ��ʼ��dacоƬad9144 -> ��λjesd rx ip
//
// ע�⣺jesd204 ip��axi-lite�ӿڼĴ������Ǳ���Ҫ���ã�ͨ���ǵ�jesd204ip ��GUI����������������������Ҫ��һ���۲����ʱ�򣬲Ż����axi-lite�Ĵ���
//
// ��demo���������ж�jesd tx ip�ˣ�ad9144�����й��Ĵ������Թ۲죬�ʱ�����axi-lite�����ýӿ�
/********************************************************************************************************************************************/

always@ (posedge clk_25m) begin
    if(!w_rst_n)  begin
        state <= 4'd0;
        lmk_datain_valid <= 1'b0;
        ads_datain_valid <= 1'b0;
        init_done <= 0;
        r_jesd_rx_sys_reset <= 1'b0;
        r_jesd_tx_sys_reset <= 1'b0;
        jesd_rst_delay_cnt <= 16'd0;
        w_tx_axi_ena <= 1'b1;
        end
    else begin
        case(state)
            4'd0: begin
                            lmk_datain_valid <= 1'b0;
                            ads_datain_valid <= 1'b0;
                            init_done <= 0;
                            state <= 3'd1;
                            end
            4'd1: begin
                            if(lmk_datain_ready) begin
                                lmk_datain_valid <= 1'b1;
                                state <= 3'd2;
                                end
                            else begin
                                lmk_datain_valid <= 1'b0;
                                state <= 3'd1;
                                end
                            end
            4'd2:  begin state <= 3'd3;end
            4'd3: begin
                            if(!lmk_datain_ready) begin
                                lmk_datain_valid <= 1'b0; // �������lmkʱ��оƬ��ʼ��
                                state <= 3'd4;//
                                end
                           else begin
                                lmk_datain_valid <= 1'b1;
                                state <= 3'd3;
                                end
                            end
            4'd4: begin
                            if(lmk_datain_ready && ads_datain_ready) begin
                                ads_datain_valid <= 1'b1;
                                state <= 3'd5;
                                end
                            else begin
                                ads_datain_valid <= 1'b0;
                                state <= 3'd4;
                                end
                        end
            4'd5: begin
                            if(!ads_datain_ready) begin
                                ads_datain_valid <= 1'b0;  // �������adc��ʼ��
                                state <= 3'd6;//6
                                end
                            else begin
                                ads_datain_valid <= 1'b1;
                                state <= 3'd5;
                                end
                        end
            4'd6: begin
                            if(jesd_rst_delay_cnt < 16'd1000) begin
                                r_jesd_tx_sys_reset <= 1'b1;  // ��ʱ ��ip�˸�λ����
                                w_tx_axi_ena <= 1'b1;
                                jesd_rst_delay_cnt <= jesd_rst_delay_cnt + 16'd1;
                                state <= 3'd6;
                                end
                            else if(jesd_rst_delay_cnt < 16'd20000) begin
                                r_jesd_tx_sys_reset <= 1'b0;
                                w_tx_axi_ena <= 1'b1;
                                jesd_rst_delay_cnt <= jesd_rst_delay_cnt + 16'd1;
                                state <= 3'd6;
                                end
                            else if(jesd_rst_delay_cnt < 16'd60000) begin
                                r_jesd_tx_sys_reset <= 1'b0;
                                w_tx_axi_ena <= 1'b0; //
                                jesd_rst_delay_cnt <= jesd_rst_delay_cnt + 16'd1;
                                state <= 3'd6;
                                end
                            else begin
                               r_jesd_tx_sys_reset <= 1'b0;
                                w_tx_axi_ena <= 1'b1;
                                jesd_rst_delay_cnt <= 16'd0;
                                state <= 3'd7;
                                end
                        end
            4'd7: begin
                            if(das_datain_ready ) begin
                                das_datain_valid <= 1'b1;
                                state <= 4'd8;
                                end
                            else begin
                                das_datain_valid <= 1'b0;
                                state <= 4'd7;
                                end
                        end
            4'd8: begin
                            if(!das_datain_ready) begin
                                das_datain_valid <= 1'b0;
                                state <= 4'd9;
                                end
                            else begin
                                das_datain_valid <= 1'b1;
                                state <= 4'd8;
                                end
                        end
            4'd9: begin
                            if(das_datain_ready) begin
                                if(jesd_rst_delay_cnt < 16'd100) begin
                                    r_jesd_rx_sys_reset <= 1;
                                    jesd_rst_delay_cnt <= jesd_rst_delay_cnt + 16'd1;
                                    state <= 4'd9;
                                    end
                                else begin
                                    r_jesd_rx_sys_reset <= 0;
                                    jesd_rst_delay_cnt <= 0;
                                    state <= 4'd10;
                                    end
                                end
                            else begin
                                init_done <= 0;
                                state <= 4'd9;
                                end
                        end
            4'd10: begin
                            init_done <= 1;
                            state <= 4'd10;
                        end
        endcase
    end
end

// fifo��ȡAD9250�����˫ͨ����������
ila_for_adc_data ila_for_adc_data_inst (
	.clk(clk_25m), // input wire clk

	.probe0(w_fifo_wr_done1), // input wire [0:0]  probe0
	.probe1(w_fifo_wr_done2), // input wire [0:0]  probe1
	.probe2(w_adc_sample_ch1), // input wire [13:0]  probe2
	.probe3(w_adc_sample_ch2)  // input wire [13:0]  probe3
);

//�۲�ad9250 jesd204b rx ip������ĸ����ź�
my_ila_jesd my_ila_jesd_rx (
	.clk(w_rx_core_clk), // input wire clk
	.probe0({1'b0,1'b0}), // input wire [0:0]  probe0
	.probe1(w_rx_reset_done), // input wire [0:0]  probe1
	.probe2(w_rx_tvalid), // input wire [0:0]  probe2
	.probe3(w_rx_sync), // input wire [0:0]  probe3
	.probe4(w_sysref), // input wire [0:0]  probe4
	.probe5(w_rx_start_of_frame), // input wire [3:0]  probe5
	.probe6(w_rx_end_of_frame), // input wire [3:0]  probe6
	.probe7(w_rx_start_of_multiframe), // input wire [3:0]  probe7
	.probe8(w_rx_end_of_multiframe), // input wire [3:0]  probe8
	.probe9(w_rx_frame_error), // input wire [7:0]  probe9
	.probe10(w_rx_tdata), // input wire [63:0]  probe10
	.probe11({64'b0}), // input wire [63:0]  probe11
	.probe12({8'b0}), // input wire [7:0]  probe12
	.probe13({8'b0}), // input wire [7:0]  probe13
	.probe14({8'b0}), // input wire [7:0]  probe14
	.probe15({8'b0}) // input wire [7:0]  probe15
);

//�۲�ad9144 jesd204b tx ip������ĸ����ź�
my_ila_jesd my_ila_jesd_tx (
	.clk(w_tx_core_clk), // input wire clk
	.probe0({1'b0,w_common0_qpll_lock_out}), // input wire [0:0]  probe0
	.probe1(w_tx_reset_done), // input wire [0:0]  probe1
	.probe2(w_tx_tready), // input wire [0:0]  probe2
	.probe3(w_tx_sync), // input wire [0:0]  probe3
	.probe4(w_sysref), // input wire [0:0]  probe4
	.probe5(w_tx_start_of_frame), // input wire [3:0]  probe5
	.probe6({4'b0}), // input wire [3:0]  probe6
	.probe7(w_tx_start_of_multiframe), // input wire [3:0]  probe7
	.probe8({4'b0}), // input wire [3:0]  probe8
	.probe9({9'b0}), // input wire [7:0]  probe9
	.probe10(w_tx_tdata[63:0]), // input wire [63:0]  probe10
	.probe11(w_tx_tdata[127:64]), // input wire [63:0]  probe11
	.probe12({1'b0,r_dds_addra_num0}), // input wire [7:0]  probe12
	.probe13({1'b0,r_dds_addra_num1}), // input wire [7:0]  probe13
	.probe14({1'b0,r_dds_addra_num2}), // input wire [7:0]  probe14
	.probe15({1'b0,r_dds_addra_num3}) // input wire [7:0]  probe15

);

// ip��AXI-lite�����ź�  Ĭ�ϲ�ʹ��
//ila_for_jesd_axi_debug ila_for_jesd_axi_debug_read(
//	.clk(clk_axi_100m), // input wire clk
//	.probe0(w_rx_axi_ena), // input wire [0:0]  probe0
//	.probe1(w_rx_s_axi_arready), // input wire [0:0]  probe1
//	.probe2(w_rx_s_axi_rvalid), // input wire [0:0]  probe2
//	.probe3(w_rx_s_axi_rresp), // input wire [0:0]  probe3
//	.probe4(w_rx_s_axi_araddr), // input wire [0:0]  probe4
//	.probe5(w_rx_s_axi_arvalid), // input wire [3:0]  probe5
//	.probe6(w_rx_s_axi_rdata), // input wire [3:0]  probe6
//	.probe7(w_rx_s_axi_rready)
//	);
// ip��AXI-lite�����ź�  Ĭ�ϲ�ʹ��
//ila_for_jesd_axi_debug ila_for_jesd_axi_debug_wr (
//	.clk(clk_axi_100m), // input wire clk
//	.probe0(w_tx_axi_ena), // input wire [0:0]  probe0
//	.probe1(w_tx_s_axi_awready), // input wire [0:0]  probe1
//	.probe2(w_tx_s_axi_wvalid), // input wire [0:0]  probe2
//	.probe3(w_tx_s_axi_bresp), // input wire [0:0]  probe3
//	.probe4(w_tx_s_axi_awaddr), // input wire [0:0]  probe4
//	.probe5(w_tx_s_axi_awvalid), // input wire [3:0]  probe5
//	.probe6(w_tx_s_axi_wdata), // input wire [3:0]  probe6
//	.probe7(w_tx_s_axi_wready)
//	);
endmodule
