ARM GAS  /tmp/ccXVANI3.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"system_stm32h7xx.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/system_stm32h7xx.c"
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB144:
   1:Core/Src/system_stm32h7xx.c **** /**
   2:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Core/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32h7xx.c ****   *
   7:Core/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32h7xx.c ****   *   user application:
   9:Core/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:Core/Src/system_stm32h7xx.c ****   *
  13:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:Core/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32h7xx.c ****   *
  17:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32h7xx.c ****   *
  21:Core/Src/system_stm32h7xx.c ****   *
  22:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32h7xx.c ****   * @attention
  24:Core/Src/system_stm32h7xx.c ****   *
  25:Core/Src/system_stm32h7xx.c ****   * Copyright (c) 2017 STMicroelectronics.
  26:Core/Src/system_stm32h7xx.c ****   * All rights reserved.
  27:Core/Src/system_stm32h7xx.c ****   *
  28:Core/Src/system_stm32h7xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Core/Src/system_stm32h7xx.c ****   * in the root directory of this software component.
  30:Core/Src/system_stm32h7xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Core/Src/system_stm32h7xx.c ****   *
ARM GAS  /tmp/ccXVANI3.s 			page 2


  32:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  33:Core/Src/system_stm32h7xx.c ****   */
  34:Core/Src/system_stm32h7xx.c **** 
  35:Core/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32h7xx.c ****   * @{
  37:Core/Src/system_stm32h7xx.c ****   */
  38:Core/Src/system_stm32h7xx.c **** 
  39:Core/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  40:Core/Src/system_stm32h7xx.c ****   * @{
  41:Core/Src/system_stm32h7xx.c ****   */
  42:Core/Src/system_stm32h7xx.c **** 
  43:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  44:Core/Src/system_stm32h7xx.c ****   * @{
  45:Core/Src/system_stm32h7xx.c ****   */
  46:Core/Src/system_stm32h7xx.c **** 
  47:Core/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  48:Core/Src/system_stm32h7xx.c **** #include <math.h>
  49:Core/Src/system_stm32h7xx.c **** 
  50:Core/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  51:Core/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  52:Core/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32h7xx.c **** 
  54:Core/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  55:Core/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  57:Core/Src/system_stm32h7xx.c **** 
  58:Core/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  59:Core/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  60:Core/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  61:Core/Src/system_stm32h7xx.c **** 
  62:Core/Src/system_stm32h7xx.c **** 
  63:Core/Src/system_stm32h7xx.c **** /**
  64:Core/Src/system_stm32h7xx.c ****   * @}
  65:Core/Src/system_stm32h7xx.c ****   */
  66:Core/Src/system_stm32h7xx.c **** 
  67:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  68:Core/Src/system_stm32h7xx.c ****   * @{
  69:Core/Src/system_stm32h7xx.c ****   */
  70:Core/Src/system_stm32h7xx.c **** 
  71:Core/Src/system_stm32h7xx.c **** /**
  72:Core/Src/system_stm32h7xx.c ****   * @}
  73:Core/Src/system_stm32h7xx.c ****   */
  74:Core/Src/system_stm32h7xx.c **** 
  75:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  76:Core/Src/system_stm32h7xx.c ****   * @{
  77:Core/Src/system_stm32h7xx.c ****   */
  78:Core/Src/system_stm32h7xx.c **** 
  79:Core/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  80:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  81:Core/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  82:Core/Src/system_stm32h7xx.c **** 
  83:Core/Src/system_stm32h7xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  84:Core/Src/system_stm32h7xx.c ****          configuration. */
  85:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  86:Core/Src/system_stm32h7xx.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  87:Core/Src/system_stm32h7xx.c ****      remap of boot address selected */
  88:Core/Src/system_stm32h7xx.c **** /* #define USER_VECT_TAB_ADDRESS */
ARM GAS  /tmp/ccXVANI3.s 			page 3


  89:Core/Src/system_stm32h7xx.c **** 
  90:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  91:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
  92:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  93:Core/Src/system_stm32h7xx.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  94:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  95:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
  96:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
  97:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
  98:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
  99:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 100:Core/Src/system_stm32h7xx.c **** #else
 101:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 102:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 103:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 105:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 106:Core/Src/system_stm32h7xx.c **** #else
 107:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 108:Core/Src/system_stm32h7xx.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 109:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
 110:Core/Src/system_stm32h7xx.c **** #if defined(VECT_TAB_SRAM)
 111:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 112:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 113:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 114:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 115:Core/Src/system_stm32h7xx.c **** #else
 116:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 117:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 118:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:Core/Src/system_stm32h7xx.c ****                                                        This value must be a multiple of 0x400. */
 120:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 121:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 122:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 123:Core/Src/system_stm32h7xx.c **** /******************************************************************************/
 124:Core/Src/system_stm32h7xx.c **** 
 125:Core/Src/system_stm32h7xx.c **** /**
 126:Core/Src/system_stm32h7xx.c ****   * @}
 127:Core/Src/system_stm32h7xx.c ****   */
 128:Core/Src/system_stm32h7xx.c **** 
 129:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 130:Core/Src/system_stm32h7xx.c ****   * @{
 131:Core/Src/system_stm32h7xx.c ****   */
 132:Core/Src/system_stm32h7xx.c **** 
 133:Core/Src/system_stm32h7xx.c **** /**
 134:Core/Src/system_stm32h7xx.c ****   * @}
 135:Core/Src/system_stm32h7xx.c ****   */
 136:Core/Src/system_stm32h7xx.c **** 
 137:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 138:Core/Src/system_stm32h7xx.c ****   * @{
 139:Core/Src/system_stm32h7xx.c ****   */
 140:Core/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 141:Core/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 142:Core/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 143:Core/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 144:Core/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 145:Core/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
ARM GAS  /tmp/ccXVANI3.s 			page 4


 146:Core/Src/system_stm32h7xx.c ****                variable is updated automatically.
 147:Core/Src/system_stm32h7xx.c ****   */
 148:Core/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 149:Core/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 150:Core/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 151:Core/Src/system_stm32h7xx.c **** 
 152:Core/Src/system_stm32h7xx.c **** /**
 153:Core/Src/system_stm32h7xx.c ****   * @}
 154:Core/Src/system_stm32h7xx.c ****   */
 155:Core/Src/system_stm32h7xx.c **** 
 156:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 157:Core/Src/system_stm32h7xx.c ****   * @{
 158:Core/Src/system_stm32h7xx.c ****   */
 159:Core/Src/system_stm32h7xx.c **** 
 160:Core/Src/system_stm32h7xx.c **** /**
 161:Core/Src/system_stm32h7xx.c ****   * @}
 162:Core/Src/system_stm32h7xx.c ****   */
 163:Core/Src/system_stm32h7xx.c **** 
 164:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 165:Core/Src/system_stm32h7xx.c ****   * @{
 166:Core/Src/system_stm32h7xx.c ****   */
 167:Core/Src/system_stm32h7xx.c **** 
 168:Core/Src/system_stm32h7xx.c **** /**
 169:Core/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 170:Core/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 171:Core/Src/system_stm32h7xx.c ****   *         configuration.
 172:Core/Src/system_stm32h7xx.c ****   * @param  None
 173:Core/Src/system_stm32h7xx.c ****   * @retval None
 174:Core/Src/system_stm32h7xx.c ****   */
 175:Core/Src/system_stm32h7xx.c **** void SystemInit (void)
 176:Core/Src/system_stm32h7xx.c **** {
  28              		.loc 1 176 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 177:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 178:Core/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 179:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 180:Core/Src/system_stm32h7xx.c **** 
 181:Core/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 182:Core/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 183:Core/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 183 5 view .LVU1
  34              		.loc 1 183 8 is_stmt 0 view .LVU2
  35 0000 224A     		ldr	r2, .L4
  36 0002 D2F88830 		ldr	r3, [r2, #136]
  37              		.loc 1 183 16 view .LVU3
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 184:Core/Src/system_stm32h7xx.c ****   #endif
 185:Core/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 186:Core/Src/system_stm32h7xx.c **** 
 187:Core/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 188:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  40              		.loc 1 188 3 is_stmt 1 view .LVU4
  41              		.loc 1 188 32 is_stmt 0 view .LVU5
ARM GAS  /tmp/ccXVANI3.s 			page 5


  42 000e 204B     		ldr	r3, .L4+4
  43 0010 1B68     		ldr	r3, [r3]
  44 0012 03F00F03 		and	r3, r3, #15
  45              		.loc 1 188 5 view .LVU6
  46 0016 062B     		cmp	r3, #6
  47 0018 06D8     		bhi	.L2
 189:Core/Src/system_stm32h7xx.c ****   {
 190:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 191:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  48              		.loc 1 191 5 is_stmt 1 view .LVU7
  49 001a 1D4A     		ldr	r2, .L4+4
  50 001c 1368     		ldr	r3, [r2]
  51 001e 23F00F03 		bic	r3, r3, #15
  52 0022 43F00703 		orr	r3, r3, #7
  53 0026 1360     		str	r3, [r2]
  54              	.L2:
 192:Core/Src/system_stm32h7xx.c ****   }
 193:Core/Src/system_stm32h7xx.c **** 
 194:Core/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 195:Core/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  55              		.loc 1 195 3 view .LVU8
  56              		.loc 1 195 6 is_stmt 0 view .LVU9
  57 0028 1A4B     		ldr	r3, .L4+8
  58 002a 1A68     		ldr	r2, [r3]
  59              		.loc 1 195 11 view .LVU10
  60 002c 42F00102 		orr	r2, r2, #1
  61 0030 1A60     		str	r2, [r3]
 196:Core/Src/system_stm32h7xx.c **** 
 197:Core/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 198:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  62              		.loc 1 198 3 is_stmt 1 view .LVU11
  63              		.loc 1 198 13 is_stmt 0 view .LVU12
  64 0032 0022     		movs	r2, #0
  65 0034 1A61     		str	r2, [r3, #16]
 199:Core/Src/system_stm32h7xx.c **** 
 200:Core/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 201:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  66              		.loc 1 201 3 is_stmt 1 view .LVU13
  67              		.loc 1 201 6 is_stmt 0 view .LVU14
  68 0036 1968     		ldr	r1, [r3]
  69              		.loc 1 201 11 view .LVU15
  70 0038 174A     		ldr	r2, .L4+12
  71 003a 0A40     		ands	r2, r2, r1
  72 003c 1A60     		str	r2, [r3]
 202:Core/Src/system_stm32h7xx.c **** 
 203:Core/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 204:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  73              		.loc 1 204 3 is_stmt 1 view .LVU16
  74              		.loc 1 204 32 is_stmt 0 view .LVU17
  75 003e 144B     		ldr	r3, .L4+4
  76 0040 1B68     		ldr	r3, [r3]
  77              		.loc 1 204 5 view .LVU18
  78 0042 13F0080F 		tst	r3, #8
  79 0046 06D0     		beq	.L3
 205:Core/Src/system_stm32h7xx.c ****   {
 206:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 207:Core/Src/system_stm32h7xx.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
ARM GAS  /tmp/ccXVANI3.s 			page 6


  80              		.loc 1 207 5 is_stmt 1 view .LVU19
  81 0048 114A     		ldr	r2, .L4+4
  82 004a 1368     		ldr	r3, [r2]
  83 004c 23F00F03 		bic	r3, r3, #15
  84 0050 43F00703 		orr	r3, r3, #7
  85 0054 1360     		str	r3, [r2]
  86              	.L3:
 208:Core/Src/system_stm32h7xx.c ****   }
 209:Core/Src/system_stm32h7xx.c **** 
 210:Core/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 211:Core/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 212:Core/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  87              		.loc 1 212 3 view .LVU20
  88              		.loc 1 212 15 is_stmt 0 view .LVU21
  89 0056 0F4B     		ldr	r3, .L4+8
  90 0058 0022     		movs	r2, #0
  91 005a 9A61     		str	r2, [r3, #24]
 213:Core/Src/system_stm32h7xx.c **** 
 214:Core/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 215:Core/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
  92              		.loc 1 215 3 is_stmt 1 view .LVU22
  93              		.loc 1 215 15 is_stmt 0 view .LVU23
  94 005c DA61     		str	r2, [r3, #28]
 216:Core/Src/system_stm32h7xx.c **** 
 217:Core/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 218:Core/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
  95              		.loc 1 218 3 is_stmt 1 view .LVU24
  96              		.loc 1 218 15 is_stmt 0 view .LVU25
  97 005e 1A62     		str	r2, [r3, #32]
 219:Core/Src/system_stm32h7xx.c **** #else
 220:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 221:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 222:Core/Src/system_stm32h7xx.c **** 
 223:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 224:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 225:Core/Src/system_stm32h7xx.c **** 
 226:Core/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 227:Core/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 228:Core/Src/system_stm32h7xx.c **** #endif
 229:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 230:Core/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
  98              		.loc 1 230 3 is_stmt 1 view .LVU26
  99              		.loc 1 230 18 is_stmt 0 view .LVU27
 100 0060 0E49     		ldr	r1, .L4+16
 101 0062 9962     		str	r1, [r3, #40]
 231:Core/Src/system_stm32h7xx.c **** 
 232:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 233:Core/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
 102              		.loc 1 233 3 is_stmt 1 view .LVU28
 103              		.loc 1 233 16 is_stmt 0 view .LVU29
 104 0064 0E49     		ldr	r1, .L4+20
 105 0066 D962     		str	r1, [r3, #44]
 234:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 235:Core/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
 106              		.loc 1 235 3 is_stmt 1 view .LVU30
 107              		.loc 1 235 17 is_stmt 0 view .LVU31
 108 0068 0E49     		ldr	r1, .L4+24
ARM GAS  /tmp/ccXVANI3.s 			page 7


 109 006a 1963     		str	r1, [r3, #48]
 236:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 237:Core/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 110              		.loc 1 237 3 is_stmt 1 view .LVU32
 111              		.loc 1 237 18 is_stmt 0 view .LVU33
 112 006c 5A63     		str	r2, [r3, #52]
 238:Core/Src/system_stm32h7xx.c **** 
 239:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 240:Core/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 113              		.loc 1 240 3 is_stmt 1 view .LVU34
 114              		.loc 1 240 17 is_stmt 0 view .LVU35
 115 006e 9963     		str	r1, [r3, #56]
 241:Core/Src/system_stm32h7xx.c **** 
 242:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 243:Core/Src/system_stm32h7xx.c **** 
 244:Core/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 116              		.loc 1 244 3 is_stmt 1 view .LVU36
 117              		.loc 1 244 18 is_stmt 0 view .LVU37
 118 0070 DA63     		str	r2, [r3, #60]
 245:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 246:Core/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 119              		.loc 1 246 3 is_stmt 1 view .LVU38
 120              		.loc 1 246 17 is_stmt 0 view .LVU39
 121 0072 1964     		str	r1, [r3, #64]
 247:Core/Src/system_stm32h7xx.c **** 
 248:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 249:Core/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 122              		.loc 1 249 3 is_stmt 1 view .LVU40
 123              		.loc 1 249 18 is_stmt 0 view .LVU41
 124 0074 5A64     		str	r2, [r3, #68]
 250:Core/Src/system_stm32h7xx.c **** 
 251:Core/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 252:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 125              		.loc 1 252 3 is_stmt 1 view .LVU42
 126              		.loc 1 252 6 is_stmt 0 view .LVU43
 127 0076 1968     		ldr	r1, [r3]
 128              		.loc 1 252 11 view .LVU44
 129 0078 21F48021 		bic	r1, r1, #262144
 130 007c 1960     		str	r1, [r3]
 253:Core/Src/system_stm32h7xx.c **** 
 254:Core/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 255:Core/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 131              		.loc 1 255 3 is_stmt 1 view .LVU45
 132              		.loc 1 255 13 is_stmt 0 view .LVU46
 133 007e 1A66     		str	r2, [r3, #96]
 256:Core/Src/system_stm32h7xx.c **** 
 257:Core/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 258:Core/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 259:Core/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 260:Core/Src/system_stm32h7xx.c ****   {
 261:Core/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 262:Core/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 263:Core/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 264:Core/Src/system_stm32h7xx.c ****   }
 265:Core/Src/system_stm32h7xx.c **** #endif /* STM32H7_DEV_ID */
 266:Core/Src/system_stm32h7xx.c **** 
 267:Core/Src/system_stm32h7xx.c **** #if defined(DATA_IN_D2_SRAM)
ARM GAS  /tmp/ccXVANI3.s 			page 8


 268:Core/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) *
 269:Core/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 270:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 271:Core/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 272:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 273:Core/Src/system_stm32h7xx.c **** #else
 274:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 275:Core/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 276:Core/Src/system_stm32h7xx.c **** 
 277:Core/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 278:Core/Src/system_stm32h7xx.c ****   (void) tmpreg;
 279:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 280:Core/Src/system_stm32h7xx.c **** 
 281:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 282:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 283:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 284:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 285:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 286:Core/Src/system_stm32h7xx.c **** 
 287:Core/Src/system_stm32h7xx.c **** #else
 288:Core/Src/system_stm32h7xx.c ****   /*
 289:Core/Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 290:Core/Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 291:Core/Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 292:Core/Src/system_stm32h7xx.c ****    */
 293:Core/Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 134              		.loc 1 293 3 is_stmt 1 view .LVU47
 135              		.loc 1 293 24 is_stmt 0 view .LVU48
 136 0080 094B     		ldr	r3, .L4+28
 137 0082 43F2D202 		movw	r2, #12498
 138 0086 1A60     		str	r2, [r3]
 294:Core/Src/system_stm32h7xx.c **** 
 295:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 296:Core/Src/system_stm32h7xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 297:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 298:Core/Src/system_stm32h7xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 299:Core/Src/system_stm32h7xx.c **** 
 300:Core/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 301:Core/Src/system_stm32h7xx.c **** }
 139              		.loc 1 301 1 view .LVU49
 140 0088 7047     		bx	lr
 141              	.L5:
 142 008a 00BF     		.align	2
 143              	.L4:
 144 008c 00ED00E0 		.word	-536810240
 145 0090 00200052 		.word	1375739904
 146 0094 00440258 		.word	1476543488
 147 0098 7FEDF6EA 		.word	-352916097
 148 009c 00020202 		.word	33686016
 149 00a0 0000FF01 		.word	33488896
 150 00a4 80020101 		.word	16843392
 151 00a8 00400052 		.word	1375748096
 152              		.cfi_endproc
 153              	.LFE144:
 155              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 156              		.align	1
 157              		.global	SystemCoreClockUpdate
ARM GAS  /tmp/ccXVANI3.s 			page 9


 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	SystemCoreClockUpdate:
 163              	.LFB145:
 302:Core/Src/system_stm32h7xx.c **** 
 303:Core/Src/system_stm32h7xx.c **** /**
 304:Core/Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 305:Core/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 306:Core/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 307:Core/Src/system_stm32h7xx.c ****   *         other parameters.
 308:Core/Src/system_stm32h7xx.c ****   *
 309:Core/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
 310:Core/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 311:Core/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 312:Core/Src/system_stm32h7xx.c ****   *
 313:Core/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 314:Core/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 315:Core/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 316:Core/Src/system_stm32h7xx.c ****   *
 317:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 318:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 319:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 320:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 321:Core/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 322:Core/Src/system_stm32h7xx.c ****   *
 323:Core/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 324:Core/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 325:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 326:Core/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 327:Core/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 328:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 329:Core/Src/system_stm32h7xx.c ****   *
 330:Core/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 331:Core/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 332:Core/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 333:Core/Src/system_stm32h7xx.c ****   *              have wrong result.
 334:Core/Src/system_stm32h7xx.c ****   *
 335:Core/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 336:Core/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 337:Core/Src/system_stm32h7xx.c ****   * @param  None
 338:Core/Src/system_stm32h7xx.c ****   * @retval None
 339:Core/Src/system_stm32h7xx.c ****   */
 340:Core/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 341:Core/Src/system_stm32h7xx.c **** {
 164              		.loc 1 341 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 10B4     		push	{r4}
 170              	.LCFI0:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 4, -4
 342:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 173              		.loc 1 342 3 view .LVU51
 343:Core/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
ARM GAS  /tmp/ccXVANI3.s 			page 10


 174              		.loc 1 343 3 view .LVU52
 344:Core/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 175              		.loc 1 344 3 view .LVU53
 345:Core/Src/system_stm32h7xx.c **** 
 346:Core/Src/system_stm32h7xx.c **** 
 347:Core/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 348:Core/Src/system_stm32h7xx.c **** 
 349:Core/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 176              		.loc 1 349 3 view .LVU54
 177              		.loc 1 349 14 is_stmt 0 view .LVU55
 178 0002 7B4B     		ldr	r3, .L19
 179 0004 1B69     		ldr	r3, [r3, #16]
 180              		.loc 1 349 21 view .LVU56
 181 0006 03F03803 		and	r3, r3, #56
 182              		.loc 1 349 3 view .LVU57
 183 000a 182B     		cmp	r3, #24
 184 000c 00F2E680 		bhi	.L7
 185 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
 186              	.L9:
 187 0014 1B00     		.2byte	(.L12-.L9)/2
 188 0016 E400     		.2byte	(.L7-.L9)/2
 189 0018 E400     		.2byte	(.L7-.L9)/2
 190 001a E400     		.2byte	(.L7-.L9)/2
 191 001c E400     		.2byte	(.L7-.L9)/2
 192 001e E400     		.2byte	(.L7-.L9)/2
 193 0020 E400     		.2byte	(.L7-.L9)/2
 194 0022 E400     		.2byte	(.L7-.L9)/2
 195 0024 1900     		.2byte	(.L11-.L9)/2
 196 0026 E400     		.2byte	(.L7-.L9)/2
 197 0028 E400     		.2byte	(.L7-.L9)/2
 198 002a E400     		.2byte	(.L7-.L9)/2
 199 002c E400     		.2byte	(.L7-.L9)/2
 200 002e E400     		.2byte	(.L7-.L9)/2
 201 0030 E400     		.2byte	(.L7-.L9)/2
 202 0032 E400     		.2byte	(.L7-.L9)/2
 203 0034 EB00     		.2byte	(.L17-.L9)/2
 204 0036 E400     		.2byte	(.L7-.L9)/2
 205 0038 E400     		.2byte	(.L7-.L9)/2
 206 003a E400     		.2byte	(.L7-.L9)/2
 207 003c E400     		.2byte	(.L7-.L9)/2
 208 003e E400     		.2byte	(.L7-.L9)/2
 209 0040 E400     		.2byte	(.L7-.L9)/2
 210 0042 E400     		.2byte	(.L7-.L9)/2
 211 0044 3700     		.2byte	(.L8-.L9)/2
 212              		.p2align 1
 213              	.L11:
 214 0046 6B4A     		ldr	r2, .L19+4
 215 0048 05E0     		b	.L10
 216              	.L12:
 350:Core/Src/system_stm32h7xx.c ****   {
 351:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 352:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 217              		.loc 1 352 5 is_stmt 1 view .LVU58
 218              		.loc 1 352 57 is_stmt 0 view .LVU59
 219 004a 694B     		ldr	r3, .L19
 220 004c 1B68     		ldr	r3, [r3]
 221              		.loc 1 352 78 view .LVU60
ARM GAS  /tmp/ccXVANI3.s 			page 11


 222 004e C3F3C103 		ubfx	r3, r3, #3, #2
 223              		.loc 1 352 25 view .LVU61
 224 0052 694A     		ldr	r2, .L19+8
 225 0054 DA40     		lsrs	r2, r2, r3
 226              	.LVL0:
 353:Core/Src/system_stm32h7xx.c ****     break;
 227              		.loc 1 353 5 is_stmt 1 view .LVU62
 228              	.L10:
 354:Core/Src/system_stm32h7xx.c **** 
 355:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 356:Core/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 357:Core/Src/system_stm32h7xx.c ****     break;
 358:Core/Src/system_stm32h7xx.c **** 
 359:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 360:Core/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 361:Core/Src/system_stm32h7xx.c ****     break;
 362:Core/Src/system_stm32h7xx.c **** 
 363:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 364:Core/Src/system_stm32h7xx.c **** 
 365:Core/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 366:Core/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 367:Core/Src/system_stm32h7xx.c ****     */
 368:Core/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 369:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 370:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 371:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 372:Core/Src/system_stm32h7xx.c **** 
 373:Core/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 374:Core/Src/system_stm32h7xx.c ****     {
 375:Core/Src/system_stm32h7xx.c ****       switch (pllsource)
 376:Core/Src/system_stm32h7xx.c ****       {
 377:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 378:Core/Src/system_stm32h7xx.c **** 
 379:Core/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 380:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 381:Core/Src/system_stm32h7xx.c **** 
 382:Core/Src/system_stm32h7xx.c ****         break;
 383:Core/Src/system_stm32h7xx.c **** 
 384:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 385:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 386:Core/Src/system_stm32h7xx.c ****         break;
 387:Core/Src/system_stm32h7xx.c **** 
 388:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 389:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 390:Core/Src/system_stm32h7xx.c ****         break;
 391:Core/Src/system_stm32h7xx.c **** 
 392:Core/Src/system_stm32h7xx.c ****       default:
 393:Core/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 394:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 395:Core/Src/system_stm32h7xx.c ****         break;
 396:Core/Src/system_stm32h7xx.c ****       }
 397:Core/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 398:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 399:Core/Src/system_stm32h7xx.c ****     }
 400:Core/Src/system_stm32h7xx.c ****     else
 401:Core/Src/system_stm32h7xx.c ****     {
 402:Core/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
ARM GAS  /tmp/ccXVANI3.s 			page 12


 403:Core/Src/system_stm32h7xx.c ****     }
 404:Core/Src/system_stm32h7xx.c ****     break;
 405:Core/Src/system_stm32h7xx.c **** 
 406:Core/Src/system_stm32h7xx.c ****   default:
 407:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 408:Core/Src/system_stm32h7xx.c ****     break;
 409:Core/Src/system_stm32h7xx.c ****   }
 410:Core/Src/system_stm32h7xx.c **** 
 411:Core/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 412:Core/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 413:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 229              		.loc 1 413 3 view .LVU63
 230              		.loc 1 413 30 is_stmt 0 view .LVU64
 231 0056 6648     		ldr	r0, .L19
 232 0058 8369     		ldr	r3, [r0, #24]
 233              		.loc 1 413 59 view .LVU65
 234 005a C3F30323 		ubfx	r3, r3, #8, #4
 235              		.loc 1 413 25 view .LVU66
 236 005e 6749     		ldr	r1, .L19+12
 237 0060 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 238              	.LVL1:
 414:Core/Src/system_stm32h7xx.c **** 
 415:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 416:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 239              		.loc 1 416 3 is_stmt 1 view .LVU67
 240              		.loc 1 416 23 is_stmt 0 view .LVU68
 241 0062 DA40     		lsrs	r2, r2, r3
 242              	.LVL2:
 417:Core/Src/system_stm32h7xx.c **** 
 418:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 419:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 243              		.loc 1 419 3 is_stmt 1 view .LVU69
 244              		.loc 1 419 66 is_stmt 0 view .LVU70
 245 0064 8369     		ldr	r3, [r0, #24]
 246              	.LVL3:
 247              		.loc 1 419 93 view .LVU71
 248 0066 03F00F03 		and	r3, r3, #15
 249              		.loc 1 419 61 view .LVU72
 250 006a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 251              		.loc 1 419 118 view .LVU73
 252 006c 03F01F03 		and	r3, r3, #31
 253              		.loc 1 419 40 view .LVU74
 254 0070 22FA03F3 		lsr	r3, r2, r3
 255              		.loc 1 419 17 view .LVU75
 256 0074 6249     		ldr	r1, .L19+16
 257              		.loc 1 419 17 view .LVU76
 258 0076 0B60     		str	r3, [r1]
 420:Core/Src/system_stm32h7xx.c **** 
 421:Core/Src/system_stm32h7xx.c **** #else
 422:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 423:Core/Src/system_stm32h7xx.c **** 
 424:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 425:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 426:Core/Src/system_stm32h7xx.c **** 
 427:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 428:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 429:Core/Src/system_stm32h7xx.c **** 
ARM GAS  /tmp/ccXVANI3.s 			page 13


 430:Core/Src/system_stm32h7xx.c **** #endif
 431:Core/Src/system_stm32h7xx.c **** 
 432:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 433:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 434:Core/Src/system_stm32h7xx.c **** #else
 435:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 259              		.loc 1 435 3 is_stmt 1 view .LVU77
 260              		.loc 1 435 19 is_stmt 0 view .LVU78
 261 0078 624B     		ldr	r3, .L19+20
 262 007a 1A60     		str	r2, [r3]
 436:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 437:Core/Src/system_stm32h7xx.c **** }
 263              		.loc 1 437 1 view .LVU79
 264 007c 5DF8044B 		ldr	r4, [sp], #4
 265              	.LCFI1:
 266              		.cfi_remember_state
 267              		.cfi_restore 4
 268              		.cfi_def_cfa_offset 0
 269 0080 7047     		bx	lr
 270              	.LVL4:
 271              	.L8:
 272              	.LCFI2:
 273              		.cfi_restore_state
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 274              		.loc 1 368 5 is_stmt 1 view .LVU80
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 275              		.loc 1 368 21 is_stmt 0 view .LVU81
 276 0082 5B4B     		ldr	r3, .L19
 277 0084 996A     		ldr	r1, [r3, #40]
 368:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 278              		.loc 1 368 15 view .LVU82
 279 0086 01F00301 		and	r1, r1, #3
 280              	.LVL5:
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 281              		.loc 1 369 5 is_stmt 1 view .LVU83
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 282              		.loc 1 369 17 is_stmt 0 view .LVU84
 283 008a 9C6A     		ldr	r4, [r3, #40]
 369:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 284              		.loc 1 369 10 view .LVU85
 285 008c C4F30512 		ubfx	r2, r4, #4, #6
 286              	.LVL6:
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 287              		.loc 1 370 5 is_stmt 1 view .LVU86
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 288              		.loc 1 370 22 is_stmt 0 view .LVU87
 289 0090 D86A     		ldr	r0, [r3, #44]
 370:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 290              		.loc 1 370 15 view .LVU88
 291 0092 00F00100 		and	r0, r0, #1
 292              	.LVL7:
 371:Core/Src/system_stm32h7xx.c **** 
 293              		.loc 1 371 5 is_stmt 1 view .LVU89
 371:Core/Src/system_stm32h7xx.c **** 
 294              		.loc 1 371 50 is_stmt 0 view .LVU90
 295 0096 5B6B     		ldr	r3, [r3, #52]
 371:Core/Src/system_stm32h7xx.c **** 
ARM GAS  /tmp/ccXVANI3.s 			page 14


 296              		.loc 1 371 85 view .LVU91
 297 0098 C3F3CC03 		ubfx	r3, r3, #3, #13
 371:Core/Src/system_stm32h7xx.c **** 
 298              		.loc 1 371 23 view .LVU92
 299 009c 00FB03F3 		mul	r3, r0, r3
 371:Core/Src/system_stm32h7xx.c **** 
 300              		.loc 1 371 12 view .LVU93
 301 00a0 07EE903A 		vmov	s15, r3	@ int
 302 00a4 F8EE677A 		vcvt.f32.u32	s15, s15
 303              	.LVL8:
 373:Core/Src/system_stm32h7xx.c ****     {
 304              		.loc 1 373 5 is_stmt 1 view .LVU94
 373:Core/Src/system_stm32h7xx.c ****     {
 305              		.loc 1 373 8 is_stmt 0 view .LVU95
 306 00a8 14F47C7F 		tst	r4, #1008
 307 00ac D3D0     		beq	.L10
 375:Core/Src/system_stm32h7xx.c ****       {
 308              		.loc 1 375 7 is_stmt 1 view .LVU96
 309 00ae 0129     		cmp	r1, #1
 310 00b0 36D0     		beq	.L13
 311 00b2 0229     		cmp	r1, #2
 312 00b4 51D0     		beq	.L14
 313 00b6 0029     		cmp	r1, #0
 314 00b8 6CD1     		bne	.L15
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 315              		.loc 1 379 9 view .LVU97
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 316              		.loc 1 379 39 is_stmt 0 view .LVU98
 317 00ba 4D48     		ldr	r0, .L19
 318              	.LVL9:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 319              		.loc 1 379 39 view .LVU99
 320 00bc 0168     		ldr	r1, [r0]
 321              	.LVL10:
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 322              		.loc 1 379 60 view .LVU100
 323 00be C1F3C101 		ubfx	r1, r1, #3, #2
 379:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 324              		.loc 1 379 18 view .LVU101
 325 00c2 4D4B     		ldr	r3, .L19+8
 326 00c4 CB40     		lsrs	r3, r3, r1
 327              	.LVL11:
 380:Core/Src/system_stm32h7xx.c **** 
 328              		.loc 1 380 9 is_stmt 1 view .LVU102
 380:Core/Src/system_stm32h7xx.c **** 
 329              		.loc 1 380 20 is_stmt 0 view .LVU103
 330 00c6 07EE103A 		vmov	s14, r3	@ int
 331 00ca F8EE476A 		vcvt.f32.u32	s13, s14
 380:Core/Src/system_stm32h7xx.c **** 
 332              		.loc 1 380 40 view .LVU104
 333 00ce 07EE102A 		vmov	s14, r2	@ int
 334 00d2 B8EE476A 		vcvt.f32.u32	s12, s14
 380:Core/Src/system_stm32h7xx.c **** 
 335              		.loc 1 380 38 view .LVU105
 336 00d6 86EE867A 		vdiv.f32	s14, s13, s12
 380:Core/Src/system_stm32h7xx.c **** 
 337              		.loc 1 380 81 view .LVU106
ARM GAS  /tmp/ccXVANI3.s 			page 15


 338 00da 036B     		ldr	r3, [r0, #48]
 339              	.LVL12:
 380:Core/Src/system_stm32h7xx.c **** 
 340              		.loc 1 380 67 view .LVU107
 341 00dc C3F30803 		ubfx	r3, r3, #0, #9
 380:Core/Src/system_stm32h7xx.c **** 
 342              		.loc 1 380 58 view .LVU108
 343 00e0 06EE903A 		vmov	s13, r3	@ int
 344 00e4 F8EE666A 		vcvt.f32.u32	s13, s13
 380:Core/Src/system_stm32h7xx.c **** 
 345              		.loc 1 380 120 view .LVU109
 346 00e8 9FED476A 		vldr.32	s12, .L19+24
 347 00ec 67EE867A 		vmul.f32	s15, s15, s12
 348              	.LVL13:
 380:Core/Src/system_stm32h7xx.c **** 
 349              		.loc 1 380 111 view .LVU110
 350 00f0 76EEA77A 		vadd.f32	s15, s13, s15
 380:Core/Src/system_stm32h7xx.c **** 
 351              		.loc 1 380 138 view .LVU111
 352 00f4 F7EE006A 		vmov.f32	s13, #1.0e+0
 353 00f8 77EEA67A 		vadd.f32	s15, s15, s13
 380:Core/Src/system_stm32h7xx.c **** 
 354              		.loc 1 380 16 view .LVU112
 355 00fc 27EE277A 		vmul.f32	s14, s14, s15
 356              	.LVL14:
 382:Core/Src/system_stm32h7xx.c **** 
 357              		.loc 1 382 9 is_stmt 1 view .LVU113
 358              	.L16:
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 359              		.loc 1 397 7 view .LVU114
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 360              		.loc 1 397 20 is_stmt 0 view .LVU115
 361 0100 3B4B     		ldr	r3, .L19
 362 0102 1B6B     		ldr	r3, [r3, #48]
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 363              		.loc 1 397 50 view .LVU116
 364 0104 C3F34623 		ubfx	r3, r3, #9, #7
 397:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 365              		.loc 1 397 12 view .LVU117
 366 0108 0133     		adds	r3, r3, #1
 367              	.LVL15:
 398:Core/Src/system_stm32h7xx.c ****     }
 368              		.loc 1 398 7 is_stmt 1 view .LVU118
 398:Core/Src/system_stm32h7xx.c ****     }
 369              		.loc 1 398 57 is_stmt 0 view .LVU119
 370 010a 07EE903A 		vmov	s15, r3	@ int
 371 010e F8EE677A 		vcvt.f32.u32	s15, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 372              		.loc 1 398 40 view .LVU120
 373 0112 C7EE276A 		vdiv.f32	s13, s14, s15
 398:Core/Src/system_stm32h7xx.c ****     }
 374              		.loc 1 398 27 view .LVU121
 375 0116 FCEEE67A 		vcvt.u32.f32	s15, s13
 376 011a 17EE902A 		vmov	r2, s15	@ int
 377              	.LVL16:
 398:Core/Src/system_stm32h7xx.c ****     }
 378              		.loc 1 398 27 view .LVU122
ARM GAS  /tmp/ccXVANI3.s 			page 16


 379 011e 9AE7     		b	.L10
 380              	.LVL17:
 381              	.L13:
 385:Core/Src/system_stm32h7xx.c ****         break;
 382              		.loc 1 385 11 is_stmt 1 view .LVU123
 385:Core/Src/system_stm32h7xx.c ****         break;
 383              		.loc 1 385 42 is_stmt 0 view .LVU124
 384 0120 07EE102A 		vmov	s14, r2	@ int
 385 0124 F8EE476A 		vcvt.f32.u32	s13, s14
 385:Core/Src/system_stm32h7xx.c ****         break;
 386              		.loc 1 385 40 view .LVU125
 387 0128 9FED386A 		vldr.32	s12, .L19+28
 388 012c 86EE267A 		vdiv.f32	s14, s12, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 389              		.loc 1 385 83 view .LVU126
 390 0130 2F4B     		ldr	r3, .L19
 391 0132 1B6B     		ldr	r3, [r3, #48]
 385:Core/Src/system_stm32h7xx.c ****         break;
 392              		.loc 1 385 69 view .LVU127
 393 0134 C3F30803 		ubfx	r3, r3, #0, #9
 385:Core/Src/system_stm32h7xx.c ****         break;
 394              		.loc 1 385 60 view .LVU128
 395 0138 06EE903A 		vmov	s13, r3	@ int
 396 013c F8EE666A 		vcvt.f32.u32	s13, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 397              		.loc 1 385 122 view .LVU129
 398 0140 9FED316A 		vldr.32	s12, .L19+24
 399 0144 67EE867A 		vmul.f32	s15, s15, s12
 400              	.LVL18:
 385:Core/Src/system_stm32h7xx.c ****         break;
 401              		.loc 1 385 113 view .LVU130
 402 0148 76EEA77A 		vadd.f32	s15, s13, s15
 385:Core/Src/system_stm32h7xx.c ****         break;
 403              		.loc 1 385 140 view .LVU131
 404 014c F7EE006A 		vmov.f32	s13, #1.0e+0
 405 0150 77EEA67A 		vadd.f32	s15, s15, s13
 385:Core/Src/system_stm32h7xx.c ****         break;
 406              		.loc 1 385 18 view .LVU132
 407 0154 27EE277A 		vmul.f32	s14, s14, s15
 408              	.LVL19:
 386:Core/Src/system_stm32h7xx.c **** 
 409              		.loc 1 386 9 is_stmt 1 view .LVU133
 410 0158 D2E7     		b	.L16
 411              	.LVL20:
 412              	.L14:
 389:Core/Src/system_stm32h7xx.c ****         break;
 413              		.loc 1 389 11 view .LVU134
 389:Core/Src/system_stm32h7xx.c ****         break;
 414              		.loc 1 389 42 is_stmt 0 view .LVU135
 415 015a 07EE102A 		vmov	s14, r2	@ int
 416 015e F8EE476A 		vcvt.f32.u32	s13, s14
 389:Core/Src/system_stm32h7xx.c ****         break;
 417              		.loc 1 389 40 view .LVU136
 418 0162 9FED2B6A 		vldr.32	s12, .L19+32
 419 0166 86EE267A 		vdiv.f32	s14, s12, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 420              		.loc 1 389 83 view .LVU137
ARM GAS  /tmp/ccXVANI3.s 			page 17


 421 016a 214B     		ldr	r3, .L19
 422 016c 1B6B     		ldr	r3, [r3, #48]
 389:Core/Src/system_stm32h7xx.c ****         break;
 423              		.loc 1 389 69 view .LVU138
 424 016e C3F30803 		ubfx	r3, r3, #0, #9
 389:Core/Src/system_stm32h7xx.c ****         break;
 425              		.loc 1 389 60 view .LVU139
 426 0172 06EE903A 		vmov	s13, r3	@ int
 427 0176 F8EE666A 		vcvt.f32.u32	s13, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 428              		.loc 1 389 122 view .LVU140
 429 017a 9FED236A 		vldr.32	s12, .L19+24
 430 017e 67EE867A 		vmul.f32	s15, s15, s12
 431              	.LVL21:
 389:Core/Src/system_stm32h7xx.c ****         break;
 432              		.loc 1 389 113 view .LVU141
 433 0182 76EEA77A 		vadd.f32	s15, s13, s15
 389:Core/Src/system_stm32h7xx.c ****         break;
 434              		.loc 1 389 140 view .LVU142
 435 0186 F7EE006A 		vmov.f32	s13, #1.0e+0
 436 018a 77EEA67A 		vadd.f32	s15, s15, s13
 389:Core/Src/system_stm32h7xx.c ****         break;
 437              		.loc 1 389 18 view .LVU143
 438 018e 27EE277A 		vmul.f32	s14, s14, s15
 439              	.LVL22:
 390:Core/Src/system_stm32h7xx.c **** 
 440              		.loc 1 390 9 is_stmt 1 view .LVU144
 441 0192 B5E7     		b	.L16
 442              	.LVL23:
 443              	.L15:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 444              		.loc 1 393 11 view .LVU145
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 445              		.loc 1 393 41 is_stmt 0 view .LVU146
 446 0194 1648     		ldr	r0, .L19
 447              	.LVL24:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 448              		.loc 1 393 41 view .LVU147
 449 0196 0168     		ldr	r1, [r0]
 450              	.LVL25:
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 451              		.loc 1 393 62 view .LVU148
 452 0198 C1F3C101 		ubfx	r1, r1, #3, #2
 393:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 453              		.loc 1 393 20 view .LVU149
 454 019c 164B     		ldr	r3, .L19+8
 455 019e CB40     		lsrs	r3, r3, r1
 456              	.LVL26:
 394:Core/Src/system_stm32h7xx.c ****         break;
 457              		.loc 1 394 11 is_stmt 1 view .LVU150
 394:Core/Src/system_stm32h7xx.c ****         break;
 458              		.loc 1 394 21 is_stmt 0 view .LVU151
 459 01a0 07EE103A 		vmov	s14, r3	@ int
 460 01a4 F8EE476A 		vcvt.f32.u32	s13, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 461              		.loc 1 394 41 view .LVU152
 462 01a8 07EE102A 		vmov	s14, r2	@ int
ARM GAS  /tmp/ccXVANI3.s 			page 18


 463 01ac B8EE476A 		vcvt.f32.u32	s12, s14
 394:Core/Src/system_stm32h7xx.c ****         break;
 464              		.loc 1 394 39 view .LVU153
 465 01b0 86EE867A 		vdiv.f32	s14, s13, s12
 394:Core/Src/system_stm32h7xx.c ****         break;
 466              		.loc 1 394 82 view .LVU154
 467 01b4 036B     		ldr	r3, [r0, #48]
 468              	.LVL27:
 394:Core/Src/system_stm32h7xx.c ****         break;
 469              		.loc 1 394 68 view .LVU155
 470 01b6 C3F30803 		ubfx	r3, r3, #0, #9
 394:Core/Src/system_stm32h7xx.c ****         break;
 471              		.loc 1 394 59 view .LVU156
 472 01ba 06EE903A 		vmov	s13, r3	@ int
 473 01be F8EE666A 		vcvt.f32.u32	s13, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 474              		.loc 1 394 121 view .LVU157
 475 01c2 9FED116A 		vldr.32	s12, .L19+24
 476 01c6 67EE867A 		vmul.f32	s15, s15, s12
 477              	.LVL28:
 394:Core/Src/system_stm32h7xx.c ****         break;
 478              		.loc 1 394 112 view .LVU158
 479 01ca 76EEA77A 		vadd.f32	s15, s13, s15
 394:Core/Src/system_stm32h7xx.c ****         break;
 480              		.loc 1 394 139 view .LVU159
 481 01ce F7EE006A 		vmov.f32	s13, #1.0e+0
 482 01d2 77EEA67A 		vadd.f32	s15, s15, s13
 394:Core/Src/system_stm32h7xx.c ****         break;
 483              		.loc 1 394 18 view .LVU160
 484 01d6 27EE277A 		vmul.f32	s14, s14, s15
 485              	.LVL29:
 395:Core/Src/system_stm32h7xx.c ****       }
 486              		.loc 1 395 9 is_stmt 1 view .LVU161
 487 01da 91E7     		b	.L16
 488              	.LVL30:
 489              	.L7:
 407:Core/Src/system_stm32h7xx.c ****     break;
 490              		.loc 1 407 5 view .LVU162
 407:Core/Src/system_stm32h7xx.c ****     break;
 491              		.loc 1 407 57 is_stmt 0 view .LVU163
 492 01dc 044B     		ldr	r3, .L19
 493 01de 1B68     		ldr	r3, [r3]
 407:Core/Src/system_stm32h7xx.c ****     break;
 494              		.loc 1 407 78 view .LVU164
 495 01e0 C3F3C103 		ubfx	r3, r3, #3, #2
 407:Core/Src/system_stm32h7xx.c ****     break;
 496              		.loc 1 407 25 view .LVU165
 497 01e4 044A     		ldr	r2, .L19+8
 498 01e6 DA40     		lsrs	r2, r2, r3
 499              	.LVL31:
 408:Core/Src/system_stm32h7xx.c ****   }
 500              		.loc 1 408 5 is_stmt 1 view .LVU166
 501 01e8 35E7     		b	.L10
 502              	.LVL32:
 503              	.L17:
 360:Core/Src/system_stm32h7xx.c ****     break;
 504              		.loc 1 360 25 is_stmt 0 view .LVU167
ARM GAS  /tmp/ccXVANI3.s 			page 19


 505 01ea 0A4A     		ldr	r2, .L19+36
 506 01ec 33E7     		b	.L10
 507              	.L20:
 508 01ee 00BF     		.align	2
 509              	.L19:
 510 01f0 00440258 		.word	1476543488
 511 01f4 00093D00 		.word	4000000
 512 01f8 0090D003 		.word	64000000
 513 01fc 00000000 		.word	D1CorePrescTable
 514 0200 00000000 		.word	SystemD2Clock
 515 0204 00000000 		.word	SystemCoreClock
 516 0208 00000039 		.word	956301312
 517 020c 0024744A 		.word	1249125376
 518 0210 0024F44A 		.word	1257513984
 519 0214 00127A00 		.word	8000000
 520              		.cfi_endproc
 521              	.LFE145:
 523              		.global	D1CorePrescTable
 524              		.section	.rodata.D1CorePrescTable,"a"
 525              		.align	2
 528              	D1CorePrescTable:
 529 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 529      01020304 
 529      01020304 
 529      06
 530 000d 070809   		.ascii	"\007\010\011"
 531              		.global	SystemD2Clock
 532              		.section	.data.SystemD2Clock,"aw"
 533              		.align	2
 536              	SystemD2Clock:
 537 0000 0090D003 		.word	64000000
 538              		.global	SystemCoreClock
 539              		.section	.data.SystemCoreClock,"aw"
 540              		.align	2
 543              	SystemCoreClock:
 544 0000 0090D003 		.word	64000000
 545              		.text
 546              	.Letext0:
 547              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 548              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 549              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 550              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 551              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 552              		.file 7 "/usr/arm-none-eabi/include/math.h"
ARM GAS  /tmp/ccXVANI3.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
     /tmp/ccXVANI3.s:20     .text.SystemInit:00000000 $t
     /tmp/ccXVANI3.s:26     .text.SystemInit:00000000 SystemInit
     /tmp/ccXVANI3.s:144    .text.SystemInit:0000008c $d
     /tmp/ccXVANI3.s:156    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccXVANI3.s:162    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccXVANI3.s:187    .text.SystemCoreClockUpdate:00000014 $d
     /tmp/ccXVANI3.s:212    .text.SystemCoreClockUpdate:00000046 $t
     /tmp/ccXVANI3.s:510    .text.SystemCoreClockUpdate:000001f0 $d
     /tmp/ccXVANI3.s:528    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
     /tmp/ccXVANI3.s:536    .data.SystemD2Clock:00000000 SystemD2Clock
     /tmp/ccXVANI3.s:543    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccXVANI3.s:525    .rodata.D1CorePrescTable:00000000 $d
     /tmp/ccXVANI3.s:533    .data.SystemD2Clock:00000000 $d
     /tmp/ccXVANI3.s:540    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
