# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../proiect-AMD-2910.srcs/sources_1/new/AM2910_design.v" \
"../../../../proiect-AMD-2910.srcs/sim_1/new/AM2910_tb_instr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
