// Seed: 1558828130
module module_0 (
    output reg id_0,
    output id_1
);
  always @(posedge (1 ^ id_2) - 1) begin
    if (id_2) begin
      id_0 <= 1;
    end
  end
  assign id_1 = 1 ? id_2 : 1;
  logic id_3 = 1'b0;
  generate
    for (id_4 = 1; id_3; id_0 = 1) begin : id_5
      defparam id_6.id_7 = id_2;
    end
  endgenerate
endmodule
