
test14.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006470  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006870  08006870  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006870  08006870  00016870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006878  08006878  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006878  08006878  00016878  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800687c  0800687c  0001687c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006880  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004138  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200041ac  200041ac  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000163e8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003326  00000000  00000000  0003648c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001290  00000000  00000000  000397b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001138  00000000  00000000  0003aa48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024678  00000000  00000000  0003bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018a54  00000000  00000000  000601f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7570  00000000  00000000  00078c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001501bc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000055ec  00000000  00000000  0015020c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080065e8 	.word	0x080065e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080065e8 	.word	0x080065e8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0

}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
return 0;
 8000596:	2300      	movs	r3, #0
}
 8000598:	4618      	mov	r0, r3
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
	...

080005a4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	4a06      	ldr	r2, [pc, #24]	; (80005d4 <vApplicationGetIdleTaskMemory+0x30>)
 80005ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	2280      	movs	r2, #128	; 0x80
 80005c0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005c2:	bf00      	nop
 80005c4:	3714      	adds	r7, #20
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	200000a0 	.word	0x200000a0
 80005d4:	20000160 	.word	0x20000160

080005d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d8:	b5b0      	push	{r4, r5, r7, lr}
 80005da:	b09c      	sub	sp, #112	; 0x70
 80005dc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005de:	4b27      	ldr	r3, [pc, #156]	; (800067c <MX_FREERTOS_Init+0xa4>)
 80005e0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80005e4:	461d      	mov	r5, r3
 80005e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005f2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f002 ffd4 	bl	80035a6 <osThreadCreate>
 80005fe:	4603      	mov	r3, r0
 8000600:	4a1f      	ldr	r2, [pc, #124]	; (8000680 <MX_FREERTOS_Init+0xa8>)
 8000602:	6013      	str	r3, [r2, #0]

  /* definition and creation of LED1 */
  osThreadDef(LED1, LED1Task, osPriorityIdle, 0, 128);
 8000604:	4b1f      	ldr	r3, [pc, #124]	; (8000684 <MX_FREERTOS_Init+0xac>)
 8000606:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800060a:	461d      	mov	r5, r3
 800060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000610:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000614:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LED1Handle = osThreadCreate(osThread(LED1), NULL);
 8000618:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f002 ffc1 	bl	80035a6 <osThreadCreate>
 8000624:	4603      	mov	r3, r0
 8000626:	4a18      	ldr	r2, [pc, #96]	; (8000688 <MX_FREERTOS_Init+0xb0>)
 8000628:	6013      	str	r3, [r2, #0]

  /* definition and creation of LED2 */
  osThreadDef(LED2, LED2Task, osPriorityIdle, 0, 128);
 800062a:	4b18      	ldr	r3, [pc, #96]	; (800068c <MX_FREERTOS_Init+0xb4>)
 800062c:	f107 041c 	add.w	r4, r7, #28
 8000630:	461d      	mov	r5, r3
 8000632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000636:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800063a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LED2Handle = osThreadCreate(osThread(LED2), NULL);
 800063e:	f107 031c 	add.w	r3, r7, #28
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f002 ffae 	bl	80035a6 <osThreadCreate>
 800064a:	4603      	mov	r3, r0
 800064c:	4a10      	ldr	r2, [pc, #64]	; (8000690 <MX_FREERTOS_Init+0xb8>)
 800064e:	6013      	str	r3, [r2, #0]

  /* definition and creation of CPU */
  osThreadDef(CPU, CPUTask, osPriorityIdle, 0, 256);
 8000650:	4b10      	ldr	r3, [pc, #64]	; (8000694 <MX_FREERTOS_Init+0xbc>)
 8000652:	463c      	mov	r4, r7
 8000654:	461d      	mov	r5, r3
 8000656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800065a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800065e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CPUHandle = osThreadCreate(osThread(CPU), NULL);
 8000662:	463b      	mov	r3, r7
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f002 ff9d 	bl	80035a6 <osThreadCreate>
 800066c:	4603      	mov	r3, r0
 800066e:	4a0a      	ldr	r2, [pc, #40]	; (8000698 <MX_FREERTOS_Init+0xc0>)
 8000670:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000672:	bf00      	nop
 8000674:	3770      	adds	r7, #112	; 0x70
 8000676:	46bd      	mov	sp, r7
 8000678:	bdb0      	pop	{r4, r5, r7, pc}
 800067a:	bf00      	nop
 800067c:	08006620 	.word	0x08006620
 8000680:	20000090 	.word	0x20000090
 8000684:	0800663c 	.word	0x0800663c
 8000688:	20000094 	.word	0x20000094
 800068c:	08006658 	.word	0x08006658
 8000690:	20000098 	.word	0x20000098
 8000694:	08006674 	.word	0x08006674
 8000698:	2000009c 	.word	0x2000009c

0800069c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006a4:	2001      	movs	r0, #1
 80006a6:	f002 ffca 	bl	800363e <osDelay>
 80006aa:	e7fb      	b.n	80006a4 <StartDefaultTask+0x8>

080006ac <LED1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED1Task */
void LED1Task(void const * argument)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED1Task */
  /* Infinite loop */
  for(;;)
  {
	osDelay(500);   /* 延时500个tick */
 80006b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b8:	f002 ffc1 	bl	800363e <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2110      	movs	r1, #16
 80006c0:	4809      	ldr	r0, [pc, #36]	; (80006e8 <LED1Task+0x3c>)
 80006c2:	f000 ff79 	bl	80015b8 <HAL_GPIO_WritePin>
	printf("LED1_ON\r\n");
 80006c6:	4809      	ldr	r0, [pc, #36]	; (80006ec <LED1Task+0x40>)
 80006c8:	f004 ff5c 	bl	8005584 <puts>
	osDelay(500);   /* 延时500个tick */
 80006cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006d0:	f002 ffb5 	bl	800363e <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2110      	movs	r1, #16
 80006d8:	4803      	ldr	r0, [pc, #12]	; (80006e8 <LED1Task+0x3c>)
 80006da:	f000 ff6d 	bl	80015b8 <HAL_GPIO_WritePin>
	printf("LED1_OFF\r\n");
 80006de:	4804      	ldr	r0, [pc, #16]	; (80006f0 <LED1Task+0x44>)
 80006e0:	f004 ff50 	bl	8005584 <puts>
	osDelay(500);   /* 延时500个tick */
 80006e4:	e7e6      	b.n	80006b4 <LED1Task+0x8>
 80006e6:	bf00      	nop
 80006e8:	40020800 	.word	0x40020800
 80006ec:	08006690 	.word	0x08006690
 80006f0:	0800669c 	.word	0x0800669c

080006f4 <LED2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED2Task */
void LED2Task(void const * argument)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED2Task */
  /* Infinite loop */
  for(;;)
  {
	osDelay(300);   /* 延时300个tick */
 80006fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000700:	f002 ff9d 	bl	800363e <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8000704:	2201      	movs	r2, #1
 8000706:	2120      	movs	r1, #32
 8000708:	4809      	ldr	r0, [pc, #36]	; (8000730 <LED2Task+0x3c>)
 800070a:	f000 ff55 	bl	80015b8 <HAL_GPIO_WritePin>
	printf("LED2_ON\r\n");
 800070e:	4809      	ldr	r0, [pc, #36]	; (8000734 <LED2Task+0x40>)
 8000710:	f004 ff38 	bl	8005584 <puts>
	osDelay(300);   /* 延时300个tick */
 8000714:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000718:	f002 ff91 	bl	800363e <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2120      	movs	r1, #32
 8000720:	4803      	ldr	r0, [pc, #12]	; (8000730 <LED2Task+0x3c>)
 8000722:	f000 ff49 	bl	80015b8 <HAL_GPIO_WritePin>
	printf("LED2_OFF\r\n");
 8000726:	4804      	ldr	r0, [pc, #16]	; (8000738 <LED2Task+0x44>)
 8000728:	f004 ff2c 	bl	8005584 <puts>
	osDelay(300);   /* 延时300个tick */
 800072c:	e7e6      	b.n	80006fc <LED2Task+0x8>
 800072e:	bf00      	nop
 8000730:	40020800 	.word	0x40020800
 8000734:	080066a8 	.word	0x080066a8
 8000738:	080066b4 	.word	0x080066b4

0800073c <CPUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CPUTask */
void CPUTask(void const * argument)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b0e6      	sub	sp, #408	; 0x198
 8000740:	af00      	add	r7, sp, #0
 8000742:	f507 73cc 	add.w	r3, r7, #408	; 0x198
 8000746:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800074a:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN CPUTask */
  uint8_t CPU_RunInfo[400];		//保存任务运行时间信息
  /* Infinite loop */
  for(;;)
  {
	memset(CPU_RunInfo, 0, 400);
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f004 fdf1 	bl	800533e <memset>

	osThreadList(CPU_RunInfo);
 800075c:	f107 0308 	add.w	r3, r7, #8
 8000760:	4618      	mov	r0, r3
 8000762:	f002 ff80 	bl	8003666 <osThreadList>

    printf("---------------------------------------------\r\n");
 8000766:	4816      	ldr	r0, [pc, #88]	; (80007c0 <CPUTask+0x84>)
 8000768:	f004 ff0c 	bl	8005584 <puts>
    printf("Task      Task_Status Priority  Remaining_Stack Task_No\r\n");
 800076c:	4815      	ldr	r0, [pc, #84]	; (80007c4 <CPUTask+0x88>)
 800076e:	f004 ff09 	bl	8005584 <puts>
    printf("%s", CPU_RunInfo);
 8000772:	f107 0308 	add.w	r3, r7, #8
 8000776:	4619      	mov	r1, r3
 8000778:	4813      	ldr	r0, [pc, #76]	; (80007c8 <CPUTask+0x8c>)
 800077a:	f004 fe7d 	bl	8005478 <iprintf>
    printf("---------------------------------------------\r\n");
 800077e:	4810      	ldr	r0, [pc, #64]	; (80007c0 <CPUTask+0x84>)
 8000780:	f004 ff00 	bl	8005584 <puts>

    memset(CPU_RunInfo, 0, 400);
 8000784:	f107 0308 	add.w	r3, r7, #8
 8000788:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f004 fdd5 	bl	800533e <memset>

    vTaskGetRunTimeStats((char *)&CPU_RunInfo);
 8000794:	f107 0308 	add.w	r3, r7, #8
 8000798:	4618      	mov	r0, r3
 800079a:	f003 ffbf 	bl	800471c <vTaskGetRunTimeStats>

    printf("Task       Running_Count        Utilization\r\n");
 800079e:	480b      	ldr	r0, [pc, #44]	; (80007cc <CPUTask+0x90>)
 80007a0:	f004 fef0 	bl	8005584 <puts>
    printf("%s", CPU_RunInfo);
 80007a4:	f107 0308 	add.w	r3, r7, #8
 80007a8:	4619      	mov	r1, r3
 80007aa:	4807      	ldr	r0, [pc, #28]	; (80007c8 <CPUTask+0x8c>)
 80007ac:	f004 fe64 	bl	8005478 <iprintf>
    printf("---------------------------------------------\r\n\n");
 80007b0:	4807      	ldr	r0, [pc, #28]	; (80007d0 <CPUTask+0x94>)
 80007b2:	f004 fee7 	bl	8005584 <puts>

    osDelay(1000);
 80007b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ba:	f002 ff40 	bl	800363e <osDelay>
	memset(CPU_RunInfo, 0, 400);
 80007be:	e7c5      	b.n	800074c <CPUTask+0x10>
 80007c0:	080066c0 	.word	0x080066c0
 80007c4:	080066f0 	.word	0x080066f0
 80007c8:	0800672c 	.word	0x0800672c
 80007cc:	08006730 	.word	0x08006730
 80007d0:	08006760 	.word	0x08006760

080007d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	f107 0314 	add.w	r3, r7, #20
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b26      	ldr	r3, [pc, #152]	; (8000888 <MX_GPIO_Init+0xb4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a25      	ldr	r2, [pc, #148]	; (8000888 <MX_GPIO_Init+0xb4>)
 80007f4:	f043 0310 	orr.w	r3, r3, #16
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b23      	ldr	r3, [pc, #140]	; (8000888 <MX_GPIO_Init+0xb4>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0310 	and.w	r3, r3, #16
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <MX_GPIO_Init+0xb4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a1e      	ldr	r2, [pc, #120]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000810:	f043 0304 	orr.w	r3, r3, #4
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0304 	and.w	r3, r3, #4
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a17      	ldr	r2, [pc, #92]	; (8000888 <MX_GPIO_Init+0xb4>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a10      	ldr	r2, [pc, #64]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_GPIO_Init+0xb4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2130      	movs	r1, #48	; 0x30
 800085e:	480b      	ldr	r0, [pc, #44]	; (800088c <MX_GPIO_Init+0xb8>)
 8000860:	f000 feaa 	bl	80015b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000864:	2330      	movs	r3, #48	; 0x30
 8000866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000868:	2301      	movs	r3, #1
 800086a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800086c:	2301      	movs	r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000870:	2302      	movs	r3, #2
 8000872:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000874:	f107 0314 	add.w	r3, r7, #20
 8000878:	4619      	mov	r1, r3
 800087a:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_GPIO_Init+0xb8>)
 800087c:	f000 fd00 	bl	8001280 <HAL_GPIO_Init>

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40023800 	.word	0x40023800
 800088c:	40020800 	.word	0x40020800

08000890 <__io_putchar>:

#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)  //Keil

#endif
PUTCHAR_PROTOTYPE
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000898:	1d39      	adds	r1, r7, #4
 800089a:	f04f 33ff 	mov.w	r3, #4294967295
 800089e:	2201      	movs	r2, #1
 80008a0:	4803      	ldr	r0, [pc, #12]	; (80008b0 <__io_putchar+0x20>)
 80008a2:	f001 fe9a 	bl	80025da <HAL_UART_Transmit>
	return ch;
 80008a6:	687b      	ldr	r3, [r7, #4]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	200003f8 	.word	0x200003f8

080008b4 <_write>:

int _write(int file, char *ptr, int len)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b086      	sub	sp, #24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++)
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	e009      	b.n	80008da <_write+0x26>
	{
		__io_putchar(*ptr++);
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	60ba      	str	r2, [r7, #8]
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff ffde 	bl	8000890 <__io_putchar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	3301      	adds	r3, #1
 80008d8:	617b      	str	r3, [r7, #20]
 80008da:	697a      	ldr	r2, [r7, #20]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	429a      	cmp	r2, r3
 80008e0:	dbf1      	blt.n	80008c6 <_write+0x12>
	}

	return len;
 80008e2:	687b      	ldr	r3, [r7, #4]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f0:	f000 fb10 	bl	8000f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f4:	f000 f810 	bl	8000918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008f8:	f7ff ff6c 	bl	80007d4 <MX_GPIO_Init>
  MX_TIM6_Init();
 80008fc:	f000 fa0a 	bl	8000d14 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8000900:	f000 fa64 	bl	8000dcc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);    // 开启定时器中断
 8000904:	4803      	ldr	r0, [pc, #12]	; (8000914 <main+0x28>)
 8000906:	f001 fb4b 	bl	8001fa0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800090a:	f7ff fe65 	bl	80005d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800090e:	f002 fe43 	bl	8003598 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000912:	e7fe      	b.n	8000912 <main+0x26>
 8000914:	200003b0 	.word	0x200003b0

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	; 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0320 	add.w	r3, r7, #32
 8000922:	2230      	movs	r2, #48	; 0x30
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f004 fd09 	bl	800533e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 030c 	add.w	r3, r7, #12
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800093c:	2300      	movs	r3, #0
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	4b28      	ldr	r3, [pc, #160]	; (80009e4 <SystemClock_Config+0xcc>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000944:	4a27      	ldr	r2, [pc, #156]	; (80009e4 <SystemClock_Config+0xcc>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	; 0x40
 800094c:	4b25      	ldr	r3, [pc, #148]	; (80009e4 <SystemClock_Config+0xcc>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000958:	2300      	movs	r3, #0
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <SystemClock_Config+0xd0>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a21      	ldr	r2, [pc, #132]	; (80009e8 <SystemClock_Config+0xd0>)
 8000962:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000966:	6013      	str	r3, [r2, #0]
 8000968:	4b1f      	ldr	r3, [pc, #124]	; (80009e8 <SystemClock_Config+0xd0>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000974:	2301      	movs	r3, #1
 8000976:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000978:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097e:	2302      	movs	r3, #2
 8000980:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000982:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000986:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000988:	230c      	movs	r3, #12
 800098a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800098c:	2348      	movs	r3, #72	; 0x48
 800098e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000990:	2302      	movs	r3, #2
 8000992:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000994:	2304      	movs	r3, #4
 8000996:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000998:	f107 0320 	add.w	r3, r7, #32
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fe25 	bl	80015ec <HAL_RCC_OscConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80009a8:	f000 f840 	bl	8000a2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ac:	230f      	movs	r3, #15
 80009ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b0:	2302      	movs	r3, #2
 80009b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	2102      	movs	r1, #2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 f886 	bl	8001adc <HAL_RCC_ClockConfig>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009d6:	f000 f829 	bl	8000a2c <Error_Handler>
  }
}
 80009da:	bf00      	nop
 80009dc:	3750      	adds	r7, #80	; 0x50
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40007000 	.word	0x40007000

080009ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d101      	bne.n	8000a02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009fe:	f000 faab 	bl	8000f58 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim->Instance == TIM6)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a07      	ldr	r2, [pc, #28]	; (8000a24 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d104      	bne.n	8000a16 <HAL_TIM_PeriodElapsedCallback+0x2a>
  {
      g_osRuntimeCounter++;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	3301      	adds	r3, #1
 8000a12:	4a05      	ldr	r2, [pc, #20]	; (8000a28 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000a14:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback 1 */
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40010000 	.word	0x40010000
 8000a24:	40001000 	.word	0x40001000
 8000a28:	20000360 	.word	0x20000360

08000a2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a30:	b672      	cpsid	i
}
 8000a32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <Error_Handler+0x8>
	...

08000a38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <HAL_MspInit+0x54>)
 8000a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a46:	4a11      	ldr	r2, [pc, #68]	; (8000a8c <HAL_MspInit+0x54>)
 8000a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <HAL_MspInit+0x54>)
 8000a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <HAL_MspInit+0x54>)
 8000a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a62:	4a0a      	ldr	r2, [pc, #40]	; (8000a8c <HAL_MspInit+0x54>)
 8000a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a68:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <HAL_MspInit+0x54>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	210f      	movs	r1, #15
 8000a7a:	f06f 0001 	mvn.w	r0, #1
 8000a7e:	f000 fb43 	bl	8001108 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800

08000a90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	4b2f      	ldr	r3, [pc, #188]	; (8000b64 <HAL_InitTick+0xd4>)
 8000aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa8:	4a2e      	ldr	r2, [pc, #184]	; (8000b64 <HAL_InitTick+0xd4>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	; (8000b64 <HAL_InitTick+0xd4>)
 8000ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000abc:	f107 020c 	add.w	r2, r7, #12
 8000ac0:	f107 0310 	add.w	r3, r7, #16
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 f9e8 	bl	8001e9c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000acc:	f001 f9d2 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ad8:	4a23      	ldr	r2, [pc, #140]	; (8000b68 <HAL_InitTick+0xd8>)
 8000ada:	fba2 2303 	umull	r2, r3, r2, r3
 8000ade:	0c9b      	lsrs	r3, r3, #18
 8000ae0:	3b01      	subs	r3, #1
 8000ae2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ae4:	4b21      	ldr	r3, [pc, #132]	; (8000b6c <HAL_InitTick+0xdc>)
 8000ae6:	4a22      	ldr	r2, [pc, #136]	; (8000b70 <HAL_InitTick+0xe0>)
 8000ae8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000aea:	4b20      	ldr	r3, [pc, #128]	; (8000b6c <HAL_InitTick+0xdc>)
 8000aec:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000af0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000af2:	4a1e      	ldr	r2, [pc, #120]	; (8000b6c <HAL_InitTick+0xdc>)
 8000af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000af6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000af8:	4b1c      	ldr	r3, [pc, #112]	; (8000b6c <HAL_InitTick+0xdc>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000afe:	4b1b      	ldr	r3, [pc, #108]	; (8000b6c <HAL_InitTick+0xdc>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b04:	4b19      	ldr	r3, [pc, #100]	; (8000b6c <HAL_InitTick+0xdc>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b0a:	4818      	ldr	r0, [pc, #96]	; (8000b6c <HAL_InitTick+0xdc>)
 8000b0c:	f001 f9f8 	bl	8001f00 <HAL_TIM_Base_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000b16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d11b      	bne.n	8000b56 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b1e:	4813      	ldr	r0, [pc, #76]	; (8000b6c <HAL_InitTick+0xdc>)
 8000b20:	f001 fa3e 	bl	8001fa0 <HAL_TIM_Base_Start_IT>
 8000b24:	4603      	mov	r3, r0
 8000b26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000b2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d111      	bne.n	8000b56 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b32:	2019      	movs	r0, #25
 8000b34:	f000 fb04 	bl	8001140 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b0f      	cmp	r3, #15
 8000b3c:	d808      	bhi.n	8000b50 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	6879      	ldr	r1, [r7, #4]
 8000b42:	2019      	movs	r0, #25
 8000b44:	f000 fae0 	bl	8001108 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b48:	4a0a      	ldr	r2, [pc, #40]	; (8000b74 <HAL_InitTick+0xe4>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
 8000b4e:	e002      	b.n	8000b56 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3730      	adds	r7, #48	; 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40023800 	.word	0x40023800
 8000b68:	431bde83 	.word	0x431bde83
 8000b6c:	20000364 	.word	0x20000364
 8000b70:	40010000 	.word	0x40010000
 8000b74:	20000004 	.word	0x20000004

08000b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <NMI_Handler+0x4>

08000b7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <HardFault_Handler+0x4>

08000b84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <MemManage_Handler+0x4>

08000b8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8e:	e7fe      	b.n	8000b8e <BusFault_Handler+0x4>

08000b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <UsageFault_Handler+0x4>

08000b96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ba8:	4802      	ldr	r0, [pc, #8]	; (8000bb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000baa:	f001 fa69 	bl	8002080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000364 	.word	0x20000364

08000bb8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bbc:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <USART1_IRQHandler+0x10>)
 8000bbe:	f001 fd9f 	bl	8002700 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200003f8 	.word	0x200003f8

08000bcc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <TIM6_DAC_IRQHandler+0x10>)
 8000bd2:	f001 fa55 	bl	8002080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200003b0 	.word	0x200003b0

08000be0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bec:	2300      	movs	r3, #0
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	e00a      	b.n	8000c08 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bf2:	f3af 8000 	nop.w
 8000bf6:	4601      	mov	r1, r0
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	b2ca      	uxtb	r2, r1
 8000c00:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	3301      	adds	r3, #1
 8000c06:	617b      	str	r3, [r7, #20]
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	dbf0      	blt.n	8000bf2 <_read+0x12>
	}

return len;
 8000c10:	687b      	ldr	r3, [r7, #4]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3718      	adds	r7, #24
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	b083      	sub	sp, #12
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
	return -1;
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
 8000c3a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c42:	605a      	str	r2, [r3, #4]
	return 0;
 8000c44:	2300      	movs	r3, #0
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	370c      	adds	r7, #12
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <_isatty>:

int _isatty(int file)
{
 8000c52:	b480      	push	{r7}
 8000c54:	b083      	sub	sp, #12
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
	return 1;
 8000c5a:	2301      	movs	r3, #1
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
	return 0;
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3714      	adds	r7, #20
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
	...

08000c84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c8c:	4a14      	ldr	r2, [pc, #80]	; (8000ce0 <_sbrk+0x5c>)
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <_sbrk+0x60>)
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <_sbrk+0x64>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d102      	bne.n	8000ca6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <_sbrk+0x64>)
 8000ca2:	4a12      	ldr	r2, [pc, #72]	; (8000cec <_sbrk+0x68>)
 8000ca4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <_sbrk+0x64>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d207      	bcs.n	8000cc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb4:	f004 fa12 	bl	80050dc <__errno>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	220c      	movs	r2, #12
 8000cbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc2:	e009      	b.n	8000cd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cca:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a05      	ldr	r2, [pc, #20]	; (8000ce8 <_sbrk+0x64>)
 8000cd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20020000 	.word	0x20020000
 8000ce4:	00000400 	.word	0x00000400
 8000ce8:	200003ac 	.word	0x200003ac
 8000cec:	200041b0 	.word	0x200041b0

08000cf0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <SystemInit+0x20>)
 8000cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfa:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <SystemInit+0x20>)
 8000cfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d24:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <MX_TIM6_Init+0x64>)
 8000d26:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8000d28:	4b12      	ldr	r3, [pc, #72]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d2a:	2247      	movs	r2, #71	; 0x47
 8000d2c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50-1;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d36:	2231      	movs	r2, #49	; 0x31
 8000d38:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d3c:	2280      	movs	r2, #128	; 0x80
 8000d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d40:	480c      	ldr	r0, [pc, #48]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d42:	f001 f8dd 	bl	8001f00 <HAL_TIM_Base_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8000d4c:	f7ff fe6e 	bl	8000a2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d50:	2300      	movs	r3, #0
 8000d52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d58:	463b      	mov	r3, r7
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4805      	ldr	r0, [pc, #20]	; (8000d74 <MX_TIM6_Init+0x60>)
 8000d5e:	f001 fb5f 	bl	8002420 <HAL_TIMEx_MasterConfigSynchronization>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8000d68:	f7ff fe60 	bl	8000a2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	3708      	adds	r7, #8
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	200003b0 	.word	0x200003b0
 8000d78:	40001000 	.word	0x40001000

08000d7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a0e      	ldr	r2, [pc, #56]	; (8000dc4 <HAL_TIM_Base_MspInit+0x48>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d115      	bne.n	8000dba <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	4b0d      	ldr	r3, [pc, #52]	; (8000dc8 <HAL_TIM_Base_MspInit+0x4c>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d96:	4a0c      	ldr	r2, [pc, #48]	; (8000dc8 <HAL_TIM_Base_MspInit+0x4c>)
 8000d98:	f043 0310 	orr.w	r3, r3, #16
 8000d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	; (8000dc8 <HAL_TIM_Base_MspInit+0x4c>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da2:	f003 0310 	and.w	r3, r3, #16
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2105      	movs	r1, #5
 8000dae:	2036      	movs	r0, #54	; 0x36
 8000db0:	f000 f9aa 	bl	8001108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000db4:	2036      	movs	r0, #54	; 0x36
 8000db6:	f000 f9c3 	bl	8001140 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000dba:	bf00      	nop
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40001000 	.word	0x40001000
 8000dc8:	40023800 	.word	0x40023800

08000dcc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <MX_USART1_UART_Init+0x50>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dd8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ddc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e02:	4805      	ldr	r0, [pc, #20]	; (8000e18 <MX_USART1_UART_Init+0x4c>)
 8000e04:	f001 fb9c 	bl	8002540 <HAL_UART_Init>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e0e:	f7ff fe0d 	bl	8000a2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e12:	bf00      	nop
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	200003f8 	.word	0x200003f8
 8000e1c:	40011000 	.word	0x40011000

08000e20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	; 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a1d      	ldr	r2, [pc, #116]	; (8000eb4 <HAL_UART_MspInit+0x94>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d134      	bne.n	8000eac <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b1c      	ldr	r3, [pc, #112]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a1b      	ldr	r2, [pc, #108]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e4c:	f043 0310 	orr.w	r3, r3, #16
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b19      	ldr	r3, [pc, #100]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f003 0310 	and.w	r3, r3, #16
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b12      	ldr	r3, [pc, #72]	; (8000eb8 <HAL_UART_MspInit+0x98>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e7a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e8c:	2307      	movs	r3, #7
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4809      	ldr	r0, [pc, #36]	; (8000ebc <HAL_UART_MspInit+0x9c>)
 8000e98:	f000 f9f2 	bl	8001280 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2105      	movs	r1, #5
 8000ea0:	2025      	movs	r0, #37	; 0x25
 8000ea2:	f000 f931 	bl	8001108 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ea6:	2025      	movs	r0, #37	; 0x25
 8000ea8:	f000 f94a 	bl	8001140 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000eac:	bf00      	nop
 8000eae:	3728      	adds	r7, #40	; 0x28
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40011000 	.word	0x40011000
 8000eb8:	40023800 	.word	0x40023800
 8000ebc:	40020000 	.word	0x40020000

08000ec0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ec0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ef8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ec4:	480d      	ldr	r0, [pc, #52]	; (8000efc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ec6:	490e      	ldr	r1, [pc, #56]	; (8000f00 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	; (8000f04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000edc:	4c0b      	ldr	r4, [pc, #44]	; (8000f0c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000eea:	f7ff ff01 	bl	8000cf0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eee:	f004 f9f1 	bl	80052d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef2:	f7ff fcfb 	bl	80008ec <main>
  bx  lr    
 8000ef6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ef8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f00:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f04:	08006880 	.word	0x08006880
  ldr r2, =_sbss
 8000f08:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f0c:	200041ac 	.word	0x200041ac

08000f10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC_IRQHandler>
	...

08000f14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f18:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <HAL_Init+0x40>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	; (8000f54 <HAL_Init+0x40>)
 8000f1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f24:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <HAL_Init+0x40>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0a      	ldr	r2, [pc, #40]	; (8000f54 <HAL_Init+0x40>)
 8000f2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f30:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <HAL_Init+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a07      	ldr	r2, [pc, #28]	; (8000f54 <HAL_Init+0x40>)
 8000f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f000 f8d8 	bl	80010f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f42:	200f      	movs	r0, #15
 8000f44:	f7ff fda4 	bl	8000a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f48:	f7ff fd76 	bl	8000a38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40023c00 	.word	0x40023c00

08000f58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_IncTick+0x20>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <HAL_IncTick+0x24>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4413      	add	r3, r2
 8000f68:	4a04      	ldr	r2, [pc, #16]	; (8000f7c <HAL_IncTick+0x24>)
 8000f6a:	6013      	str	r3, [r2, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20000008 	.word	0x20000008
 8000f7c:	2000043c 	.word	0x2000043c

08000f80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return uwTick;
 8000f84:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <HAL_GetTick+0x14>)
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	2000043c 	.word	0x2000043c

08000f98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f003 0307 	and.w	r3, r3, #7
 8000fa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <__NVIC_SetPriorityGrouping+0x44>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fae:	68ba      	ldr	r2, [r7, #8]
 8000fb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fca:	4a04      	ldr	r2, [pc, #16]	; (8000fdc <__NVIC_SetPriorityGrouping+0x44>)
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	60d3      	str	r3, [r2, #12]
}
 8000fd0:	bf00      	nop
 8000fd2:	3714      	adds	r7, #20
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fe4:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	0a1b      	lsrs	r3, r3, #8
 8000fea:	f003 0307 	and.w	r3, r3, #7
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000ed00 	.word	0xe000ed00

08000ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	2b00      	cmp	r3, #0
 800100c:	db0b      	blt.n	8001026 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	f003 021f 	and.w	r2, r3, #31
 8001014:	4907      	ldr	r1, [pc, #28]	; (8001034 <__NVIC_EnableIRQ+0x38>)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	095b      	lsrs	r3, r3, #5
 800101c:	2001      	movs	r0, #1
 800101e:	fa00 f202 	lsl.w	r2, r0, r2
 8001022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000e100 	.word	0xe000e100

08001038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001048:	2b00      	cmp	r3, #0
 800104a:	db0a      	blt.n	8001062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	b2da      	uxtb	r2, r3
 8001050:	490c      	ldr	r1, [pc, #48]	; (8001084 <__NVIC_SetPriority+0x4c>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	0112      	lsls	r2, r2, #4
 8001058:	b2d2      	uxtb	r2, r2
 800105a:	440b      	add	r3, r1
 800105c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001060:	e00a      	b.n	8001078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	b2da      	uxtb	r2, r3
 8001066:	4908      	ldr	r1, [pc, #32]	; (8001088 <__NVIC_SetPriority+0x50>)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 030f 	and.w	r3, r3, #15
 800106e:	3b04      	subs	r3, #4
 8001070:	0112      	lsls	r2, r2, #4
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	440b      	add	r3, r1
 8001076:	761a      	strb	r2, [r3, #24]
}
 8001078:	bf00      	nop
 800107a:	370c      	adds	r7, #12
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000e100 	.word	0xe000e100
 8001088:	e000ed00 	.word	0xe000ed00

0800108c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	; 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f1c3 0307 	rsb	r3, r3, #7
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	bf28      	it	cs
 80010aa:	2304      	movcs	r3, #4
 80010ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	3304      	adds	r3, #4
 80010b2:	2b06      	cmp	r3, #6
 80010b4:	d902      	bls.n	80010bc <NVIC_EncodePriority+0x30>
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	3b03      	subs	r3, #3
 80010ba:	e000      	b.n	80010be <NVIC_EncodePriority+0x32>
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c0:	f04f 32ff 	mov.w	r2, #4294967295
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43da      	mvns	r2, r3
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	401a      	ands	r2, r3
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010d4:	f04f 31ff 	mov.w	r1, #4294967295
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	fa01 f303 	lsl.w	r3, r1, r3
 80010de:	43d9      	mvns	r1, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e4:	4313      	orrs	r3, r2
         );
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3724      	adds	r7, #36	; 0x24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ff4c 	bl	8000f98 <__NVIC_SetPriorityGrouping>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
 8001114:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800111a:	f7ff ff61 	bl	8000fe0 <__NVIC_GetPriorityGrouping>
 800111e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001120:	687a      	ldr	r2, [r7, #4]
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	6978      	ldr	r0, [r7, #20]
 8001126:	f7ff ffb1 	bl	800108c <NVIC_EncodePriority>
 800112a:	4602      	mov	r2, r0
 800112c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001130:	4611      	mov	r1, r2
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff80 	bl	8001038 <__NVIC_SetPriority>
}
 8001138:	bf00      	nop
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff54 	bl	8000ffc <__NVIC_EnableIRQ>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001168:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800116a:	f7ff ff09 	bl	8000f80 <HAL_GetTick>
 800116e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001176:	b2db      	uxtb	r3, r3
 8001178:	2b02      	cmp	r3, #2
 800117a:	d008      	beq.n	800118e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2280      	movs	r2, #128	; 0x80
 8001180:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e052      	b.n	8001234 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f022 0216 	bic.w	r2, r2, #22
 800119c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	695a      	ldr	r2, [r3, #20]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d103      	bne.n	80011be <HAL_DMA_Abort+0x62>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d007      	beq.n	80011ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f022 0208 	bic.w	r2, r2, #8
 80011cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f022 0201 	bic.w	r2, r2, #1
 80011dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011de:	e013      	b.n	8001208 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011e0:	f7ff fece 	bl	8000f80 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b05      	cmp	r3, #5
 80011ec:	d90c      	bls.n	8001208 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2220      	movs	r2, #32
 80011f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2203      	movs	r2, #3
 80011f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001204:	2303      	movs	r3, #3
 8001206:	e015      	b.n	8001234 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b00      	cmp	r3, #0
 8001214:	d1e4      	bne.n	80011e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800121a:	223f      	movs	r2, #63	; 0x3f
 800121c:	409a      	lsls	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2201      	movs	r2, #1
 8001226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800124a:	b2db      	uxtb	r3, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d004      	beq.n	800125a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e00c      	b.n	8001274 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2205      	movs	r2, #5
 800125e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f022 0201 	bic.w	r2, r2, #1
 8001270:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001272:	2300      	movs	r3, #0
}
 8001274:	4618      	mov	r0, r3
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800128a:	2300      	movs	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001292:	2300      	movs	r3, #0
 8001294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
 800129a:	e16b      	b.n	8001574 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800129c:	2201      	movs	r2, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012b0:	693a      	ldr	r2, [r7, #16]
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	f040 815a 	bne.w	800156e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f003 0303 	and.w	r3, r3, #3
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d005      	beq.n	80012d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d130      	bne.n	8001334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012d8:	69fb      	ldr	r3, [r7, #28]
 80012da:	005b      	lsls	r3, r3, #1
 80012dc:	2203      	movs	r2, #3
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4013      	ands	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	68da      	ldr	r2, [r3, #12]
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	fa02 f303 	lsl.w	r3, r2, r3
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001308:	2201      	movs	r2, #1
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	091b      	lsrs	r3, r3, #4
 800131e:	f003 0201 	and.w	r2, r3, #1
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f003 0303 	and.w	r3, r3, #3
 800133c:	2b03      	cmp	r3, #3
 800133e:	d017      	beq.n	8001370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	689a      	ldr	r2, [r3, #8]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4313      	orrs	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d123      	bne.n	80013c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	08da      	lsrs	r2, r3, #3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3208      	adds	r2, #8
 8001384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	f003 0307 	and.w	r3, r3, #7
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	220f      	movs	r2, #15
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	691a      	ldr	r2, [r3, #16]
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	f003 0307 	and.w	r3, r3, #7
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	fa02 f303 	lsl.w	r3, r2, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	08da      	lsrs	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3208      	adds	r2, #8
 80013be:	69b9      	ldr	r1, [r7, #24]
 80013c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	2203      	movs	r2, #3
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f003 0203 	and.w	r2, r3, #3
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001400:	2b00      	cmp	r3, #0
 8001402:	f000 80b4 	beq.w	800156e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	4b60      	ldr	r3, [pc, #384]	; (800158c <HAL_GPIO_Init+0x30c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800140e:	4a5f      	ldr	r2, [pc, #380]	; (800158c <HAL_GPIO_Init+0x30c>)
 8001410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001414:	6453      	str	r3, [r2, #68]	; 0x44
 8001416:	4b5d      	ldr	r3, [pc, #372]	; (800158c <HAL_GPIO_Init+0x30c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001422:	4a5b      	ldr	r2, [pc, #364]	; (8001590 <HAL_GPIO_Init+0x310>)
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	089b      	lsrs	r3, r3, #2
 8001428:	3302      	adds	r3, #2
 800142a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f003 0303 	and.w	r3, r3, #3
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	220f      	movs	r2, #15
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a52      	ldr	r2, [pc, #328]	; (8001594 <HAL_GPIO_Init+0x314>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d02b      	beq.n	80014a6 <HAL_GPIO_Init+0x226>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a51      	ldr	r2, [pc, #324]	; (8001598 <HAL_GPIO_Init+0x318>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d025      	beq.n	80014a2 <HAL_GPIO_Init+0x222>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a50      	ldr	r2, [pc, #320]	; (800159c <HAL_GPIO_Init+0x31c>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d01f      	beq.n	800149e <HAL_GPIO_Init+0x21e>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a4f      	ldr	r2, [pc, #316]	; (80015a0 <HAL_GPIO_Init+0x320>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d019      	beq.n	800149a <HAL_GPIO_Init+0x21a>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a4e      	ldr	r2, [pc, #312]	; (80015a4 <HAL_GPIO_Init+0x324>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d013      	beq.n	8001496 <HAL_GPIO_Init+0x216>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a4d      	ldr	r2, [pc, #308]	; (80015a8 <HAL_GPIO_Init+0x328>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d00d      	beq.n	8001492 <HAL_GPIO_Init+0x212>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a4c      	ldr	r2, [pc, #304]	; (80015ac <HAL_GPIO_Init+0x32c>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d007      	beq.n	800148e <HAL_GPIO_Init+0x20e>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a4b      	ldr	r2, [pc, #300]	; (80015b0 <HAL_GPIO_Init+0x330>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d101      	bne.n	800148a <HAL_GPIO_Init+0x20a>
 8001486:	2307      	movs	r3, #7
 8001488:	e00e      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800148a:	2308      	movs	r3, #8
 800148c:	e00c      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800148e:	2306      	movs	r3, #6
 8001490:	e00a      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 8001492:	2305      	movs	r3, #5
 8001494:	e008      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 8001496:	2304      	movs	r3, #4
 8001498:	e006      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800149a:	2303      	movs	r3, #3
 800149c:	e004      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x228>
 80014a6:	2300      	movs	r3, #0
 80014a8:	69fa      	ldr	r2, [r7, #28]
 80014aa:	f002 0203 	and.w	r2, r2, #3
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4093      	lsls	r3, r2
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b8:	4935      	ldr	r1, [pc, #212]	; (8001590 <HAL_GPIO_Init+0x310>)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014c6:	4b3b      	ldr	r3, [pc, #236]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	4013      	ands	r3, r2
 80014d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ea:	4a32      	ldr	r2, [pc, #200]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014f0:	4b30      	ldr	r3, [pc, #192]	; (80015b4 <HAL_GPIO_Init+0x334>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	43db      	mvns	r3, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4013      	ands	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001514:	4a27      	ldr	r2, [pc, #156]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800151a:	4b26      	ldr	r3, [pc, #152]	; (80015b4 <HAL_GPIO_Init+0x334>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	43db      	mvns	r3, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4013      	ands	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800153e:	4a1d      	ldr	r2, [pc, #116]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001540:	69bb      	ldr	r3, [r7, #24]
 8001542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <HAL_GPIO_Init+0x334>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4313      	orrs	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001568:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <HAL_GPIO_Init+0x334>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3301      	adds	r3, #1
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	2b0f      	cmp	r3, #15
 8001578:	f67f ae90 	bls.w	800129c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3724      	adds	r7, #36	; 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	40013800 	.word	0x40013800
 8001594:	40020000 	.word	0x40020000
 8001598:	40020400 	.word	0x40020400
 800159c:	40020800 	.word	0x40020800
 80015a0:	40020c00 	.word	0x40020c00
 80015a4:	40021000 	.word	0x40021000
 80015a8:	40021400 	.word	0x40021400
 80015ac:	40021800 	.word	0x40021800
 80015b0:	40021c00 	.word	0x40021c00
 80015b4:	40013c00 	.word	0x40013c00

080015b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	460b      	mov	r3, r1
 80015c2:	807b      	strh	r3, [r7, #2]
 80015c4:	4613      	mov	r3, r2
 80015c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015c8:	787b      	ldrb	r3, [r7, #1]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ce:	887a      	ldrh	r2, [r7, #2]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015d4:	e003      	b.n	80015de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015d6:	887b      	ldrh	r3, [r7, #2]
 80015d8:	041a      	lsls	r2, r3, #16
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	619a      	str	r2, [r3, #24]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e267      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d075      	beq.n	80016f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800160a:	4b88      	ldr	r3, [pc, #544]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 030c 	and.w	r3, r3, #12
 8001612:	2b04      	cmp	r3, #4
 8001614:	d00c      	beq.n	8001630 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001616:	4b85      	ldr	r3, [pc, #532]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800161e:	2b08      	cmp	r3, #8
 8001620:	d112      	bne.n	8001648 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001622:	4b82      	ldr	r3, [pc, #520]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800162a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800162e:	d10b      	bne.n	8001648 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001630:	4b7e      	ldr	r3, [pc, #504]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d05b      	beq.n	80016f4 <HAL_RCC_OscConfig+0x108>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d157      	bne.n	80016f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e242      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001650:	d106      	bne.n	8001660 <HAL_RCC_OscConfig+0x74>
 8001652:	4b76      	ldr	r3, [pc, #472]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a75      	ldr	r2, [pc, #468]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	e01d      	b.n	800169c <HAL_RCC_OscConfig+0xb0>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001668:	d10c      	bne.n	8001684 <HAL_RCC_OscConfig+0x98>
 800166a:	4b70      	ldr	r3, [pc, #448]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a6f      	ldr	r2, [pc, #444]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001670:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001674:	6013      	str	r3, [r2, #0]
 8001676:	4b6d      	ldr	r3, [pc, #436]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6c      	ldr	r2, [pc, #432]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800167c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	e00b      	b.n	800169c <HAL_RCC_OscConfig+0xb0>
 8001684:	4b69      	ldr	r3, [pc, #420]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a68      	ldr	r2, [pc, #416]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800168a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168e:	6013      	str	r3, [r2, #0]
 8001690:	4b66      	ldr	r3, [pc, #408]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800169a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d013      	beq.n	80016cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a4:	f7ff fc6c 	bl	8000f80 <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016aa:	e008      	b.n	80016be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016ac:	f7ff fc68 	bl	8000f80 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b64      	cmp	r3, #100	; 0x64
 80016b8:	d901      	bls.n	80016be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e207      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016be:	4b5b      	ldr	r3, [pc, #364]	; (800182c <HAL_RCC_OscConfig+0x240>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d0f0      	beq.n	80016ac <HAL_RCC_OscConfig+0xc0>
 80016ca:	e014      	b.n	80016f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fc58 	bl	8000f80 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d4:	f7ff fc54 	bl	8000f80 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b64      	cmp	r3, #100	; 0x64
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e1f3      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e6:	4b51      	ldr	r3, [pc, #324]	; (800182c <HAL_RCC_OscConfig+0x240>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0xe8>
 80016f2:	e000      	b.n	80016f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d063      	beq.n	80017ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001702:	4b4a      	ldr	r3, [pc, #296]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00b      	beq.n	8001726 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800170e:	4b47      	ldr	r3, [pc, #284]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001716:	2b08      	cmp	r3, #8
 8001718:	d11c      	bne.n	8001754 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800171a:	4b44      	ldr	r3, [pc, #272]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d116      	bne.n	8001754 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001726:	4b41      	ldr	r3, [pc, #260]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d005      	beq.n	800173e <HAL_RCC_OscConfig+0x152>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d001      	beq.n	800173e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e1c7      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	4b3b      	ldr	r3, [pc, #236]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	691b      	ldr	r3, [r3, #16]
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	4937      	ldr	r1, [pc, #220]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800174e:	4313      	orrs	r3, r2
 8001750:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001752:	e03a      	b.n	80017ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d020      	beq.n	800179e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800175c:	4b34      	ldr	r3, [pc, #208]	; (8001830 <HAL_RCC_OscConfig+0x244>)
 800175e:	2201      	movs	r2, #1
 8001760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001762:	f7ff fc0d 	bl	8000f80 <HAL_GetTick>
 8001766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001768:	e008      	b.n	800177c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176a:	f7ff fc09 	bl	8000f80 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	2b02      	cmp	r3, #2
 8001776:	d901      	bls.n	800177c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e1a8      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177c:	4b2b      	ldr	r3, [pc, #172]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0f0      	beq.n	800176a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <HAL_RCC_OscConfig+0x240>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	691b      	ldr	r3, [r3, #16]
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	4925      	ldr	r1, [pc, #148]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001798:	4313      	orrs	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
 800179c:	e015      	b.n	80017ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179e:	4b24      	ldr	r3, [pc, #144]	; (8001830 <HAL_RCC_OscConfig+0x244>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a4:	f7ff fbec 	bl	8000f80 <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ac:	f7ff fbe8 	bl	8000f80 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e187      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017be:	4b1b      	ldr	r3, [pc, #108]	; (800182c <HAL_RCC_OscConfig+0x240>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d036      	beq.n	8001844 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d016      	beq.n	800180c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <HAL_RCC_OscConfig+0x248>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017e4:	f7ff fbcc 	bl	8000f80 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ec:	f7ff fbc8 	bl	8000f80 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e167      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <HAL_RCC_OscConfig+0x240>)
 8001800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0x200>
 800180a:	e01b      	b.n	8001844 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800180c:	4b09      	ldr	r3, [pc, #36]	; (8001834 <HAL_RCC_OscConfig+0x248>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001812:	f7ff fbb5 	bl	8000f80 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001818:	e00e      	b.n	8001838 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800181a:	f7ff fbb1 	bl	8000f80 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d907      	bls.n	8001838 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e150      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
 800182c:	40023800 	.word	0x40023800
 8001830:	42470000 	.word	0x42470000
 8001834:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001838:	4b88      	ldr	r3, [pc, #544]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 800183a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1ea      	bne.n	800181a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8097 	beq.w	8001980 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001852:	2300      	movs	r3, #0
 8001854:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001856:	4b81      	ldr	r3, [pc, #516]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d10f      	bne.n	8001882 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	4b7d      	ldr	r3, [pc, #500]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186a:	4a7c      	ldr	r2, [pc, #496]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 800186c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001870:	6413      	str	r3, [r2, #64]	; 0x40
 8001872:	4b7a      	ldr	r3, [pc, #488]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800187e:	2301      	movs	r3, #1
 8001880:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001882:	4b77      	ldr	r3, [pc, #476]	; (8001a60 <HAL_RCC_OscConfig+0x474>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188a:	2b00      	cmp	r3, #0
 800188c:	d118      	bne.n	80018c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800188e:	4b74      	ldr	r3, [pc, #464]	; (8001a60 <HAL_RCC_OscConfig+0x474>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a73      	ldr	r2, [pc, #460]	; (8001a60 <HAL_RCC_OscConfig+0x474>)
 8001894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800189a:	f7ff fb71 	bl	8000f80 <HAL_GetTick>
 800189e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a2:	f7ff fb6d 	bl	8000f80 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e10c      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b4:	4b6a      	ldr	r3, [pc, #424]	; (8001a60 <HAL_RCC_OscConfig+0x474>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d0f0      	beq.n	80018a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d106      	bne.n	80018d6 <HAL_RCC_OscConfig+0x2ea>
 80018c8:	4b64      	ldr	r3, [pc, #400]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018cc:	4a63      	ldr	r2, [pc, #396]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	6713      	str	r3, [r2, #112]	; 0x70
 80018d4:	e01c      	b.n	8001910 <HAL_RCC_OscConfig+0x324>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b05      	cmp	r3, #5
 80018dc:	d10c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x30c>
 80018de:	4b5f      	ldr	r3, [pc, #380]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e2:	4a5e      	ldr	r2, [pc, #376]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ea:	4b5c      	ldr	r3, [pc, #368]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ee:	4a5b      	ldr	r2, [pc, #364]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6713      	str	r3, [r2, #112]	; 0x70
 80018f6:	e00b      	b.n	8001910 <HAL_RCC_OscConfig+0x324>
 80018f8:	4b58      	ldr	r3, [pc, #352]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018fc:	4a57      	ldr	r2, [pc, #348]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80018fe:	f023 0301 	bic.w	r3, r3, #1
 8001902:	6713      	str	r3, [r2, #112]	; 0x70
 8001904:	4b55      	ldr	r3, [pc, #340]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001908:	4a54      	ldr	r2, [pc, #336]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 800190a:	f023 0304 	bic.w	r3, r3, #4
 800190e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d015      	beq.n	8001944 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001918:	f7ff fb32 	bl	8000f80 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800191e:	e00a      	b.n	8001936 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001920:	f7ff fb2e 	bl	8000f80 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	; 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e0cb      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001936:	4b49      	ldr	r3, [pc, #292]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800193a:	f003 0302 	and.w	r3, r3, #2
 800193e:	2b00      	cmp	r3, #0
 8001940:	d0ee      	beq.n	8001920 <HAL_RCC_OscConfig+0x334>
 8001942:	e014      	b.n	800196e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001944:	f7ff fb1c 	bl	8000f80 <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800194a:	e00a      	b.n	8001962 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194c:	f7ff fb18 	bl	8000f80 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	f241 3288 	movw	r2, #5000	; 0x1388
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e0b5      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001962:	4b3e      	ldr	r3, [pc, #248]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001964:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1ee      	bne.n	800194c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800196e:	7dfb      	ldrb	r3, [r7, #23]
 8001970:	2b01      	cmp	r3, #1
 8001972:	d105      	bne.n	8001980 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001974:	4b39      	ldr	r3, [pc, #228]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001978:	4a38      	ldr	r2, [pc, #224]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 800197a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800197e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	2b00      	cmp	r3, #0
 8001986:	f000 80a1 	beq.w	8001acc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800198a:	4b34      	ldr	r3, [pc, #208]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	2b08      	cmp	r3, #8
 8001994:	d05c      	beq.n	8001a50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	2b02      	cmp	r3, #2
 800199c:	d141      	bne.n	8001a22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800199e:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <HAL_RCC_OscConfig+0x478>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a4:	f7ff faec 	bl	8000f80 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ac:	f7ff fae8 	bl	8000f80 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e087      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019be:	4b27      	ldr	r3, [pc, #156]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f0      	bne.n	80019ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69da      	ldr	r2, [r3, #28]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d8:	019b      	lsls	r3, r3, #6
 80019da:	431a      	orrs	r2, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e0:	085b      	lsrs	r3, r3, #1
 80019e2:	3b01      	subs	r3, #1
 80019e4:	041b      	lsls	r3, r3, #16
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ec:	061b      	lsls	r3, r3, #24
 80019ee:	491b      	ldr	r1, [pc, #108]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 80019f0:	4313      	orrs	r3, r2
 80019f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <HAL_RCC_OscConfig+0x478>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019fa:	f7ff fac1 	bl	8000f80 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a02:	f7ff fabd 	bl	8000f80 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e05c      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x416>
 8001a20:	e054      	b.n	8001acc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a22:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <HAL_RCC_OscConfig+0x478>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff faaa 	bl	8000f80 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a30:	f7ff faa6 	bl	8000f80 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e045      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a42:	4b06      	ldr	r3, [pc, #24]	; (8001a5c <HAL_RCC_OscConfig+0x470>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x444>
 8001a4e:	e03d      	b.n	8001acc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d107      	bne.n	8001a68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e038      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40007000 	.word	0x40007000
 8001a64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <HAL_RCC_OscConfig+0x4ec>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	699b      	ldr	r3, [r3, #24]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d028      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d121      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d11a      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a98:	4013      	ands	r3, r2
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d111      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	085b      	lsrs	r3, r3, #1
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d107      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d001      	beq.n	8001acc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e000      	b.n	8001ace <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e0cc      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001af0:	4b68      	ldr	r3, [pc, #416]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d90c      	bls.n	8001b18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afe:	4b65      	ldr	r3, [pc, #404]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b63      	ldr	r3, [pc, #396]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0b8      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d020      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d005      	beq.n	8001b3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b30:	4b59      	ldr	r3, [pc, #356]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	4a58      	ldr	r2, [pc, #352]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0308 	and.w	r3, r3, #8
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b48:	4b53      	ldr	r3, [pc, #332]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	4a52      	ldr	r2, [pc, #328]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b54:	4b50      	ldr	r3, [pc, #320]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	494d      	ldr	r1, [pc, #308]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d044      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b7a:	4b47      	ldr	r3, [pc, #284]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d119      	bne.n	8001bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e07f      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d003      	beq.n	8001b9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	d107      	bne.n	8001baa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b9a:	4b3f      	ldr	r3, [pc, #252]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d109      	bne.n	8001bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e06f      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001baa:	4b3b      	ldr	r3, [pc, #236]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e067      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bba:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f023 0203 	bic.w	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	4934      	ldr	r1, [pc, #208]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bcc:	f7ff f9d8 	bl	8000f80 <HAL_GetTick>
 8001bd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd4:	f7ff f9d4 	bl	8000f80 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e04f      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bea:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 020c 	and.w	r2, r3, #12
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d1eb      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bfc:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d20c      	bcs.n	8001c24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c0a:	4b22      	ldr	r3, [pc, #136]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001c0c:	683a      	ldr	r2, [r7, #0]
 8001c0e:	b2d2      	uxtb	r2, r2
 8001c10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c12:	4b20      	ldr	r3, [pc, #128]	; (8001c94 <HAL_RCC_ClockConfig+0x1b8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	683a      	ldr	r2, [r7, #0]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d001      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e032      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d008      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	4916      	ldr	r1, [pc, #88]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0308 	and.w	r3, r3, #8
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d009      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c4e:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	490e      	ldr	r1, [pc, #56]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c62:	f000 f821 	bl	8001ca8 <HAL_RCC_GetSysClockFreq>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	490a      	ldr	r1, [pc, #40]	; (8001c9c <HAL_RCC_ClockConfig+0x1c0>)
 8001c74:	5ccb      	ldrb	r3, [r1, r3]
 8001c76:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7a:	4a09      	ldr	r2, [pc, #36]	; (8001ca0 <HAL_RCC_ClockConfig+0x1c4>)
 8001c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_RCC_ClockConfig+0x1c8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7fe ff04 	bl	8000a90 <HAL_InitTick>

  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40023c00 	.word	0x40023c00
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	080067c0 	.word	0x080067c0
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	20000004 	.word	0x20000004

08001ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cac:	b090      	sub	sp, #64	; 0x40
 8001cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	637b      	str	r3, [r7, #52]	; 0x34
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cc0:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f003 030c 	and.w	r3, r3, #12
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d00d      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x40>
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	f200 80a1 	bhi.w	8001e14 <HAL_RCC_GetSysClockFreq+0x16c>
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d002      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x34>
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d003      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001cda:	e09b      	b.n	8001e14 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cdc:	4b53      	ldr	r3, [pc, #332]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x184>)
 8001cde:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001ce0:	e09b      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ce2:	4b53      	ldr	r3, [pc, #332]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ce4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ce6:	e098      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ce8:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cf2:	4b4d      	ldr	r3, [pc, #308]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d028      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfe:	4b4a      	ldr	r3, [pc, #296]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	099b      	lsrs	r3, r3, #6
 8001d04:	2200      	movs	r2, #0
 8001d06:	623b      	str	r3, [r7, #32]
 8001d08:	627a      	str	r2, [r7, #36]	; 0x24
 8001d0a:	6a3b      	ldr	r3, [r7, #32]
 8001d0c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001d10:	2100      	movs	r1, #0
 8001d12:	4b47      	ldr	r3, [pc, #284]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d14:	fb03 f201 	mul.w	r2, r3, r1
 8001d18:	2300      	movs	r3, #0
 8001d1a:	fb00 f303 	mul.w	r3, r0, r3
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a43      	ldr	r2, [pc, #268]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x188>)
 8001d22:	fba0 1202 	umull	r1, r2, r0, r2
 8001d26:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d28:	460a      	mov	r2, r1
 8001d2a:	62ba      	str	r2, [r7, #40]	; 0x28
 8001d2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d2e:	4413      	add	r3, r2
 8001d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d34:	2200      	movs	r2, #0
 8001d36:	61bb      	str	r3, [r7, #24]
 8001d38:	61fa      	str	r2, [r7, #28]
 8001d3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d3e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001d42:	f7fe fa9d 	bl	8000280 <__aeabi_uldivmod>
 8001d46:	4602      	mov	r2, r0
 8001d48:	460b      	mov	r3, r1
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d4e:	e053      	b.n	8001df8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d50:	4b35      	ldr	r3, [pc, #212]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	099b      	lsrs	r3, r3, #6
 8001d56:	2200      	movs	r2, #0
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	617a      	str	r2, [r7, #20]
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d62:	f04f 0b00 	mov.w	fp, #0
 8001d66:	4652      	mov	r2, sl
 8001d68:	465b      	mov	r3, fp
 8001d6a:	f04f 0000 	mov.w	r0, #0
 8001d6e:	f04f 0100 	mov.w	r1, #0
 8001d72:	0159      	lsls	r1, r3, #5
 8001d74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d78:	0150      	lsls	r0, r2, #5
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	ebb2 080a 	subs.w	r8, r2, sl
 8001d82:	eb63 090b 	sbc.w	r9, r3, fp
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	f04f 0300 	mov.w	r3, #0
 8001d8e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d92:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d96:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d9a:	ebb2 0408 	subs.w	r4, r2, r8
 8001d9e:	eb63 0509 	sbc.w	r5, r3, r9
 8001da2:	f04f 0200 	mov.w	r2, #0
 8001da6:	f04f 0300 	mov.w	r3, #0
 8001daa:	00eb      	lsls	r3, r5, #3
 8001dac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001db0:	00e2      	lsls	r2, r4, #3
 8001db2:	4614      	mov	r4, r2
 8001db4:	461d      	mov	r5, r3
 8001db6:	eb14 030a 	adds.w	r3, r4, sl
 8001dba:	603b      	str	r3, [r7, #0]
 8001dbc:	eb45 030b 	adc.w	r3, r5, fp
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	f04f 0300 	mov.w	r3, #0
 8001dca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dce:	4629      	mov	r1, r5
 8001dd0:	028b      	lsls	r3, r1, #10
 8001dd2:	4621      	mov	r1, r4
 8001dd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dd8:	4621      	mov	r1, r4
 8001dda:	028a      	lsls	r2, r1, #10
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001de2:	2200      	movs	r2, #0
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	60fa      	str	r2, [r7, #12]
 8001de8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dec:	f7fe fa48 	bl	8000280 <__aeabi_uldivmod>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4613      	mov	r3, r2
 8001df6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001df8:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	0c1b      	lsrs	r3, r3, #16
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	3301      	adds	r3, #1
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001e08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001e12:	e002      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x184>)
 8001e16:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3740      	adds	r7, #64	; 0x40
 8001e20:	46bd      	mov	sp, r7
 8001e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e26:	bf00      	nop
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	00f42400 	.word	0x00f42400
 8001e30:	016e3600 	.word	0x016e3600

08001e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e38:	4b03      	ldr	r3, [pc, #12]	; (8001e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	20000000 	.word	0x20000000

08001e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e50:	f7ff fff0 	bl	8001e34 <HAL_RCC_GetHCLKFreq>
 8001e54:	4602      	mov	r2, r0
 8001e56:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	0a9b      	lsrs	r3, r3, #10
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	4903      	ldr	r1, [pc, #12]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e62:	5ccb      	ldrb	r3, [r1, r3]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	080067d0 	.word	0x080067d0

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e78:	f7ff ffdc 	bl	8001e34 <HAL_RCC_GetHCLKFreq>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	0b5b      	lsrs	r3, r3, #13
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4903      	ldr	r1, [pc, #12]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40023800 	.word	0x40023800
 8001e98:	080067d0 	.word	0x080067d0

08001e9c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	220f      	movs	r2, #15
 8001eaa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	f003 0203 	and.w	r2, r3, #3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	08db      	lsrs	r3, r3, #3
 8001ed6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <HAL_RCC_GetClockConfig+0x60>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0207 	and.w	r2, r3, #7
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40023c00 	.word	0x40023c00

08001f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e041      	b.n	8001f96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d106      	bne.n	8001f2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7fe ff28 	bl	8000d7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	3304      	adds	r3, #4
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f000 f9ce 	bl	80022e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
	...

08001fa0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d001      	beq.n	8001fb8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	e04e      	b.n	8002056 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0201 	orr.w	r2, r2, #1
 8001fce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a23      	ldr	r2, [pc, #140]	; (8002064 <HAL_TIM_Base_Start_IT+0xc4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d022      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe2:	d01d      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1f      	ldr	r2, [pc, #124]	; (8002068 <HAL_TIM_Base_Start_IT+0xc8>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d018      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1e      	ldr	r2, [pc, #120]	; (800206c <HAL_TIM_Base_Start_IT+0xcc>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d013      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1c      	ldr	r2, [pc, #112]	; (8002070 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00e      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1b      	ldr	r2, [pc, #108]	; (8002074 <HAL_TIM_Base_Start_IT+0xd4>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d009      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	; (8002078 <HAL_TIM_Base_Start_IT+0xd8>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d004      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x80>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a18      	ldr	r2, [pc, #96]	; (800207c <HAL_TIM_Base_Start_IT+0xdc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d111      	bne.n	8002044 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b06      	cmp	r3, #6
 8002030:	d010      	beq.n	8002054 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f042 0201 	orr.w	r2, r2, #1
 8002040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002042:	e007      	b.n	8002054 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0201 	orr.w	r2, r2, #1
 8002052:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	40010000 	.word	0x40010000
 8002068:	40000400 	.word	0x40000400
 800206c:	40000800 	.word	0x40000800
 8002070:	40000c00 	.word	0x40000c00
 8002074:	40010400 	.word	0x40010400
 8002078:	40014000 	.word	0x40014000
 800207c:	40001800 	.word	0x40001800

08002080 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b02      	cmp	r3, #2
 8002094:	d122      	bne.n	80020dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d11b      	bne.n	80020dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0202 	mvn.w	r2, #2
 80020ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f8ee 	bl	80022a4 <HAL_TIM_IC_CaptureCallback>
 80020c8:	e005      	b.n	80020d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f8e0 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f8f1 	bl	80022b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	d122      	bne.n	8002130 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d11b      	bne.n	8002130 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0204 	mvn.w	r2, #4
 8002100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2202      	movs	r2, #2
 8002106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8c4 	bl	80022a4 <HAL_TIM_IC_CaptureCallback>
 800211c:	e005      	b.n	800212a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f8b6 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f8c7 	bl	80022b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b08      	cmp	r3, #8
 800213c:	d122      	bne.n	8002184 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b08      	cmp	r3, #8
 800214a:	d11b      	bne.n	8002184 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0208 	mvn.w	r2, #8
 8002154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2204      	movs	r2, #4
 800215a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 0303 	and.w	r3, r3, #3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f89a 	bl	80022a4 <HAL_TIM_IC_CaptureCallback>
 8002170:	e005      	b.n	800217e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f88c 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f89d 	bl	80022b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	2b10      	cmp	r3, #16
 8002190:	d122      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0310 	and.w	r3, r3, #16
 800219c:	2b10      	cmp	r3, #16
 800219e:	d11b      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0210 	mvn.w	r2, #16
 80021a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2208      	movs	r2, #8
 80021ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f870 	bl	80022a4 <HAL_TIM_IC_CaptureCallback>
 80021c4:	e005      	b.n	80021d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f862 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f873 	bl	80022b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d10e      	bne.n	8002204 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d107      	bne.n	8002204 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0201 	mvn.w	r2, #1
 80021fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7fe fbf4 	bl	80009ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800220e:	2b80      	cmp	r3, #128	; 0x80
 8002210:	d10e      	bne.n	8002230 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221c:	2b80      	cmp	r3, #128	; 0x80
 800221e:	d107      	bne.n	8002230 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f97e 	bl	800252c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223a:	2b40      	cmp	r3, #64	; 0x40
 800223c:	d10e      	bne.n	800225c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002248:	2b40      	cmp	r3, #64	; 0x40
 800224a:	d107      	bne.n	800225c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f838 	bl	80022cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b20      	cmp	r3, #32
 8002268:	d10e      	bne.n	8002288 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0320 	and.w	r3, r3, #32
 8002274:	2b20      	cmp	r3, #32
 8002276:	d107      	bne.n	8002288 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0220 	mvn.w	r2, #32
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f948 	bl	8002518 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a40      	ldr	r2, [pc, #256]	; (80023f4 <TIM_Base_SetConfig+0x114>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d013      	beq.n	8002320 <TIM_Base_SetConfig+0x40>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022fe:	d00f      	beq.n	8002320 <TIM_Base_SetConfig+0x40>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a3d      	ldr	r2, [pc, #244]	; (80023f8 <TIM_Base_SetConfig+0x118>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d00b      	beq.n	8002320 <TIM_Base_SetConfig+0x40>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a3c      	ldr	r2, [pc, #240]	; (80023fc <TIM_Base_SetConfig+0x11c>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d007      	beq.n	8002320 <TIM_Base_SetConfig+0x40>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3b      	ldr	r2, [pc, #236]	; (8002400 <TIM_Base_SetConfig+0x120>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d003      	beq.n	8002320 <TIM_Base_SetConfig+0x40>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a3a      	ldr	r2, [pc, #232]	; (8002404 <TIM_Base_SetConfig+0x124>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d108      	bne.n	8002332 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	68fa      	ldr	r2, [r7, #12]
 800232e:	4313      	orrs	r3, r2
 8002330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a2f      	ldr	r2, [pc, #188]	; (80023f4 <TIM_Base_SetConfig+0x114>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d02b      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002340:	d027      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a2c      	ldr	r2, [pc, #176]	; (80023f8 <TIM_Base_SetConfig+0x118>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d023      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a2b      	ldr	r2, [pc, #172]	; (80023fc <TIM_Base_SetConfig+0x11c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01f      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a2a      	ldr	r2, [pc, #168]	; (8002400 <TIM_Base_SetConfig+0x120>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d01b      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a29      	ldr	r2, [pc, #164]	; (8002404 <TIM_Base_SetConfig+0x124>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d017      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a28      	ldr	r2, [pc, #160]	; (8002408 <TIM_Base_SetConfig+0x128>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d013      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a27      	ldr	r2, [pc, #156]	; (800240c <TIM_Base_SetConfig+0x12c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00f      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a26      	ldr	r2, [pc, #152]	; (8002410 <TIM_Base_SetConfig+0x130>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d00b      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a25      	ldr	r2, [pc, #148]	; (8002414 <TIM_Base_SetConfig+0x134>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d007      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a24      	ldr	r2, [pc, #144]	; (8002418 <TIM_Base_SetConfig+0x138>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d003      	beq.n	8002392 <TIM_Base_SetConfig+0xb2>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a23      	ldr	r2, [pc, #140]	; (800241c <TIM_Base_SetConfig+0x13c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d108      	bne.n	80023a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a0a      	ldr	r2, [pc, #40]	; (80023f4 <TIM_Base_SetConfig+0x114>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d003      	beq.n	80023d8 <TIM_Base_SetConfig+0xf8>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a0c      	ldr	r2, [pc, #48]	; (8002404 <TIM_Base_SetConfig+0x124>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d103      	bne.n	80023e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	691a      	ldr	r2, [r3, #16]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	615a      	str	r2, [r3, #20]
}
 80023e6:	bf00      	nop
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40010000 	.word	0x40010000
 80023f8:	40000400 	.word	0x40000400
 80023fc:	40000800 	.word	0x40000800
 8002400:	40000c00 	.word	0x40000c00
 8002404:	40010400 	.word	0x40010400
 8002408:	40014000 	.word	0x40014000
 800240c:	40014400 	.word	0x40014400
 8002410:	40014800 	.word	0x40014800
 8002414:	40001800 	.word	0x40001800
 8002418:	40001c00 	.word	0x40001c00
 800241c:	40002000 	.word	0x40002000

08002420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002430:	2b01      	cmp	r3, #1
 8002432:	d101      	bne.n	8002438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002434:	2302      	movs	r3, #2
 8002436:	e05a      	b.n	80024ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2201      	movs	r2, #1
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2202      	movs	r2, #2
 8002444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800245e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	4313      	orrs	r3, r2
 8002468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a21      	ldr	r2, [pc, #132]	; (80024fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d022      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002484:	d01d      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a1d      	ldr	r2, [pc, #116]	; (8002500 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d018      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a1b      	ldr	r2, [pc, #108]	; (8002504 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d013      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a1a      	ldr	r2, [pc, #104]	; (8002508 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d00e      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a18      	ldr	r2, [pc, #96]	; (800250c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d009      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a17      	ldr	r2, [pc, #92]	; (8002510 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d004      	beq.n	80024c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a15      	ldr	r2, [pc, #84]	; (8002514 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d10c      	bne.n	80024dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68ba      	ldr	r2, [r7, #8]
 80024da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40010000 	.word	0x40010000
 8002500:	40000400 	.word	0x40000400
 8002504:	40000800 	.word	0x40000800
 8002508:	40000c00 	.word	0x40000c00
 800250c:	40010400 	.word	0x40010400
 8002510:	40014000 	.word	0x40014000
 8002514:	40001800 	.word	0x40001800

08002518 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e03f      	b.n	80025d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d106      	bne.n	800256c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fe fc5a 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2224      	movs	r2, #36	; 0x24
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	68da      	ldr	r2, [r3, #12]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002582:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 fd7b 	bl	8003080 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	691a      	ldr	r2, [r3, #16]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002598:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	695a      	ldr	r2, [r3, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2220      	movs	r2, #32
 80025c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2220      	movs	r2, #32
 80025cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b08a      	sub	sp, #40	; 0x28
 80025de:	af02      	add	r7, sp, #8
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	603b      	str	r3, [r7, #0]
 80025e6:	4613      	mov	r3, r2
 80025e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b20      	cmp	r3, #32
 80025f8:	d17c      	bne.n	80026f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <HAL_UART_Transmit+0x2c>
 8002600:	88fb      	ldrh	r3, [r7, #6]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e075      	b.n	80026f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_UART_Transmit+0x3e>
 8002614:	2302      	movs	r3, #2
 8002616:	e06e      	b.n	80026f6 <HAL_UART_Transmit+0x11c>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2200      	movs	r2, #0
 8002624:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2221      	movs	r2, #33	; 0x21
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800262e:	f7fe fca7 	bl	8000f80 <HAL_GetTick>
 8002632:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	88fa      	ldrh	r2, [r7, #6]
 8002638:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	88fa      	ldrh	r2, [r7, #6]
 800263e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002648:	d108      	bne.n	800265c <HAL_UART_Transmit+0x82>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	691b      	ldr	r3, [r3, #16]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d104      	bne.n	800265c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002652:	2300      	movs	r3, #0
 8002654:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	e003      	b.n	8002664 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002660:	2300      	movs	r3, #0
 8002662:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800266c:	e02a      	b.n	80026c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2200      	movs	r2, #0
 8002676:	2180      	movs	r1, #128	; 0x80
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f000 faf9 	bl	8002c70 <UART_WaitOnFlagUntilTimeout>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e036      	b.n	80026f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d10b      	bne.n	80026a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800269c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	3302      	adds	r3, #2
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	e007      	b.n	80026b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	781a      	ldrb	r2, [r3, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	3301      	adds	r3, #1
 80026b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	3b01      	subs	r3, #1
 80026be:	b29a      	uxth	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d1cf      	bne.n	800266e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	9300      	str	r3, [sp, #0]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	2200      	movs	r2, #0
 80026d6:	2140      	movs	r1, #64	; 0x40
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f000 fac9 	bl	8002c70 <UART_WaitOnFlagUntilTimeout>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e006      	b.n	80026f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2220      	movs	r2, #32
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026f0:	2300      	movs	r3, #0
 80026f2:	e000      	b.n	80026f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026f4:	2302      	movs	r3, #2
  }
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3720      	adds	r7, #32
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b0ba      	sub	sp, #232	; 0xe8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002726:	2300      	movs	r3, #0
 8002728:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800273e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10f      	bne.n	8002766 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b00      	cmp	r3, #0
 8002750:	d009      	beq.n	8002766 <HAL_UART_IRQHandler+0x66>
 8002752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002756:	f003 0320 	and.w	r3, r3, #32
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 fbd3 	bl	8002f0a <UART_Receive_IT>
      return;
 8002764:	e256      	b.n	8002c14 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002766:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 80de 	beq.w	800292c <HAL_UART_IRQHandler+0x22c>
 8002770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800277c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002780:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 80d1 	beq.w	800292c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800278a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00b      	beq.n	80027ae <HAL_UART_IRQHandler+0xae>
 8002796:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800279a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d005      	beq.n	80027ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	f043 0201 	orr.w	r2, r3, #1
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_UART_IRQHandler+0xd2>
 80027ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d005      	beq.n	80027d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	f043 0202 	orr.w	r2, r3, #2
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00b      	beq.n	80027f6 <HAL_UART_IRQHandler+0xf6>
 80027de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	f043 0204 	orr.w	r2, r3, #4
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027fa:	f003 0308 	and.w	r3, r3, #8
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d011      	beq.n	8002826 <HAL_UART_IRQHandler+0x126>
 8002802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002806:	f003 0320 	and.w	r3, r3, #32
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800280e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d005      	beq.n	8002826 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	f043 0208 	orr.w	r2, r3, #8
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 81ed 	beq.w	8002c0a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002834:	f003 0320 	and.w	r3, r3, #32
 8002838:	2b00      	cmp	r3, #0
 800283a:	d008      	beq.n	800284e <HAL_UART_IRQHandler+0x14e>
 800283c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002840:	f003 0320 	and.w	r3, r3, #32
 8002844:	2b00      	cmp	r3, #0
 8002846:	d002      	beq.n	800284e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 fb5e 	bl	8002f0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002858:	2b40      	cmp	r3, #64	; 0x40
 800285a:	bf0c      	ite	eq
 800285c:	2301      	moveq	r3, #1
 800285e:	2300      	movne	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	f003 0308 	and.w	r3, r3, #8
 800286e:	2b00      	cmp	r3, #0
 8002870:	d103      	bne.n	800287a <HAL_UART_IRQHandler+0x17a>
 8002872:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002876:	2b00      	cmp	r3, #0
 8002878:	d04f      	beq.n	800291a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fa66 	bl	8002d4c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800288a:	2b40      	cmp	r3, #64	; 0x40
 800288c:	d141      	bne.n	8002912 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	3314      	adds	r3, #20
 8002894:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002898:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800289c:	e853 3f00 	ldrex	r3, [r3]
 80028a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	3314      	adds	r3, #20
 80028b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028ba:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80028be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028ca:	e841 2300 	strex	r3, r2, [r1]
 80028ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1d9      	bne.n	800288e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d013      	beq.n	800290a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	4a7d      	ldr	r2, [pc, #500]	; (8002adc <HAL_UART_IRQHandler+0x3dc>)
 80028e8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fe fca4 	bl	800123c <HAL_DMA_Abort_IT>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d016      	beq.n	8002928 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002904:	4610      	mov	r0, r2
 8002906:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002908:	e00e      	b.n	8002928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f99a 	bl	8002c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002910:	e00a      	b.n	8002928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f996 	bl	8002c44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002918:	e006      	b.n	8002928 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f992 	bl	8002c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002926:	e170      	b.n	8002c0a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002928:	bf00      	nop
    return;
 800292a:	e16e      	b.n	8002c0a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002930:	2b01      	cmp	r3, #1
 8002932:	f040 814a 	bne.w	8002bca <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800293a:	f003 0310 	and.w	r3, r3, #16
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 8143 	beq.w	8002bca <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002948:	f003 0310 	and.w	r3, r3, #16
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 813c 	beq.w	8002bca <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002952:	2300      	movs	r3, #0
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002972:	2b40      	cmp	r3, #64	; 0x40
 8002974:	f040 80b4 	bne.w	8002ae0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002984:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 8140 	beq.w	8002c0e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002992:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002996:	429a      	cmp	r2, r3
 8002998:	f080 8139 	bcs.w	8002c0e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029a2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029ae:	f000 8088 	beq.w	8002ac2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	330c      	adds	r3, #12
 80029b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029c0:	e853 3f00 	ldrex	r3, [r3]
 80029c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	330c      	adds	r3, #12
 80029da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80029de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029ee:	e841 2300 	strex	r3, r2, [r1]
 80029f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80029f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1d9      	bne.n	80029b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	3314      	adds	r3, #20
 8002a04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a08:	e853 3f00 	ldrex	r3, [r3]
 8002a0c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3314      	adds	r3, #20
 8002a1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a22:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a26:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a28:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a2a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a2e:	e841 2300 	strex	r3, r2, [r1]
 8002a32:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1e1      	bne.n	80029fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	3314      	adds	r3, #20
 8002a40:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a44:	e853 3f00 	ldrex	r3, [r3]
 8002a48:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	3314      	adds	r3, #20
 8002a5a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a5e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a60:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a62:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a64:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a66:	e841 2300 	strex	r3, r2, [r1]
 8002a6a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1e3      	bne.n	8002a3a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	330c      	adds	r3, #12
 8002a86:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a8a:	e853 3f00 	ldrex	r3, [r3]
 8002a8e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a92:	f023 0310 	bic.w	r3, r3, #16
 8002a96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	330c      	adds	r3, #12
 8002aa0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002aa4:	65ba      	str	r2, [r7, #88]	; 0x58
 8002aa6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002aaa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002aac:	e841 2300 	strex	r3, r2, [r1]
 8002ab0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002ab2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1e3      	bne.n	8002a80 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe fb4d 	bl	800115c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f8c0 	bl	8002c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ad8:	e099      	b.n	8002c0e <HAL_UART_IRQHandler+0x50e>
 8002ada:	bf00      	nop
 8002adc:	08002e13 	.word	0x08002e13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 808b 	beq.w	8002c12 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002afc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 8086 	beq.w	8002c12 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	330c      	adds	r3, #12
 8002b0c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b10:	e853 3f00 	ldrex	r3, [r3]
 8002b14:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b2a:	647a      	str	r2, [r7, #68]	; 0x44
 8002b2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b32:	e841 2300 	strex	r3, r2, [r1]
 8002b36:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1e3      	bne.n	8002b06 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	3314      	adds	r3, #20
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b48:	e853 3f00 	ldrex	r3, [r3]
 8002b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b4e:	6a3b      	ldr	r3, [r7, #32]
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	3314      	adds	r3, #20
 8002b5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b62:	633a      	str	r2, [r7, #48]	; 0x30
 8002b64:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e3      	bne.n	8002b3e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	e853 3f00 	ldrex	r3, [r3]
 8002b92:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0310 	bic.w	r3, r3, #16
 8002b9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	330c      	adds	r3, #12
 8002ba4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002ba8:	61fa      	str	r2, [r7, #28]
 8002baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bac:	69b9      	ldr	r1, [r7, #24]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	e841 2300 	strex	r3, r2, [r1]
 8002bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e3      	bne.n	8002b84 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f848 	bl	8002c58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bc8:	e023      	b.n	8002c12 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d009      	beq.n	8002bea <HAL_UART_IRQHandler+0x4ea>
 8002bd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f000 f929 	bl	8002e3a <UART_Transmit_IT>
    return;
 8002be8:	e014      	b.n	8002c14 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00e      	beq.n	8002c14 <HAL_UART_IRQHandler+0x514>
 8002bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d008      	beq.n	8002c14 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f969 	bl	8002eda <UART_EndTransmit_IT>
    return;
 8002c08:	e004      	b.n	8002c14 <HAL_UART_IRQHandler+0x514>
    return;
 8002c0a:	bf00      	nop
 8002c0c:	e002      	b.n	8002c14 <HAL_UART_IRQHandler+0x514>
      return;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <HAL_UART_IRQHandler+0x514>
      return;
 8002c12:	bf00      	nop
  }
}
 8002c14:	37e8      	adds	r7, #232	; 0xe8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop

08002c1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c64:	bf00      	nop
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b090      	sub	sp, #64	; 0x40
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c80:	e050      	b.n	8002d24 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c88:	d04c      	beq.n	8002d24 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d007      	beq.n	8002ca0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c90:	f7fe f976 	bl	8000f80 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d241      	bcs.n	8002d24 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002caa:	e853 3f00 	ldrex	r3, [r3]
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	330c      	adds	r3, #12
 8002cbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cc0:	637a      	str	r2, [r7, #52]	; 0x34
 8002cc2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cc8:	e841 2300 	strex	r3, r2, [r1]
 8002ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1e5      	bne.n	8002ca0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3314      	adds	r3, #20
 8002cda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	e853 3f00 	ldrex	r3, [r3]
 8002ce2:	613b      	str	r3, [r7, #16]
   return(result);
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	f023 0301 	bic.w	r3, r3, #1
 8002cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	3314      	adds	r3, #20
 8002cf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cf4:	623a      	str	r2, [r7, #32]
 8002cf6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf8:	69f9      	ldr	r1, [r7, #28]
 8002cfa:	6a3a      	ldr	r2, [r7, #32]
 8002cfc:	e841 2300 	strex	r3, r2, [r1]
 8002d00:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1e5      	bne.n	8002cd4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e00f      	b.n	8002d44 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	bf0c      	ite	eq
 8002d34:	2301      	moveq	r3, #1
 8002d36:	2300      	movne	r3, #0
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d09f      	beq.n	8002c82 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3740      	adds	r7, #64	; 0x40
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b095      	sub	sp, #84	; 0x54
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	330c      	adds	r3, #12
 8002d5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d5e:	e853 3f00 	ldrex	r3, [r3]
 8002d62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	330c      	adds	r3, #12
 8002d72:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d74:	643a      	str	r2, [r7, #64]	; 0x40
 8002d76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002d7c:	e841 2300 	strex	r3, r2, [r1]
 8002d80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1e5      	bne.n	8002d54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	3314      	adds	r3, #20
 8002d8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	e853 3f00 	ldrex	r3, [r3]
 8002d96:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f023 0301 	bic.w	r3, r3, #1
 8002d9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	3314      	adds	r3, #20
 8002da6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002da8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002daa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002db0:	e841 2300 	strex	r3, r2, [r1]
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1e5      	bne.n	8002d88 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d119      	bne.n	8002df8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	330c      	adds	r3, #12
 8002dca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	e853 3f00 	ldrex	r3, [r3]
 8002dd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	f023 0310 	bic.w	r3, r3, #16
 8002dda:	647b      	str	r3, [r7, #68]	; 0x44
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	330c      	adds	r3, #12
 8002de2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002de4:	61ba      	str	r2, [r7, #24]
 8002de6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de8:	6979      	ldr	r1, [r7, #20]
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	e841 2300 	strex	r3, r2, [r1]
 8002df0:	613b      	str	r3, [r7, #16]
   return(result);
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1e5      	bne.n	8002dc4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e06:	bf00      	nop
 8002e08:	3754      	adds	r7, #84	; 0x54
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f7ff ff09 	bl	8002c44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b085      	sub	sp, #20
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b21      	cmp	r3, #33	; 0x21
 8002e4c:	d13e      	bne.n	8002ecc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e56:	d114      	bne.n	8002e82 <UART_Transmit_IT+0x48>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d110      	bne.n	8002e82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	1c9a      	adds	r2, r3, #2
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	621a      	str	r2, [r3, #32]
 8002e80:	e008      	b.n	8002e94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	1c59      	adds	r1, r3, #1
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6211      	str	r1, [r2, #32]
 8002e8c:	781a      	ldrb	r2, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10f      	bne.n	8002ec8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002eb6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68da      	ldr	r2, [r3, #12]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ec6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	e000      	b.n	8002ece <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ecc:	2302      	movs	r3, #2
  }
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b082      	sub	sp, #8
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ef0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2220      	movs	r2, #32
 8002ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff fe8e 	bl	8002c1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b08c      	sub	sp, #48	; 0x30
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2b22      	cmp	r3, #34	; 0x22
 8002f1c:	f040 80ab 	bne.w	8003076 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f28:	d117      	bne.n	8002f5a <UART_Receive_IT+0x50>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d113      	bne.n	8002f5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f52:	1c9a      	adds	r2, r3, #2
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	629a      	str	r2, [r3, #40]	; 0x28
 8002f58:	e026      	b.n	8002fa8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f6c:	d007      	beq.n	8002f7e <UART_Receive_IT+0x74>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10a      	bne.n	8002f8c <UART_Receive_IT+0x82>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d106      	bne.n	8002f8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f88:	701a      	strb	r2, [r3, #0]
 8002f8a:	e008      	b.n	8002f9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d15a      	bne.n	8003072 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0220 	bic.w	r2, r2, #32
 8002fca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d135      	bne.n	8003068 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	330c      	adds	r3, #12
 8003008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	e853 3f00 	ldrex	r3, [r3]
 8003010:	613b      	str	r3, [r7, #16]
   return(result);
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f023 0310 	bic.w	r3, r3, #16
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	330c      	adds	r3, #12
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	623a      	str	r2, [r7, #32]
 8003024:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003026:	69f9      	ldr	r1, [r7, #28]
 8003028:	6a3a      	ldr	r2, [r7, #32]
 800302a:	e841 2300 	strex	r3, r2, [r1]
 800302e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1e5      	bne.n	8003002 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b10      	cmp	r3, #16
 8003042:	d10a      	bne.n	800305a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003044:	2300      	movs	r3, #0
 8003046:	60fb      	str	r3, [r7, #12]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800305e:	4619      	mov	r1, r3
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7ff fdf9 	bl	8002c58 <HAL_UARTEx_RxEventCallback>
 8003066:	e002      	b.n	800306e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f7ff fde1 	bl	8002c30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	e002      	b.n	8003078 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	e000      	b.n	8003078 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003076:	2302      	movs	r3, #2
  }
}
 8003078:	4618      	mov	r0, r3
 800307a:	3730      	adds	r7, #48	; 0x30
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003084:	b0c0      	sub	sp, #256	; 0x100
 8003086:	af00      	add	r7, sp, #0
 8003088:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800309c:	68d9      	ldr	r1, [r3, #12]
 800309e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	ea40 0301 	orr.w	r3, r0, r1
 80030a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ae:	689a      	ldr	r2, [r3, #8]
 80030b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	431a      	orrs	r2, r3
 80030b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	431a      	orrs	r2, r3
 80030c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80030d8:	f021 010c 	bic.w	r1, r1, #12
 80030dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030e6:	430b      	orrs	r3, r1
 80030e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80030f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030fa:	6999      	ldr	r1, [r3, #24]
 80030fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	ea40 0301 	orr.w	r3, r0, r1
 8003106:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	4b8f      	ldr	r3, [pc, #572]	; (800334c <UART_SetConfig+0x2cc>)
 8003110:	429a      	cmp	r2, r3
 8003112:	d005      	beq.n	8003120 <UART_SetConfig+0xa0>
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4b8d      	ldr	r3, [pc, #564]	; (8003350 <UART_SetConfig+0x2d0>)
 800311c:	429a      	cmp	r2, r3
 800311e:	d104      	bne.n	800312a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003120:	f7fe fea8 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8003124:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003128:	e003      	b.n	8003132 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800312a:	f7fe fe8f 	bl	8001e4c <HAL_RCC_GetPCLK1Freq>
 800312e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800313c:	f040 810c 	bne.w	8003358 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003144:	2200      	movs	r2, #0
 8003146:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800314a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800314e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003152:	4622      	mov	r2, r4
 8003154:	462b      	mov	r3, r5
 8003156:	1891      	adds	r1, r2, r2
 8003158:	65b9      	str	r1, [r7, #88]	; 0x58
 800315a:	415b      	adcs	r3, r3
 800315c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800315e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003162:	4621      	mov	r1, r4
 8003164:	eb12 0801 	adds.w	r8, r2, r1
 8003168:	4629      	mov	r1, r5
 800316a:	eb43 0901 	adc.w	r9, r3, r1
 800316e:	f04f 0200 	mov.w	r2, #0
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800317a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800317e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003182:	4690      	mov	r8, r2
 8003184:	4699      	mov	r9, r3
 8003186:	4623      	mov	r3, r4
 8003188:	eb18 0303 	adds.w	r3, r8, r3
 800318c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003190:	462b      	mov	r3, r5
 8003192:	eb49 0303 	adc.w	r3, r9, r3
 8003196:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800319a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80031a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80031aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80031ae:	460b      	mov	r3, r1
 80031b0:	18db      	adds	r3, r3, r3
 80031b2:	653b      	str	r3, [r7, #80]	; 0x50
 80031b4:	4613      	mov	r3, r2
 80031b6:	eb42 0303 	adc.w	r3, r2, r3
 80031ba:	657b      	str	r3, [r7, #84]	; 0x54
 80031bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80031c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80031c4:	f7fd f85c 	bl	8000280 <__aeabi_uldivmod>
 80031c8:	4602      	mov	r2, r0
 80031ca:	460b      	mov	r3, r1
 80031cc:	4b61      	ldr	r3, [pc, #388]	; (8003354 <UART_SetConfig+0x2d4>)
 80031ce:	fba3 2302 	umull	r2, r3, r3, r2
 80031d2:	095b      	lsrs	r3, r3, #5
 80031d4:	011c      	lsls	r4, r3, #4
 80031d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031da:	2200      	movs	r2, #0
 80031dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80031e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80031e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80031e8:	4642      	mov	r2, r8
 80031ea:	464b      	mov	r3, r9
 80031ec:	1891      	adds	r1, r2, r2
 80031ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80031f0:	415b      	adcs	r3, r3
 80031f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80031f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80031f8:	4641      	mov	r1, r8
 80031fa:	eb12 0a01 	adds.w	sl, r2, r1
 80031fe:	4649      	mov	r1, r9
 8003200:	eb43 0b01 	adc.w	fp, r3, r1
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003210:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003218:	4692      	mov	sl, r2
 800321a:	469b      	mov	fp, r3
 800321c:	4643      	mov	r3, r8
 800321e:	eb1a 0303 	adds.w	r3, sl, r3
 8003222:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003226:	464b      	mov	r3, r9
 8003228:	eb4b 0303 	adc.w	r3, fp, r3
 800322c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2200      	movs	r2, #0
 8003238:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800323c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003240:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003244:	460b      	mov	r3, r1
 8003246:	18db      	adds	r3, r3, r3
 8003248:	643b      	str	r3, [r7, #64]	; 0x40
 800324a:	4613      	mov	r3, r2
 800324c:	eb42 0303 	adc.w	r3, r2, r3
 8003250:	647b      	str	r3, [r7, #68]	; 0x44
 8003252:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003256:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800325a:	f7fd f811 	bl	8000280 <__aeabi_uldivmod>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4611      	mov	r1, r2
 8003264:	4b3b      	ldr	r3, [pc, #236]	; (8003354 <UART_SetConfig+0x2d4>)
 8003266:	fba3 2301 	umull	r2, r3, r3, r1
 800326a:	095b      	lsrs	r3, r3, #5
 800326c:	2264      	movs	r2, #100	; 0x64
 800326e:	fb02 f303 	mul.w	r3, r2, r3
 8003272:	1acb      	subs	r3, r1, r3
 8003274:	00db      	lsls	r3, r3, #3
 8003276:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800327a:	4b36      	ldr	r3, [pc, #216]	; (8003354 <UART_SetConfig+0x2d4>)
 800327c:	fba3 2302 	umull	r2, r3, r3, r2
 8003280:	095b      	lsrs	r3, r3, #5
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003288:	441c      	add	r4, r3
 800328a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800328e:	2200      	movs	r2, #0
 8003290:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003294:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003298:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800329c:	4642      	mov	r2, r8
 800329e:	464b      	mov	r3, r9
 80032a0:	1891      	adds	r1, r2, r2
 80032a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80032a4:	415b      	adcs	r3, r3
 80032a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80032a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80032ac:	4641      	mov	r1, r8
 80032ae:	1851      	adds	r1, r2, r1
 80032b0:	6339      	str	r1, [r7, #48]	; 0x30
 80032b2:	4649      	mov	r1, r9
 80032b4:	414b      	adcs	r3, r1
 80032b6:	637b      	str	r3, [r7, #52]	; 0x34
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80032c4:	4659      	mov	r1, fp
 80032c6:	00cb      	lsls	r3, r1, #3
 80032c8:	4651      	mov	r1, sl
 80032ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ce:	4651      	mov	r1, sl
 80032d0:	00ca      	lsls	r2, r1, #3
 80032d2:	4610      	mov	r0, r2
 80032d4:	4619      	mov	r1, r3
 80032d6:	4603      	mov	r3, r0
 80032d8:	4642      	mov	r2, r8
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80032e0:	464b      	mov	r3, r9
 80032e2:	460a      	mov	r2, r1
 80032e4:	eb42 0303 	adc.w	r3, r2, r3
 80032e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80032ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003300:	460b      	mov	r3, r1
 8003302:	18db      	adds	r3, r3, r3
 8003304:	62bb      	str	r3, [r7, #40]	; 0x28
 8003306:	4613      	mov	r3, r2
 8003308:	eb42 0303 	adc.w	r3, r2, r3
 800330c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800330e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003312:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003316:	f7fc ffb3 	bl	8000280 <__aeabi_uldivmod>
 800331a:	4602      	mov	r2, r0
 800331c:	460b      	mov	r3, r1
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <UART_SetConfig+0x2d4>)
 8003320:	fba3 1302 	umull	r1, r3, r3, r2
 8003324:	095b      	lsrs	r3, r3, #5
 8003326:	2164      	movs	r1, #100	; 0x64
 8003328:	fb01 f303 	mul.w	r3, r1, r3
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	3332      	adds	r3, #50	; 0x32
 8003332:	4a08      	ldr	r2, [pc, #32]	; (8003354 <UART_SetConfig+0x2d4>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	095b      	lsrs	r3, r3, #5
 800333a:	f003 0207 	and.w	r2, r3, #7
 800333e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4422      	add	r2, r4
 8003346:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003348:	e105      	b.n	8003556 <UART_SetConfig+0x4d6>
 800334a:	bf00      	nop
 800334c:	40011000 	.word	0x40011000
 8003350:	40011400 	.word	0x40011400
 8003354:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800335c:	2200      	movs	r2, #0
 800335e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003362:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003366:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800336a:	4642      	mov	r2, r8
 800336c:	464b      	mov	r3, r9
 800336e:	1891      	adds	r1, r2, r2
 8003370:	6239      	str	r1, [r7, #32]
 8003372:	415b      	adcs	r3, r3
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
 8003376:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800337a:	4641      	mov	r1, r8
 800337c:	1854      	adds	r4, r2, r1
 800337e:	4649      	mov	r1, r9
 8003380:	eb43 0501 	adc.w	r5, r3, r1
 8003384:	f04f 0200 	mov.w	r2, #0
 8003388:	f04f 0300 	mov.w	r3, #0
 800338c:	00eb      	lsls	r3, r5, #3
 800338e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003392:	00e2      	lsls	r2, r4, #3
 8003394:	4614      	mov	r4, r2
 8003396:	461d      	mov	r5, r3
 8003398:	4643      	mov	r3, r8
 800339a:	18e3      	adds	r3, r4, r3
 800339c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80033a0:	464b      	mov	r3, r9
 80033a2:	eb45 0303 	adc.w	r3, r5, r3
 80033a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80033aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80033b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	f04f 0300 	mov.w	r3, #0
 80033c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80033c6:	4629      	mov	r1, r5
 80033c8:	008b      	lsls	r3, r1, #2
 80033ca:	4621      	mov	r1, r4
 80033cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033d0:	4621      	mov	r1, r4
 80033d2:	008a      	lsls	r2, r1, #2
 80033d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80033d8:	f7fc ff52 	bl	8000280 <__aeabi_uldivmod>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4b60      	ldr	r3, [pc, #384]	; (8003564 <UART_SetConfig+0x4e4>)
 80033e2:	fba3 2302 	umull	r2, r3, r3, r2
 80033e6:	095b      	lsrs	r3, r3, #5
 80033e8:	011c      	lsls	r4, r3, #4
 80033ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033ee:	2200      	movs	r2, #0
 80033f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80033f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80033fc:	4642      	mov	r2, r8
 80033fe:	464b      	mov	r3, r9
 8003400:	1891      	adds	r1, r2, r2
 8003402:	61b9      	str	r1, [r7, #24]
 8003404:	415b      	adcs	r3, r3
 8003406:	61fb      	str	r3, [r7, #28]
 8003408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800340c:	4641      	mov	r1, r8
 800340e:	1851      	adds	r1, r2, r1
 8003410:	6139      	str	r1, [r7, #16]
 8003412:	4649      	mov	r1, r9
 8003414:	414b      	adcs	r3, r1
 8003416:	617b      	str	r3, [r7, #20]
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	f04f 0300 	mov.w	r3, #0
 8003420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003424:	4659      	mov	r1, fp
 8003426:	00cb      	lsls	r3, r1, #3
 8003428:	4651      	mov	r1, sl
 800342a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800342e:	4651      	mov	r1, sl
 8003430:	00ca      	lsls	r2, r1, #3
 8003432:	4610      	mov	r0, r2
 8003434:	4619      	mov	r1, r3
 8003436:	4603      	mov	r3, r0
 8003438:	4642      	mov	r2, r8
 800343a:	189b      	adds	r3, r3, r2
 800343c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003440:	464b      	mov	r3, r9
 8003442:	460a      	mov	r2, r1
 8003444:	eb42 0303 	adc.w	r3, r2, r3
 8003448:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800344c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	67bb      	str	r3, [r7, #120]	; 0x78
 8003456:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003458:	f04f 0200 	mov.w	r2, #0
 800345c:	f04f 0300 	mov.w	r3, #0
 8003460:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003464:	4649      	mov	r1, r9
 8003466:	008b      	lsls	r3, r1, #2
 8003468:	4641      	mov	r1, r8
 800346a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800346e:	4641      	mov	r1, r8
 8003470:	008a      	lsls	r2, r1, #2
 8003472:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003476:	f7fc ff03 	bl	8000280 <__aeabi_uldivmod>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	4b39      	ldr	r3, [pc, #228]	; (8003564 <UART_SetConfig+0x4e4>)
 8003480:	fba3 1302 	umull	r1, r3, r3, r2
 8003484:	095b      	lsrs	r3, r3, #5
 8003486:	2164      	movs	r1, #100	; 0x64
 8003488:	fb01 f303 	mul.w	r3, r1, r3
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	3332      	adds	r3, #50	; 0x32
 8003492:	4a34      	ldr	r2, [pc, #208]	; (8003564 <UART_SetConfig+0x4e4>)
 8003494:	fba2 2303 	umull	r2, r3, r2, r3
 8003498:	095b      	lsrs	r3, r3, #5
 800349a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800349e:	441c      	add	r4, r3
 80034a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034a4:	2200      	movs	r2, #0
 80034a6:	673b      	str	r3, [r7, #112]	; 0x70
 80034a8:	677a      	str	r2, [r7, #116]	; 0x74
 80034aa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80034ae:	4642      	mov	r2, r8
 80034b0:	464b      	mov	r3, r9
 80034b2:	1891      	adds	r1, r2, r2
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	415b      	adcs	r3, r3
 80034b8:	60fb      	str	r3, [r7, #12]
 80034ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034be:	4641      	mov	r1, r8
 80034c0:	1851      	adds	r1, r2, r1
 80034c2:	6039      	str	r1, [r7, #0]
 80034c4:	4649      	mov	r1, r9
 80034c6:	414b      	adcs	r3, r1
 80034c8:	607b      	str	r3, [r7, #4]
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034d6:	4659      	mov	r1, fp
 80034d8:	00cb      	lsls	r3, r1, #3
 80034da:	4651      	mov	r1, sl
 80034dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034e0:	4651      	mov	r1, sl
 80034e2:	00ca      	lsls	r2, r1, #3
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	4603      	mov	r3, r0
 80034ea:	4642      	mov	r2, r8
 80034ec:	189b      	adds	r3, r3, r2
 80034ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80034f0:	464b      	mov	r3, r9
 80034f2:	460a      	mov	r2, r1
 80034f4:	eb42 0303 	adc.w	r3, r2, r3
 80034f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80034fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	663b      	str	r3, [r7, #96]	; 0x60
 8003504:	667a      	str	r2, [r7, #100]	; 0x64
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	f04f 0300 	mov.w	r3, #0
 800350e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003512:	4649      	mov	r1, r9
 8003514:	008b      	lsls	r3, r1, #2
 8003516:	4641      	mov	r1, r8
 8003518:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800351c:	4641      	mov	r1, r8
 800351e:	008a      	lsls	r2, r1, #2
 8003520:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003524:	f7fc feac 	bl	8000280 <__aeabi_uldivmod>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <UART_SetConfig+0x4e4>)
 800352e:	fba3 1302 	umull	r1, r3, r3, r2
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2164      	movs	r1, #100	; 0x64
 8003536:	fb01 f303 	mul.w	r3, r1, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	3332      	adds	r3, #50	; 0x32
 8003540:	4a08      	ldr	r2, [pc, #32]	; (8003564 <UART_SetConfig+0x4e4>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	f003 020f 	and.w	r2, r3, #15
 800354c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4422      	add	r2, r4
 8003554:	609a      	str	r2, [r3, #8]
}
 8003556:	bf00      	nop
 8003558:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800355c:	46bd      	mov	sp, r7
 800355e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003562:	bf00      	nop
 8003564:	51eb851f 	.word	0x51eb851f

08003568 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800357a:	2b84      	cmp	r3, #132	; 0x84
 800357c:	d005      	beq.n	800358a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800357e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4413      	add	r3, r2
 8003586:	3303      	adds	r3, #3
 8003588:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800358a:	68fb      	ldr	r3, [r7, #12]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3714      	adds	r7, #20
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr

08003598 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800359c:	f000 fb78 	bl	8003c90 <vTaskStartScheduler>
  
  return osOK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80035a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a8:	b089      	sub	sp, #36	; 0x24
 80035aa:	af04      	add	r7, sp, #16
 80035ac:	6078      	str	r0, [r7, #4]
 80035ae:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d020      	beq.n	80035fa <osThreadCreate+0x54>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d01c      	beq.n	80035fa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685c      	ldr	r4, [r3, #4]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681d      	ldr	r5, [r3, #0]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691e      	ldr	r6, [r3, #16]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff ffc8 	bl	8003568 <makeFreeRtosPriority>
 80035d8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	695b      	ldr	r3, [r3, #20]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035e2:	9202      	str	r2, [sp, #8]
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	9100      	str	r1, [sp, #0]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	4632      	mov	r2, r6
 80035ec:	4629      	mov	r1, r5
 80035ee:	4620      	mov	r0, r4
 80035f0:	f000 f8f9 	bl	80037e6 <xTaskCreateStatic>
 80035f4:	4603      	mov	r3, r0
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	e01c      	b.n	8003634 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685c      	ldr	r4, [r3, #4]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003606:	b29e      	uxth	r6, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff ffaa 	bl	8003568 <makeFreeRtosPriority>
 8003614:	4602      	mov	r2, r0
 8003616:	f107 030c 	add.w	r3, r7, #12
 800361a:	9301      	str	r3, [sp, #4]
 800361c:	9200      	str	r2, [sp, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	4632      	mov	r2, r6
 8003622:	4629      	mov	r1, r5
 8003624:	4620      	mov	r0, r4
 8003626:	f000 f93b 	bl	80038a0 <xTaskCreate>
 800362a:	4603      	mov	r3, r0
 800362c:	2b01      	cmp	r3, #1
 800362e:	d001      	beq.n	8003634 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003630:	2300      	movs	r3, #0
 8003632:	e000      	b.n	8003636 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003634:	68fb      	ldr	r3, [r7, #12]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3714      	adds	r7, #20
 800363a:	46bd      	mov	sp, r7
 800363c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800363e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <osDelay+0x16>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	e000      	b.n	8003656 <osDelay+0x18>
 8003654:	2301      	movs	r3, #1
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fa80 	bl	8003b5c <vTaskDelay>
  
  return osOK;
 800365c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800365e:	4618      	mov	r0, r3
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <osThreadList>:
* @param   buffer   A buffer into which the above mentioned details
*          will be written
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadList (uint8_t *buffer)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS == 1 ) )
  vTaskList((char *)buffer);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f000 ffbe 	bl	80045f0 <vTaskList>
#endif
  return osOK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f103 0208 	add.w	r2, r3, #8
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f04f 32ff 	mov.w	r2, #4294967295
 8003696:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f103 0208 	add.w	r2, r3, #8
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f103 0208 	add.w	r2, r3, #8
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	689a      	ldr	r2, [r3, #8]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	683a      	ldr	r2, [r7, #0]
 80036fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	601a      	str	r2, [r3, #0]
}
 8003714:	bf00      	nop
 8003716:	3714      	adds	r7, #20
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003736:	d103      	bne.n	8003740 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	e00c      	b.n	800375a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3308      	adds	r3, #8
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	e002      	b.n	800374e <vListInsert+0x2e>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	429a      	cmp	r2, r3
 8003758:	d2f6      	bcs.n	8003748 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	601a      	str	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr

08003792 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003792:	b480      	push	{r7}
 8003794:	b085      	sub	sp, #20
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6892      	ldr	r2, [r2, #8]
 80037a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6852      	ldr	r2, [r2, #4]
 80037b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d103      	bne.n	80037c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1e5a      	subs	r2, r3, #1
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b08e      	sub	sp, #56	; 0x38
 80037ea:	af04      	add	r7, sp, #16
 80037ec:	60f8      	str	r0, [r7, #12]
 80037ee:	60b9      	str	r1, [r7, #8]
 80037f0:	607a      	str	r2, [r7, #4]
 80037f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80037f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10a      	bne.n	8003810 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800380c:	bf00      	nop
 800380e:	e7fe      	b.n	800380e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10a      	bne.n	800382c <xTaskCreateStatic+0x46>
	__asm volatile
 8003816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381a:	f383 8811 	msr	BASEPRI, r3
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	f3bf 8f4f 	dsb	sy
 8003826:	61fb      	str	r3, [r7, #28]
}
 8003828:	bf00      	nop
 800382a:	e7fe      	b.n	800382a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800382c:	23c0      	movs	r3, #192	; 0xc0
 800382e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	2bc0      	cmp	r3, #192	; 0xc0
 8003834:	d00a      	beq.n	800384c <xTaskCreateStatic+0x66>
	__asm volatile
 8003836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383a:	f383 8811 	msr	BASEPRI, r3
 800383e:	f3bf 8f6f 	isb	sy
 8003842:	f3bf 8f4f 	dsb	sy
 8003846:	61bb      	str	r3, [r7, #24]
}
 8003848:	bf00      	nop
 800384a:	e7fe      	b.n	800384a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800384c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800384e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003850:	2b00      	cmp	r3, #0
 8003852:	d01e      	beq.n	8003892 <xTaskCreateStatic+0xac>
 8003854:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003856:	2b00      	cmp	r3, #0
 8003858:	d01b      	beq.n	8003892 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800385a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800385c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003862:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	2202      	movs	r2, #2
 8003868:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800386c:	2300      	movs	r3, #0
 800386e:	9303      	str	r3, [sp, #12]
 8003870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003872:	9302      	str	r3, [sp, #8]
 8003874:	f107 0314 	add.w	r3, r7, #20
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	68b9      	ldr	r1, [r7, #8]
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 f851 	bl	800392c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800388a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800388c:	f000 f8f8 	bl	8003a80 <prvAddNewTaskToReadyList>
 8003890:	e001      	b.n	8003896 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003892:	2300      	movs	r3, #0
 8003894:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003896:	697b      	ldr	r3, [r7, #20]
	}
 8003898:	4618      	mov	r0, r3
 800389a:	3728      	adds	r7, #40	; 0x28
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08c      	sub	sp, #48	; 0x30
 80038a4:	af04      	add	r7, sp, #16
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	009b      	lsls	r3, r3, #2
 80038b4:	4618      	mov	r0, r3
 80038b6:	f001 fa27 	bl	8004d08 <pvPortMalloc>
 80038ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00e      	beq.n	80038e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038c2:	20c0      	movs	r0, #192	; 0xc0
 80038c4:	f001 fa20 	bl	8004d08 <pvPortMalloc>
 80038c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	631a      	str	r2, [r3, #48]	; 0x30
 80038d6:	e005      	b.n	80038e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038d8:	6978      	ldr	r0, [r7, #20]
 80038da:	f001 fae1 	bl	8004ea0 <vPortFree>
 80038de:	e001      	b.n	80038e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038e0:	2300      	movs	r3, #0
 80038e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d017      	beq.n	800391a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038f2:	88fa      	ldrh	r2, [r7, #6]
 80038f4:	2300      	movs	r3, #0
 80038f6:	9303      	str	r3, [sp, #12]
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	9302      	str	r3, [sp, #8]
 80038fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fe:	9301      	str	r3, [sp, #4]
 8003900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	68b9      	ldr	r1, [r7, #8]
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f80f 	bl	800392c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800390e:	69f8      	ldr	r0, [r7, #28]
 8003910:	f000 f8b6 	bl	8003a80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003914:	2301      	movs	r3, #1
 8003916:	61bb      	str	r3, [r7, #24]
 8003918:	e002      	b.n	8003920 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800391a:	f04f 33ff 	mov.w	r3, #4294967295
 800391e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003920:	69bb      	ldr	r3, [r7, #24]
	}
 8003922:	4618      	mov	r0, r3
 8003924:	3720      	adds	r7, #32
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
	...

0800392c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b088      	sub	sp, #32
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
 8003938:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800393a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800393c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	461a      	mov	r2, r3
 8003944:	21a5      	movs	r1, #165	; 0xa5
 8003946:	f001 fcfa 	bl	800533e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800394a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800394c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003954:	3b01      	subs	r3, #1
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	4413      	add	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	f023 0307 	bic.w	r3, r3, #7
 8003962:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00a      	beq.n	8003984 <prvInitialiseNewTask+0x58>
	__asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	617b      	str	r3, [r7, #20]
}
 8003980:	bf00      	nop
 8003982:	e7fe      	b.n	8003982 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d01f      	beq.n	80039ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800398a:	2300      	movs	r3, #0
 800398c:	61fb      	str	r3, [r7, #28]
 800398e:	e012      	b.n	80039b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	4413      	add	r3, r2
 8003996:	7819      	ldrb	r1, [r3, #0]
 8003998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	4413      	add	r3, r2
 800399e:	3334      	adds	r3, #52	; 0x34
 80039a0:	460a      	mov	r2, r1
 80039a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	4413      	add	r3, r2
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d006      	beq.n	80039be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	3301      	adds	r3, #1
 80039b4:	61fb      	str	r3, [r7, #28]
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	2b0f      	cmp	r3, #15
 80039ba:	d9e9      	bls.n	8003990 <prvInitialiseNewTask+0x64>
 80039bc:	e000      	b.n	80039c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80039be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80039c8:	e003      	b.n	80039d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d4:	2b06      	cmp	r3, #6
 80039d6:	d901      	bls.n	80039dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039d8:	2306      	movs	r3, #6
 80039da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80039e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ea:	2200      	movs	r2, #0
 80039ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f0:	3304      	adds	r3, #4
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fe63 	bl	80036be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039fa:	3318      	adds	r3, #24
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff fe5e 	bl	80036be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a0a:	f1c3 0207 	rsb	r2, r3, #7
 8003a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8003a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a20:	2200      	movs	r2, #0
 8003a22:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a30:	3358      	adds	r3, #88	; 0x58
 8003a32:	2260      	movs	r2, #96	; 0x60
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f001 fc81 	bl	800533e <memset>
 8003a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a3e:	4a0d      	ldr	r2, [pc, #52]	; (8003a74 <prvInitialiseNewTask+0x148>)
 8003a40:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a44:	4a0c      	ldr	r2, [pc, #48]	; (8003a78 <prvInitialiseNewTask+0x14c>)
 8003a46:	661a      	str	r2, [r3, #96]	; 0x60
 8003a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a4a:	4a0c      	ldr	r2, [pc, #48]	; (8003a7c <prvInitialiseNewTask+0x150>)
 8003a4c:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	68f9      	ldr	r1, [r7, #12]
 8003a52:	69b8      	ldr	r0, [r7, #24]
 8003a54:	f000 ff4c 	bl	80048f0 <pxPortInitialiseStack>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d002      	beq.n	8003a6a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a6a:	bf00      	nop
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	080067f8 	.word	0x080067f8
 8003a78:	08006818 	.word	0x08006818
 8003a7c:	080067d8 	.word	0x080067d8

08003a80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a88:	f001 f85c 	bl	8004b44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a8c:	4b2c      	ldr	r3, [pc, #176]	; (8003b40 <prvAddNewTaskToReadyList+0xc0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	3301      	adds	r3, #1
 8003a92:	4a2b      	ldr	r2, [pc, #172]	; (8003b40 <prvAddNewTaskToReadyList+0xc0>)
 8003a94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a96:	4b2b      	ldr	r3, [pc, #172]	; (8003b44 <prvAddNewTaskToReadyList+0xc4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d109      	bne.n	8003ab2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a9e:	4a29      	ldr	r2, [pc, #164]	; (8003b44 <prvAddNewTaskToReadyList+0xc4>)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003aa4:	4b26      	ldr	r3, [pc, #152]	; (8003b40 <prvAddNewTaskToReadyList+0xc0>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d110      	bne.n	8003ace <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003aac:	f000 fbe4 	bl	8004278 <prvInitialiseTaskLists>
 8003ab0:	e00d      	b.n	8003ace <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ab2:	4b25      	ldr	r3, [pc, #148]	; (8003b48 <prvAddNewTaskToReadyList+0xc8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003aba:	4b22      	ldr	r3, [pc, #136]	; (8003b44 <prvAddNewTaskToReadyList+0xc4>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d802      	bhi.n	8003ace <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ac8:	4a1e      	ldr	r2, [pc, #120]	; (8003b44 <prvAddNewTaskToReadyList+0xc4>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ace:	4b1f      	ldr	r3, [pc, #124]	; (8003b4c <prvAddNewTaskToReadyList+0xcc>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	4a1d      	ldr	r2, [pc, #116]	; (8003b4c <prvAddNewTaskToReadyList+0xcc>)
 8003ad6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ad8:	4b1c      	ldr	r3, [pc, #112]	; (8003b4c <prvAddNewTaskToReadyList+0xcc>)
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	409a      	lsls	r2, r3
 8003ae8:	4b19      	ldr	r3, [pc, #100]	; (8003b50 <prvAddNewTaskToReadyList+0xd0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	4a18      	ldr	r2, [pc, #96]	; (8003b50 <prvAddNewTaskToReadyList+0xd0>)
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af6:	4613      	mov	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	4413      	add	r3, r2
 8003afc:	009b      	lsls	r3, r3, #2
 8003afe:	4a15      	ldr	r2, [pc, #84]	; (8003b54 <prvAddNewTaskToReadyList+0xd4>)
 8003b00:	441a      	add	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	3304      	adds	r3, #4
 8003b06:	4619      	mov	r1, r3
 8003b08:	4610      	mov	r0, r2
 8003b0a:	f7ff fde5 	bl	80036d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b0e:	f001 f849 	bl	8004ba4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b12:	4b0d      	ldr	r3, [pc, #52]	; (8003b48 <prvAddNewTaskToReadyList+0xc8>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00e      	beq.n	8003b38 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <prvAddNewTaskToReadyList+0xc4>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d207      	bcs.n	8003b38 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b28:	4b0b      	ldr	r3, [pc, #44]	; (8003b58 <prvAddNewTaskToReadyList+0xd8>)
 8003b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b2e:	601a      	str	r2, [r3, #0]
 8003b30:	f3bf 8f4f 	dsb	sy
 8003b34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	20000540 	.word	0x20000540
 8003b44:	20000440 	.word	0x20000440
 8003b48:	2000054c 	.word	0x2000054c
 8003b4c:	2000055c 	.word	0x2000055c
 8003b50:	20000548 	.word	0x20000548
 8003b54:	20000444 	.word	0x20000444
 8003b58:	e000ed04 	.word	0xe000ed04

08003b5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d017      	beq.n	8003b9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b6e:	4b13      	ldr	r3, [pc, #76]	; (8003bbc <vTaskDelay+0x60>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <vTaskDelay+0x30>
	__asm volatile
 8003b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b7a:	f383 8811 	msr	BASEPRI, r3
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f3bf 8f4f 	dsb	sy
 8003b86:	60bb      	str	r3, [r7, #8]
}
 8003b88:	bf00      	nop
 8003b8a:	e7fe      	b.n	8003b8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b8c:	f000 f8ec 	bl	8003d68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b90:	2100      	movs	r1, #0
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fe46 	bl	8004824 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b98:	f000 f8f4 	bl	8003d84 <xTaskResumeAll>
 8003b9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d107      	bne.n	8003bb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003ba4:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <vTaskDelay+0x64>)
 8003ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	f3bf 8f4f 	dsb	sy
 8003bb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003bb4:	bf00      	nop
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	20000568 	.word	0x20000568
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b088      	sub	sp, #32
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10a      	bne.n	8003bec <eTaskGetState+0x28>
	__asm volatile
 8003bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bda:	f383 8811 	msr	BASEPRI, r3
 8003bde:	f3bf 8f6f 	isb	sy
 8003be2:	f3bf 8f4f 	dsb	sy
 8003be6:	60bb      	str	r3, [r7, #8]
}
 8003be8:	bf00      	nop
 8003bea:	e7fe      	b.n	8003bea <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8003bec:	4b23      	ldr	r3, [pc, #140]	; (8003c7c <eTaskGetState+0xb8>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d102      	bne.n	8003bfc <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	77fb      	strb	r3, [r7, #31]
 8003bfa:	e03a      	b.n	8003c72 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8003bfc:	f000 ffa2 	bl	8004b44 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8003c06:	4b1e      	ldr	r3, [pc, #120]	; (8003c80 <eTaskGetState+0xbc>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8003c0c:	4b1d      	ldr	r3, [pc, #116]	; (8003c84 <eTaskGetState+0xc0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8003c12:	f000 ffc7 	bl	8004ba4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d003      	beq.n	8003c26 <eTaskGetState+0x62>
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d102      	bne.n	8003c2c <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8003c26:	2302      	movs	r3, #2
 8003c28:	77fb      	strb	r3, [r7, #31]
 8003c2a:	e022      	b.n	8003c72 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	4a16      	ldr	r2, [pc, #88]	; (8003c88 <eTaskGetState+0xc4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d112      	bne.n	8003c5a <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d10b      	bne.n	8003c54 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d102      	bne.n	8003c4e <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8003c48:	2302      	movs	r3, #2
 8003c4a:	77fb      	strb	r3, [r7, #31]
 8003c4c:	e011      	b.n	8003c72 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	77fb      	strb	r3, [r7, #31]
 8003c52:	e00e      	b.n	8003c72 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8003c54:	2302      	movs	r3, #2
 8003c56:	77fb      	strb	r3, [r7, #31]
 8003c58:	e00b      	b.n	8003c72 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	4a0b      	ldr	r2, [pc, #44]	; (8003c8c <eTaskGetState+0xc8>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d002      	beq.n	8003c68 <eTaskGetState+0xa4>
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d102      	bne.n	8003c6e <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8003c68:	2304      	movs	r3, #4
 8003c6a:	77fb      	strb	r3, [r7, #31]
 8003c6c:	e001      	b.n	8003c72 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8003c72:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003c74:	4618      	mov	r0, r3
 8003c76:	3720      	adds	r7, #32
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20000440 	.word	0x20000440
 8003c80:	200004f8 	.word	0x200004f8
 8003c84:	200004fc 	.word	0x200004fc
 8003c88:	2000052c 	.word	0x2000052c
 8003c8c:	20000514 	.word	0x20000514

08003c90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b08a      	sub	sp, #40	; 0x28
 8003c94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c9e:	463a      	mov	r2, r7
 8003ca0:	1d39      	adds	r1, r7, #4
 8003ca2:	f107 0308 	add.w	r3, r7, #8
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7fc fc7c 	bl	80005a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003cac:	6839      	ldr	r1, [r7, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	9202      	str	r2, [sp, #8]
 8003cb4:	9301      	str	r3, [sp, #4]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	2300      	movs	r3, #0
 8003cbc:	460a      	mov	r2, r1
 8003cbe:	4922      	ldr	r1, [pc, #136]	; (8003d48 <vTaskStartScheduler+0xb8>)
 8003cc0:	4822      	ldr	r0, [pc, #136]	; (8003d4c <vTaskStartScheduler+0xbc>)
 8003cc2:	f7ff fd90 	bl	80037e6 <xTaskCreateStatic>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4a21      	ldr	r2, [pc, #132]	; (8003d50 <vTaskStartScheduler+0xc0>)
 8003cca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ccc:	4b20      	ldr	r3, [pc, #128]	; (8003d50 <vTaskStartScheduler+0xc0>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d002      	beq.n	8003cda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	e001      	b.n	8003cde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d11d      	bne.n	8003d20 <vTaskStartScheduler+0x90>
	__asm volatile
 8003ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce8:	f383 8811 	msr	BASEPRI, r3
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	613b      	str	r3, [r7, #16]
}
 8003cf6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cf8:	4b16      	ldr	r3, [pc, #88]	; (8003d54 <vTaskStartScheduler+0xc4>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	3358      	adds	r3, #88	; 0x58
 8003cfe:	4a16      	ldr	r2, [pc, #88]	; (8003d58 <vTaskStartScheduler+0xc8>)
 8003d00:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d02:	4b16      	ldr	r3, [pc, #88]	; (8003d5c <vTaskStartScheduler+0xcc>)
 8003d04:	f04f 32ff 	mov.w	r2, #4294967295
 8003d08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d0a:	4b15      	ldr	r3, [pc, #84]	; (8003d60 <vTaskStartScheduler+0xd0>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d10:	4b14      	ldr	r3, [pc, #80]	; (8003d64 <vTaskStartScheduler+0xd4>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8003d16:	f7fc fc35 	bl	8000584 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d1a:	f000 fe71 	bl	8004a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d1e:	e00e      	b.n	8003d3e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d26:	d10a      	bne.n	8003d3e <vTaskStartScheduler+0xae>
	__asm volatile
 8003d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d2c:	f383 8811 	msr	BASEPRI, r3
 8003d30:	f3bf 8f6f 	isb	sy
 8003d34:	f3bf 8f4f 	dsb	sy
 8003d38:	60fb      	str	r3, [r7, #12]
}
 8003d3a:	bf00      	nop
 8003d3c:	e7fe      	b.n	8003d3c <vTaskStartScheduler+0xac>
}
 8003d3e:	bf00      	nop
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	08006790 	.word	0x08006790
 8003d4c:	08004249 	.word	0x08004249
 8003d50:	20000564 	.word	0x20000564
 8003d54:	20000440 	.word	0x20000440
 8003d58:	20000010 	.word	0x20000010
 8003d5c:	20000560 	.word	0x20000560
 8003d60:	2000054c 	.word	0x2000054c
 8003d64:	20000544 	.word	0x20000544

08003d68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d6c:	4b04      	ldr	r3, [pc, #16]	; (8003d80 <vTaskSuspendAll+0x18>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3301      	adds	r3, #1
 8003d72:	4a03      	ldr	r2, [pc, #12]	; (8003d80 <vTaskSuspendAll+0x18>)
 8003d74:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	20000568 	.word	0x20000568

08003d84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b084      	sub	sp, #16
 8003d88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d92:	4b41      	ldr	r3, [pc, #260]	; (8003e98 <xTaskResumeAll+0x114>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10a      	bne.n	8003db0 <xTaskResumeAll+0x2c>
	__asm volatile
 8003d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d9e:	f383 8811 	msr	BASEPRI, r3
 8003da2:	f3bf 8f6f 	isb	sy
 8003da6:	f3bf 8f4f 	dsb	sy
 8003daa:	603b      	str	r3, [r7, #0]
}
 8003dac:	bf00      	nop
 8003dae:	e7fe      	b.n	8003dae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003db0:	f000 fec8 	bl	8004b44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003db4:	4b38      	ldr	r3, [pc, #224]	; (8003e98 <xTaskResumeAll+0x114>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	4a37      	ldr	r2, [pc, #220]	; (8003e98 <xTaskResumeAll+0x114>)
 8003dbc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dbe:	4b36      	ldr	r3, [pc, #216]	; (8003e98 <xTaskResumeAll+0x114>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d161      	bne.n	8003e8a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003dc6:	4b35      	ldr	r3, [pc, #212]	; (8003e9c <xTaskResumeAll+0x118>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d05d      	beq.n	8003e8a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dce:	e02e      	b.n	8003e2e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dd0:	4b33      	ldr	r3, [pc, #204]	; (8003ea0 <xTaskResumeAll+0x11c>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3318      	adds	r3, #24
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff fcd8 	bl	8003792 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3304      	adds	r3, #4
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff fcd3 	bl	8003792 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df0:	2201      	movs	r2, #1
 8003df2:	409a      	lsls	r2, r3
 8003df4:	4b2b      	ldr	r3, [pc, #172]	; (8003ea4 <xTaskResumeAll+0x120>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	4a2a      	ldr	r2, [pc, #168]	; (8003ea4 <xTaskResumeAll+0x120>)
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e02:	4613      	mov	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	4a27      	ldr	r2, [pc, #156]	; (8003ea8 <xTaskResumeAll+0x124>)
 8003e0c:	441a      	add	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	3304      	adds	r3, #4
 8003e12:	4619      	mov	r1, r3
 8003e14:	4610      	mov	r0, r2
 8003e16:	f7ff fc5f 	bl	80036d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1e:	4b23      	ldr	r3, [pc, #140]	; (8003eac <xTaskResumeAll+0x128>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d302      	bcc.n	8003e2e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003e28:	4b21      	ldr	r3, [pc, #132]	; (8003eb0 <xTaskResumeAll+0x12c>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e2e:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <xTaskResumeAll+0x11c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1cc      	bne.n	8003dd0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e3c:	f000 fb92 	bl	8004564 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e40:	4b1c      	ldr	r3, [pc, #112]	; (8003eb4 <xTaskResumeAll+0x130>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d010      	beq.n	8003e6e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e4c:	f000 f8c6 	bl	8003fdc <xTaskIncrementTick>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003e56:	4b16      	ldr	r3, [pc, #88]	; (8003eb0 <xTaskResumeAll+0x12c>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f1      	bne.n	8003e4c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003e68:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <xTaskResumeAll+0x130>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e6e:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <xTaskResumeAll+0x12c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e76:	2301      	movs	r3, #1
 8003e78:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e7a:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <xTaskResumeAll+0x134>)
 8003e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e8a:	f000 fe8b 	bl	8004ba4 <vPortExitCritical>

	return xAlreadyYielded;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3710      	adds	r7, #16
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000568 	.word	0x20000568
 8003e9c:	20000540 	.word	0x20000540
 8003ea0:	20000500 	.word	0x20000500
 8003ea4:	20000548 	.word	0x20000548
 8003ea8:	20000444 	.word	0x20000444
 8003eac:	20000440 	.word	0x20000440
 8003eb0:	20000554 	.word	0x20000554
 8003eb4:	20000550 	.word	0x20000550
 8003eb8:	e000ed04 	.word	0xe000ed04

08003ebc <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	2307      	movs	r3, #7
 8003ece:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8003ed0:	f7ff ff4a 	bl	8003d68 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8003ed4:	4b3b      	ldr	r3, [pc, #236]	; (8003fc4 <uxTaskGetSystemState+0x108>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68ba      	ldr	r2, [r7, #8]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d36a      	bcc.n	8003fb4 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	4413      	add	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	461a      	mov	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1898      	adds	r0, r3, r2
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4a32      	ldr	r2, [pc, #200]	; (8003fc8 <uxTaskGetSystemState+0x10c>)
 8003f00:	4413      	add	r3, r2
 8003f02:	2201      	movs	r2, #1
 8003f04:	4619      	mov	r1, r3
 8003f06:	f000 fa8b 	bl	8004420 <prvListTasksWithinSingleList>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	4413      	add	r3, r2
 8003f10:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e2      	bne.n	8003ede <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	00db      	lsls	r3, r3, #3
 8003f1e:	4413      	add	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	461a      	mov	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4413      	add	r3, r2
 8003f28:	4a28      	ldr	r2, [pc, #160]	; (8003fcc <uxTaskGetSystemState+0x110>)
 8003f2a:	6811      	ldr	r1, [r2, #0]
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 fa76 	bl	8004420 <prvListTasksWithinSingleList>
 8003f34:	4602      	mov	r2, r0
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	4413      	add	r3, r2
 8003f3a:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	00db      	lsls	r3, r3, #3
 8003f42:	4413      	add	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	461a      	mov	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	4a20      	ldr	r2, [pc, #128]	; (8003fd0 <uxTaskGetSystemState+0x114>)
 8003f4e:	6811      	ldr	r1, [r2, #0]
 8003f50:	2202      	movs	r2, #2
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fa64 	bl	8004420 <prvListTasksWithinSingleList>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	4613      	mov	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4413      	add	r3, r2
 8003f70:	2204      	movs	r2, #4
 8003f72:	4918      	ldr	r1, [pc, #96]	; (8003fd4 <uxTaskGetSystemState+0x118>)
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fa53 	bl	8004420 <prvListTasksWithinSingleList>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	4413      	add	r3, r2
 8003f80:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	4613      	mov	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	4413      	add	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	4413      	add	r3, r2
 8003f92:	2203      	movs	r2, #3
 8003f94:	4910      	ldr	r1, [pc, #64]	; (8003fd8 <uxTaskGetSystemState+0x11c>)
 8003f96:	4618      	mov	r0, r3
 8003f98:	f000 fa42 	bl	8004420 <prvListTasksWithinSingleList>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d004      	beq.n	8003fb4 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8003faa:	f7fc faf2 	bl	8000592 <getRunTimeCounterValue>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8003fb4:	f7ff fee6 	bl	8003d84 <xTaskResumeAll>

		return uxTask;
 8003fb8:	697b      	ldr	r3, [r7, #20]
	}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000540 	.word	0x20000540
 8003fc8:	20000444 	.word	0x20000444
 8003fcc:	200004f8 	.word	0x200004f8
 8003fd0:	200004fc 	.word	0x200004fc
 8003fd4:	20000514 	.word	0x20000514
 8003fd8:	2000052c 	.word	0x2000052c

08003fdc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b086      	sub	sp, #24
 8003fe0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fe6:	4b4e      	ldr	r3, [pc, #312]	; (8004120 <xTaskIncrementTick+0x144>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f040 808e 	bne.w	800410c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ff0:	4b4c      	ldr	r3, [pc, #304]	; (8004124 <xTaskIncrementTick+0x148>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ff8:	4a4a      	ldr	r2, [pc, #296]	; (8004124 <xTaskIncrementTick+0x148>)
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d120      	bne.n	8004046 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004004:	4b48      	ldr	r3, [pc, #288]	; (8004128 <xTaskIncrementTick+0x14c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00a      	beq.n	8004024 <xTaskIncrementTick+0x48>
	__asm volatile
 800400e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004012:	f383 8811 	msr	BASEPRI, r3
 8004016:	f3bf 8f6f 	isb	sy
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	603b      	str	r3, [r7, #0]
}
 8004020:	bf00      	nop
 8004022:	e7fe      	b.n	8004022 <xTaskIncrementTick+0x46>
 8004024:	4b40      	ldr	r3, [pc, #256]	; (8004128 <xTaskIncrementTick+0x14c>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	60fb      	str	r3, [r7, #12]
 800402a:	4b40      	ldr	r3, [pc, #256]	; (800412c <xTaskIncrementTick+0x150>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a3e      	ldr	r2, [pc, #248]	; (8004128 <xTaskIncrementTick+0x14c>)
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4a3e      	ldr	r2, [pc, #248]	; (800412c <xTaskIncrementTick+0x150>)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b3d      	ldr	r3, [pc, #244]	; (8004130 <xTaskIncrementTick+0x154>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	3301      	adds	r3, #1
 800403e:	4a3c      	ldr	r2, [pc, #240]	; (8004130 <xTaskIncrementTick+0x154>)
 8004040:	6013      	str	r3, [r2, #0]
 8004042:	f000 fa8f 	bl	8004564 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004046:	4b3b      	ldr	r3, [pc, #236]	; (8004134 <xTaskIncrementTick+0x158>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	429a      	cmp	r2, r3
 800404e:	d348      	bcc.n	80040e2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004050:	4b35      	ldr	r3, [pc, #212]	; (8004128 <xTaskIncrementTick+0x14c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d104      	bne.n	8004064 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800405a:	4b36      	ldr	r3, [pc, #216]	; (8004134 <xTaskIncrementTick+0x158>)
 800405c:	f04f 32ff 	mov.w	r2, #4294967295
 8004060:	601a      	str	r2, [r3, #0]
					break;
 8004062:	e03e      	b.n	80040e2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004064:	4b30      	ldr	r3, [pc, #192]	; (8004128 <xTaskIncrementTick+0x14c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	429a      	cmp	r2, r3
 800407a:	d203      	bcs.n	8004084 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800407c:	4a2d      	ldr	r2, [pc, #180]	; (8004134 <xTaskIncrementTick+0x158>)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004082:	e02e      	b.n	80040e2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	3304      	adds	r3, #4
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff fb82 	bl	8003792 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004092:	2b00      	cmp	r3, #0
 8004094:	d004      	beq.n	80040a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	3318      	adds	r3, #24
 800409a:	4618      	mov	r0, r3
 800409c:	f7ff fb79 	bl	8003792 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a4:	2201      	movs	r2, #1
 80040a6:	409a      	lsls	r2, r3
 80040a8:	4b23      	ldr	r3, [pc, #140]	; (8004138 <xTaskIncrementTick+0x15c>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	4a22      	ldr	r2, [pc, #136]	; (8004138 <xTaskIncrementTick+0x15c>)
 80040b0:	6013      	str	r3, [r2, #0]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4a1f      	ldr	r2, [pc, #124]	; (800413c <xTaskIncrementTick+0x160>)
 80040c0:	441a      	add	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	3304      	adds	r3, #4
 80040c6:	4619      	mov	r1, r3
 80040c8:	4610      	mov	r0, r2
 80040ca:	f7ff fb05 	bl	80036d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d2:	4b1b      	ldr	r3, [pc, #108]	; (8004140 <xTaskIncrementTick+0x164>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	429a      	cmp	r2, r3
 80040da:	d3b9      	bcc.n	8004050 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80040dc:	2301      	movs	r3, #1
 80040de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040e0:	e7b6      	b.n	8004050 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80040e2:	4b17      	ldr	r3, [pc, #92]	; (8004140 <xTaskIncrementTick+0x164>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e8:	4914      	ldr	r1, [pc, #80]	; (800413c <xTaskIncrementTick+0x160>)
 80040ea:	4613      	mov	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4413      	add	r3, r2
 80040f0:	009b      	lsls	r3, r3, #2
 80040f2:	440b      	add	r3, r1
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d901      	bls.n	80040fe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80040fa:	2301      	movs	r3, #1
 80040fc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80040fe:	4b11      	ldr	r3, [pc, #68]	; (8004144 <xTaskIncrementTick+0x168>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004106:	2301      	movs	r3, #1
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	e004      	b.n	8004116 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800410c:	4b0e      	ldr	r3, [pc, #56]	; (8004148 <xTaskIncrementTick+0x16c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	4a0d      	ldr	r2, [pc, #52]	; (8004148 <xTaskIncrementTick+0x16c>)
 8004114:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004116:	697b      	ldr	r3, [r7, #20]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	20000568 	.word	0x20000568
 8004124:	20000544 	.word	0x20000544
 8004128:	200004f8 	.word	0x200004f8
 800412c:	200004fc 	.word	0x200004fc
 8004130:	20000558 	.word	0x20000558
 8004134:	20000560 	.word	0x20000560
 8004138:	20000548 	.word	0x20000548
 800413c:	20000444 	.word	0x20000444
 8004140:	20000440 	.word	0x20000440
 8004144:	20000554 	.word	0x20000554
 8004148:	20000550 	.word	0x20000550

0800414c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004152:	4b35      	ldr	r3, [pc, #212]	; (8004228 <vTaskSwitchContext+0xdc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800415a:	4b34      	ldr	r3, [pc, #208]	; (800422c <vTaskSwitchContext+0xe0>)
 800415c:	2201      	movs	r2, #1
 800415e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004160:	e05d      	b.n	800421e <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
 8004162:	4b32      	ldr	r3, [pc, #200]	; (800422c <vTaskSwitchContext+0xe0>)
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004168:	f7fc fa13 	bl	8000592 <getRunTimeCounterValue>
 800416c:	4603      	mov	r3, r0
 800416e:	4a30      	ldr	r2, [pc, #192]	; (8004230 <vTaskSwitchContext+0xe4>)
 8004170:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8004172:	4b2f      	ldr	r3, [pc, #188]	; (8004230 <vTaskSwitchContext+0xe4>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	4b2f      	ldr	r3, [pc, #188]	; (8004234 <vTaskSwitchContext+0xe8>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	429a      	cmp	r2, r3
 800417c:	d909      	bls.n	8004192 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800417e:	4b2e      	ldr	r3, [pc, #184]	; (8004238 <vTaskSwitchContext+0xec>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004184:	4a2a      	ldr	r2, [pc, #168]	; (8004230 <vTaskSwitchContext+0xe4>)
 8004186:	6810      	ldr	r0, [r2, #0]
 8004188:	4a2a      	ldr	r2, [pc, #168]	; (8004234 <vTaskSwitchContext+0xe8>)
 800418a:	6812      	ldr	r2, [r2, #0]
 800418c:	1a82      	subs	r2, r0, r2
 800418e:	440a      	add	r2, r1
 8004190:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8004192:	4b27      	ldr	r3, [pc, #156]	; (8004230 <vTaskSwitchContext+0xe4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a27      	ldr	r2, [pc, #156]	; (8004234 <vTaskSwitchContext+0xe8>)
 8004198:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800419a:	4b28      	ldr	r3, [pc, #160]	; (800423c <vTaskSwitchContext+0xf0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	fab3 f383 	clz	r3, r3
 80041a6:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80041a8:	7afb      	ldrb	r3, [r7, #11]
 80041aa:	f1c3 031f 	rsb	r3, r3, #31
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	4923      	ldr	r1, [pc, #140]	; (8004240 <vTaskSwitchContext+0xf4>)
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10a      	bne.n	80041da <vTaskSwitchContext+0x8e>
	__asm volatile
 80041c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041c8:	f383 8811 	msr	BASEPRI, r3
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f3bf 8f4f 	dsb	sy
 80041d4:	607b      	str	r3, [r7, #4]
}
 80041d6:	bf00      	nop
 80041d8:	e7fe      	b.n	80041d8 <vTaskSwitchContext+0x8c>
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4a16      	ldr	r2, [pc, #88]	; (8004240 <vTaskSwitchContext+0xf4>)
 80041e6:	4413      	add	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	605a      	str	r2, [r3, #4]
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	3308      	adds	r3, #8
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d104      	bne.n	800420a <vTaskSwitchContext+0xbe>
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	605a      	str	r2, [r3, #4]
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	4a09      	ldr	r2, [pc, #36]	; (8004238 <vTaskSwitchContext+0xec>)
 8004212:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004214:	4b08      	ldr	r3, [pc, #32]	; (8004238 <vTaskSwitchContext+0xec>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	3358      	adds	r3, #88	; 0x58
 800421a:	4a0a      	ldr	r2, [pc, #40]	; (8004244 <vTaskSwitchContext+0xf8>)
 800421c:	6013      	str	r3, [r2, #0]
}
 800421e:	bf00      	nop
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000568 	.word	0x20000568
 800422c:	20000554 	.word	0x20000554
 8004230:	20000570 	.word	0x20000570
 8004234:	2000056c 	.word	0x2000056c
 8004238:	20000440 	.word	0x20000440
 800423c:	20000548 	.word	0x20000548
 8004240:	20000444 	.word	0x20000444
 8004244:	20000010 	.word	0x20000010

08004248 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004250:	f000 f852 	bl	80042f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004254:	4b06      	ldr	r3, [pc, #24]	; (8004270 <prvIdleTask+0x28>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b01      	cmp	r3, #1
 800425a:	d9f9      	bls.n	8004250 <prvIdleTask+0x8>
			{
				taskYIELD();
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <prvIdleTask+0x2c>)
 800425e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800426c:	e7f0      	b.n	8004250 <prvIdleTask+0x8>
 800426e:	bf00      	nop
 8004270:	20000444 	.word	0x20000444
 8004274:	e000ed04 	.word	0xe000ed04

08004278 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800427e:	2300      	movs	r3, #0
 8004280:	607b      	str	r3, [r7, #4]
 8004282:	e00c      	b.n	800429e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	4613      	mov	r3, r2
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	4413      	add	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4a12      	ldr	r2, [pc, #72]	; (80042d8 <prvInitialiseTaskLists+0x60>)
 8004290:	4413      	add	r3, r2
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff f9f3 	bl	800367e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3301      	adds	r3, #1
 800429c:	607b      	str	r3, [r7, #4]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b06      	cmp	r3, #6
 80042a2:	d9ef      	bls.n	8004284 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042a4:	480d      	ldr	r0, [pc, #52]	; (80042dc <prvInitialiseTaskLists+0x64>)
 80042a6:	f7ff f9ea 	bl	800367e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042aa:	480d      	ldr	r0, [pc, #52]	; (80042e0 <prvInitialiseTaskLists+0x68>)
 80042ac:	f7ff f9e7 	bl	800367e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042b0:	480c      	ldr	r0, [pc, #48]	; (80042e4 <prvInitialiseTaskLists+0x6c>)
 80042b2:	f7ff f9e4 	bl	800367e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042b6:	480c      	ldr	r0, [pc, #48]	; (80042e8 <prvInitialiseTaskLists+0x70>)
 80042b8:	f7ff f9e1 	bl	800367e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042bc:	480b      	ldr	r0, [pc, #44]	; (80042ec <prvInitialiseTaskLists+0x74>)
 80042be:	f7ff f9de 	bl	800367e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042c2:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <prvInitialiseTaskLists+0x78>)
 80042c4:	4a05      	ldr	r2, [pc, #20]	; (80042dc <prvInitialiseTaskLists+0x64>)
 80042c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <prvInitialiseTaskLists+0x7c>)
 80042ca:	4a05      	ldr	r2, [pc, #20]	; (80042e0 <prvInitialiseTaskLists+0x68>)
 80042cc:	601a      	str	r2, [r3, #0]
}
 80042ce:	bf00      	nop
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	20000444 	.word	0x20000444
 80042dc:	200004d0 	.word	0x200004d0
 80042e0:	200004e4 	.word	0x200004e4
 80042e4:	20000500 	.word	0x20000500
 80042e8:	20000514 	.word	0x20000514
 80042ec:	2000052c 	.word	0x2000052c
 80042f0:	200004f8 	.word	0x200004f8
 80042f4:	200004fc 	.word	0x200004fc

080042f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80042fe:	e019      	b.n	8004334 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004300:	f000 fc20 	bl	8004b44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004304:	4b10      	ldr	r3, [pc, #64]	; (8004348 <prvCheckTasksWaitingTermination+0x50>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff fa3e 	bl	8003792 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004316:	4b0d      	ldr	r3, [pc, #52]	; (800434c <prvCheckTasksWaitingTermination+0x54>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3b01      	subs	r3, #1
 800431c:	4a0b      	ldr	r2, [pc, #44]	; (800434c <prvCheckTasksWaitingTermination+0x54>)
 800431e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004320:	4b0b      	ldr	r3, [pc, #44]	; (8004350 <prvCheckTasksWaitingTermination+0x58>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3b01      	subs	r3, #1
 8004326:	4a0a      	ldr	r2, [pc, #40]	; (8004350 <prvCheckTasksWaitingTermination+0x58>)
 8004328:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800432a:	f000 fc3b 	bl	8004ba4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 f8e4 	bl	80044fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004334:	4b06      	ldr	r3, [pc, #24]	; (8004350 <prvCheckTasksWaitingTermination+0x58>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1e1      	bne.n	8004300 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800433c:	bf00      	nop
 800433e:	bf00      	nop
 8004340:	3708      	adds	r7, #8
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000514 	.word	0x20000514
 800434c:	20000540 	.word	0x20000540
 8004350:	20000528 	.word	0x20000528

08004354 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d102      	bne.n	800436e <vTaskGetInfo+0x1a>
 8004368:	4b2c      	ldr	r3, [pc, #176]	; (800441c <vTaskGetInfo+0xc8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	e000      	b.n	8004370 <vTaskGetInfo+0x1c>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	697a      	ldr	r2, [r7, #20]
 8004376:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 80043aa:	78fb      	ldrb	r3, [r7, #3]
 80043ac:	2b05      	cmp	r3, #5
 80043ae:	d01a      	beq.n	80043e6 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 80043b0:	4b1a      	ldr	r3, [pc, #104]	; (800441c <vTaskGetInfo+0xc8>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d103      	bne.n	80043c2 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2200      	movs	r2, #0
 80043be:	731a      	strb	r2, [r3, #12]
 80043c0:	e018      	b.n	80043f4 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	78fa      	ldrb	r2, [r7, #3]
 80043c6:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	2b03      	cmp	r3, #3
 80043cc:	d112      	bne.n	80043f4 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 80043ce:	f7ff fccb 	bl	8003d68 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d002      	beq.n	80043e0 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2202      	movs	r2, #2
 80043de:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 80043e0:	f7ff fcd0 	bl	8003d84 <xTaskResumeAll>
 80043e4:	e006      	b.n	80043f4 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 80043e6:	6978      	ldr	r0, [r7, #20]
 80043e8:	f7ff fbec 	bl	8003bc4 <eTaskGetState>
 80043ec:	4603      	mov	r3, r0
 80043ee:	461a      	mov	r2, r3
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d009      	beq.n	800440e <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 f860 	bl	80044c4 <prvTaskCheckFreeStackSpace>
 8004404:	4603      	mov	r3, r0
 8004406:	461a      	mov	r2, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800440c:	e002      	b.n	8004414 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	2200      	movs	r2, #0
 8004412:	841a      	strh	r2, [r3, #32]
	}
 8004414:	bf00      	nop
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	20000440 	.word	0x20000440

08004420 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8004420:	b580      	push	{r7, lr}
 8004422:	b08a      	sub	sp, #40	; 0x28
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	4613      	mov	r3, r2
 800442c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800442e:	2300      	movs	r3, #0
 8004430:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d03f      	beq.n	80044ba <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	623b      	str	r3, [r7, #32]
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	6a3b      	ldr	r3, [r7, #32]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	6a3b      	ldr	r3, [r7, #32]
 800444e:	3308      	adds	r3, #8
 8004450:	429a      	cmp	r2, r3
 8004452:	d104      	bne.n	800445e <prvListTasksWithinSingleList+0x3e>
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	6a3b      	ldr	r3, [r7, #32]
 800445c:	605a      	str	r2, [r3, #4]
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	61bb      	str	r3, [r7, #24]
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	605a      	str	r2, [r3, #4]
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	685a      	ldr	r2, [r3, #4]
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	3308      	adds	r3, #8
 800447c:	429a      	cmp	r2, r3
 800447e:	d104      	bne.n	800448a <prvListTasksWithinSingleList+0x6a>
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8004492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	461a      	mov	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	1899      	adds	r1, r3, r2
 80044a2:	79fb      	ldrb	r3, [r7, #7]
 80044a4:	2201      	movs	r2, #1
 80044a6:	6978      	ldr	r0, [r7, #20]
 80044a8:	f7ff ff54 	bl	8004354 <vTaskGetInfo>
				uxTask++;
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	3301      	adds	r3, #1
 80044b0:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d1d5      	bne.n	8004466 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 80044ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80044bc:	4618      	mov	r0, r3
 80044be:	3728      	adds	r7, #40	; 0x28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80044cc:	2300      	movs	r3, #0
 80044ce:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80044d0:	e005      	b.n	80044de <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3301      	adds	r3, #1
 80044d6:	607b      	str	r3, [r7, #4]
			ulCount++;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	3301      	adds	r3, #1
 80044dc:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2ba5      	cmp	r3, #165	; 0xa5
 80044e4:	d0f5      	beq.n	80044d2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	089b      	lsrs	r3, r3, #2
 80044ea:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	b29b      	uxth	r3, r3
	}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3358      	adds	r3, #88	; 0x58
 8004508:	4618      	mov	r0, r3
 800450a:	f001 f851 	bl	80055b0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8004514:	2b00      	cmp	r3, #0
 8004516:	d108      	bne.n	800452a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451c:	4618      	mov	r0, r3
 800451e:	f000 fcbf 	bl	8004ea0 <vPortFree>
				vPortFree( pxTCB );
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fcbc 	bl	8004ea0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004528:	e018      	b.n	800455c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8004530:	2b01      	cmp	r3, #1
 8004532:	d103      	bne.n	800453c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 fcb3 	bl	8004ea0 <vPortFree>
	}
 800453a:	e00f      	b.n	800455c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8004542:	2b02      	cmp	r3, #2
 8004544:	d00a      	beq.n	800455c <prvDeleteTCB+0x60>
	__asm volatile
 8004546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	60fb      	str	r3, [r7, #12]
}
 8004558:	bf00      	nop
 800455a:	e7fe      	b.n	800455a <prvDeleteTCB+0x5e>
	}
 800455c:	bf00      	nop
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800456a:	4b0c      	ldr	r3, [pc, #48]	; (800459c <prvResetNextTaskUnblockTime+0x38>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d104      	bne.n	800457e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004574:	4b0a      	ldr	r3, [pc, #40]	; (80045a0 <prvResetNextTaskUnblockTime+0x3c>)
 8004576:	f04f 32ff 	mov.w	r2, #4294967295
 800457a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800457c:	e008      	b.n	8004590 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800457e:	4b07      	ldr	r3, [pc, #28]	; (800459c <prvResetNextTaskUnblockTime+0x38>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	4a04      	ldr	r2, [pc, #16]	; (80045a0 <prvResetNextTaskUnblockTime+0x3c>)
 800458e:	6013      	str	r3, [r2, #0]
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr
 800459c:	200004f8 	.word	0x200004f8
 80045a0:	20000560 	.word	0x20000560

080045a4 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 80045ae:	6839      	ldr	r1, [r7, #0]
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f001 f8cc 	bl	800574e <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7fb fe0a 	bl	80001d0 <strlen>
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	e007      	b.n	80045d0 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	4413      	add	r3, r2
 80045c6:	2220      	movs	r2, #32
 80045c8:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	3301      	adds	r3, #1
 80045ce:	60fb      	str	r3, [r7, #12]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b0e      	cmp	r3, #14
 80045d4:	d9f4      	bls.n	80045c0 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4413      	add	r3, r2
 80045dc:	2200      	movs	r2, #0
 80045de:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	4413      	add	r3, r2
	}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 80045f0:	b590      	push	{r4, r7, lr}
 80045f2:	b089      	sub	sp, #36	; 0x24
 80045f4:	af02      	add	r7, sp, #8
 80045f6:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 80045fe:	4b45      	ldr	r3, [pc, #276]	; (8004714 <vTaskList+0x124>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8004604:	4b43      	ldr	r3, [pc, #268]	; (8004714 <vTaskList+0x124>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	4413      	add	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4618      	mov	r0, r3
 8004612:	f000 fb79 	bl	8004d08 <pvPortMalloc>
 8004616:	60b8      	str	r0, [r7, #8]

		if( pxTaskStatusArray != NULL )
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d076      	beq.n	800470c <vTaskList+0x11c>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800461e:	2200      	movs	r2, #0
 8004620:	68f9      	ldr	r1, [r7, #12]
 8004622:	68b8      	ldr	r0, [r7, #8]
 8004624:	f7ff fc4a 	bl	8003ebc <uxTaskGetSystemState>
 8004628:	60f8      	str	r0, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
 800462e:	e066      	b.n	80046fe <vTaskList+0x10e>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4613      	mov	r3, r2
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	461a      	mov	r2, r3
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	4413      	add	r3, r2
 8004640:	7b1b      	ldrb	r3, [r3, #12]
 8004642:	2b04      	cmp	r3, #4
 8004644:	d81b      	bhi.n	800467e <vTaskList+0x8e>
 8004646:	a201      	add	r2, pc, #4	; (adr r2, 800464c <vTaskList+0x5c>)
 8004648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464c:	08004661 	.word	0x08004661
 8004650:	08004667 	.word	0x08004667
 8004654:	0800466d 	.word	0x0800466d
 8004658:	08004673 	.word	0x08004673
 800465c:	08004679 	.word	0x08004679
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8004660:	2358      	movs	r3, #88	; 0x58
 8004662:	74fb      	strb	r3, [r7, #19]
										break;
 8004664:	e00e      	b.n	8004684 <vTaskList+0x94>

					case eReady:		cStatus = tskREADY_CHAR;
 8004666:	2352      	movs	r3, #82	; 0x52
 8004668:	74fb      	strb	r3, [r7, #19]
										break;
 800466a:	e00b      	b.n	8004684 <vTaskList+0x94>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800466c:	2342      	movs	r3, #66	; 0x42
 800466e:	74fb      	strb	r3, [r7, #19]
										break;
 8004670:	e008      	b.n	8004684 <vTaskList+0x94>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8004672:	2353      	movs	r3, #83	; 0x53
 8004674:	74fb      	strb	r3, [r7, #19]
										break;
 8004676:	e005      	b.n	8004684 <vTaskList+0x94>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8004678:	2344      	movs	r3, #68	; 0x44
 800467a:	74fb      	strb	r3, [r7, #19]
										break;
 800467c:	e002      	b.n	8004684 <vTaskList+0x94>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
 800467e:	2300      	movs	r3, #0
 8004680:	74fb      	strb	r3, [r7, #19]
										break;
 8004682:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	461a      	mov	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4413      	add	r3, r2
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4619      	mov	r1, r3
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff ff83 	bl	80045a4 <prvWriteNameToBuffer>
 800469e:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 80046a0:	7cf9      	ldrb	r1, [r7, #19]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4613      	mov	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	461a      	mov	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	4413      	add	r3, r2
 80046b2:	6918      	ldr	r0, [r3, #16]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4613      	mov	r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	461a      	mov	r2, r3
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	4413      	add	r3, r2
 80046c4:	8c1b      	ldrh	r3, [r3, #32]
 80046c6:	461c      	mov	r4, r3
 80046c8:	697a      	ldr	r2, [r7, #20]
 80046ca:	4613      	mov	r3, r2
 80046cc:	00db      	lsls	r3, r3, #3
 80046ce:	4413      	add	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	461a      	mov	r2, r3
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	4413      	add	r3, r2
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	9301      	str	r3, [sp, #4]
 80046dc:	9400      	str	r4, [sp, #0]
 80046de:	4603      	mov	r3, r0
 80046e0:	460a      	mov	r2, r1
 80046e2:	490d      	ldr	r1, [pc, #52]	; (8004718 <vTaskList+0x128>)
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 ffcf 	bl	8005688 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fb fd70 	bl	80001d0 <strlen>
 80046f0:	4602      	mov	r2, r0
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4413      	add	r3, r2
 80046f6:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	3301      	adds	r3, #1
 80046fc:	617b      	str	r3, [r7, #20]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	429a      	cmp	r2, r3
 8004704:	d394      	bcc.n	8004630 <vTaskList+0x40>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8004706:	68b8      	ldr	r0, [r7, #8]
 8004708:	f000 fbca 	bl	8004ea0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800470c:	bf00      	nop
 800470e:	371c      	adds	r7, #28
 8004710:	46bd      	mov	sp, r7
 8004712:	bd90      	pop	{r4, r7, pc}
 8004714:	20000540 	.word	0x20000540
 8004718:	08006798 	.word	0x08006798

0800471c <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800471c:	b580      	push	{r7, lr}
 800471e:	b088      	sub	sp, #32
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800472a:	4b3a      	ldr	r3, [pc, #232]	; (8004814 <vTaskGetRunTimeStats+0xf8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	61bb      	str	r3, [r7, #24]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
 8004730:	4b38      	ldr	r3, [pc, #224]	; (8004814 <vTaskGetRunTimeStats+0xf8>)
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	4613      	mov	r3, r2
 8004736:	00db      	lsls	r3, r3, #3
 8004738:	4413      	add	r3, r2
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4618      	mov	r0, r3
 800473e:	f000 fae3 	bl	8004d08 <pvPortMalloc>
 8004742:	6178      	str	r0, [r7, #20]

		if( pxTaskStatusArray != NULL )
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d05f      	beq.n	800480a <vTaskGetRunTimeStats+0xee>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800474a:	f107 030c 	add.w	r3, r7, #12
 800474e:	461a      	mov	r2, r3
 8004750:	69b9      	ldr	r1, [r7, #24]
 8004752:	6978      	ldr	r0, [r7, #20]
 8004754:	f7ff fbb2 	bl	8003ebc <uxTaskGetSystemState>
 8004758:	61b8      	str	r0, [r7, #24]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	4a2e      	ldr	r2, [pc, #184]	; (8004818 <vTaskGetRunTimeStats+0xfc>)
 800475e:	fba2 2303 	umull	r2, r3, r2, r3
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d04b      	beq.n	8004804 <vTaskGetRunTimeStats+0xe8>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800476c:	2300      	movs	r3, #0
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	e044      	b.n	80047fc <vTaskGetRunTimeStats+0xe0>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8004772:	69fa      	ldr	r2, [r7, #28]
 8004774:	4613      	mov	r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	461a      	mov	r2, r3
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	4413      	add	r3, r2
 8004782:	699a      	ldr	r2, [r3, #24]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	fbb2 f3f3 	udiv	r3, r2, r3
 800478a:	613b      	str	r3, [r7, #16]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	4613      	mov	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	4413      	add	r3, r2
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	461a      	mov	r2, r3
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	4413      	add	r3, r2
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	4619      	mov	r1, r3
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7ff feff 	bl	80045a4 <prvWriteNameToBuffer>
 80047a6:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00e      	beq.n	80047cc <vTaskGetRunTimeStats+0xb0>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 80047ae:	69fa      	ldr	r2, [r7, #28]
 80047b0:	4613      	mov	r3, r2
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	4413      	add	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	461a      	mov	r2, r3
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	4413      	add	r3, r2
 80047be:	699a      	ldr	r2, [r3, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4916      	ldr	r1, [pc, #88]	; (800481c <vTaskGetRunTimeStats+0x100>)
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 ff5f 	bl	8005688 <siprintf>
 80047ca:	e00d      	b.n	80047e8 <vTaskGetRunTimeStats+0xcc>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	4613      	mov	r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	4413      	add	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	461a      	mov	r2, r3
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	4413      	add	r3, r2
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	461a      	mov	r2, r3
 80047e0:	490f      	ldr	r1, [pc, #60]	; (8004820 <vTaskGetRunTimeStats+0x104>)
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 ff50 	bl	8005688 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7fb fcf1 	bl	80001d0 <strlen>
 80047ee:	4602      	mov	r2, r0
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4413      	add	r3, r2
 80047f4:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	3301      	adds	r3, #1
 80047fa:	61fb      	str	r3, [r7, #28]
 80047fc:	69fa      	ldr	r2, [r7, #28]
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	429a      	cmp	r2, r3
 8004802:	d3b6      	bcc.n	8004772 <vTaskGetRunTimeStats+0x56>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8004804:	6978      	ldr	r0, [r7, #20]
 8004806:	f000 fb4b 	bl	8004ea0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800480a:	bf00      	nop
 800480c:	3720      	adds	r7, #32
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	20000540 	.word	0x20000540
 8004818:	51eb851f 	.word	0x51eb851f
 800481c:	080067a8 	.word	0x080067a8
 8004820:	080067b4 	.word	0x080067b4

08004824 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800482e:	4b29      	ldr	r3, [pc, #164]	; (80048d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004834:	4b28      	ldr	r3, [pc, #160]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	3304      	adds	r3, #4
 800483a:	4618      	mov	r0, r3
 800483c:	f7fe ffa9 	bl	8003792 <uxListRemove>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10b      	bne.n	800485e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004846:	4b24      	ldr	r3, [pc, #144]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	2201      	movs	r2, #1
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43da      	mvns	r2, r3
 8004854:	4b21      	ldr	r3, [pc, #132]	; (80048dc <prvAddCurrentTaskToDelayedList+0xb8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4013      	ands	r3, r2
 800485a:	4a20      	ldr	r2, [pc, #128]	; (80048dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800485c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d10a      	bne.n	800487c <prvAddCurrentTaskToDelayedList+0x58>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d007      	beq.n	800487c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800486c:	4b1a      	ldr	r3, [pc, #104]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3304      	adds	r3, #4
 8004872:	4619      	mov	r1, r3
 8004874:	481a      	ldr	r0, [pc, #104]	; (80048e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004876:	f7fe ff2f 	bl	80036d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800487a:	e026      	b.n	80048ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4413      	add	r3, r2
 8004882:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004884:	4b14      	ldr	r3, [pc, #80]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	429a      	cmp	r2, r3
 8004892:	d209      	bcs.n	80048a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004894:	4b13      	ldr	r3, [pc, #76]	; (80048e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	3304      	adds	r3, #4
 800489e:	4619      	mov	r1, r3
 80048a0:	4610      	mov	r0, r2
 80048a2:	f7fe ff3d 	bl	8003720 <vListInsert>
}
 80048a6:	e010      	b.n	80048ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048a8:	4b0f      	ldr	r3, [pc, #60]	; (80048e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	4b0a      	ldr	r3, [pc, #40]	; (80048d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3304      	adds	r3, #4
 80048b2:	4619      	mov	r1, r3
 80048b4:	4610      	mov	r0, r2
 80048b6:	f7fe ff33 	bl	8003720 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80048ba:	4b0c      	ldr	r3, [pc, #48]	; (80048ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d202      	bcs.n	80048ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048c4:	4a09      	ldr	r2, [pc, #36]	; (80048ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	6013      	str	r3, [r2, #0]
}
 80048ca:	bf00      	nop
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000544 	.word	0x20000544
 80048d8:	20000440 	.word	0x20000440
 80048dc:	20000548 	.word	0x20000548
 80048e0:	2000052c 	.word	0x2000052c
 80048e4:	200004fc 	.word	0x200004fc
 80048e8:	200004f8 	.word	0x200004f8
 80048ec:	20000560 	.word	0x20000560

080048f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	3b04      	subs	r3, #4
 8004900:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004908:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	3b04      	subs	r3, #4
 800490e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f023 0201 	bic.w	r2, r3, #1
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3b04      	subs	r3, #4
 800491e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004920:	4a0c      	ldr	r2, [pc, #48]	; (8004954 <pxPortInitialiseStack+0x64>)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	3b14      	subs	r3, #20
 800492a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	3b04      	subs	r3, #4
 8004936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f06f 0202 	mvn.w	r2, #2
 800493e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	3b20      	subs	r3, #32
 8004944:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004946:	68fb      	ldr	r3, [r7, #12]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3714      	adds	r7, #20
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	08004959 	.word	0x08004959

08004958 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800495e:	2300      	movs	r3, #0
 8004960:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004962:	4b12      	ldr	r3, [pc, #72]	; (80049ac <prvTaskExitError+0x54>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496a:	d00a      	beq.n	8004982 <prvTaskExitError+0x2a>
	__asm volatile
 800496c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004970:	f383 8811 	msr	BASEPRI, r3
 8004974:	f3bf 8f6f 	isb	sy
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	60fb      	str	r3, [r7, #12]
}
 800497e:	bf00      	nop
 8004980:	e7fe      	b.n	8004980 <prvTaskExitError+0x28>
	__asm volatile
 8004982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004986:	f383 8811 	msr	BASEPRI, r3
 800498a:	f3bf 8f6f 	isb	sy
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	60bb      	str	r3, [r7, #8]
}
 8004994:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004996:	bf00      	nop
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0fc      	beq.n	8004998 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800499e:	bf00      	nop
 80049a0:	bf00      	nop
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	2000000c 	.word	0x2000000c

080049b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <pxCurrentTCBConst2>)
 80049b2:	6819      	ldr	r1, [r3, #0]
 80049b4:	6808      	ldr	r0, [r1, #0]
 80049b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ba:	f380 8809 	msr	PSP, r0
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f04f 0000 	mov.w	r0, #0
 80049c6:	f380 8811 	msr	BASEPRI, r0
 80049ca:	4770      	bx	lr
 80049cc:	f3af 8000 	nop.w

080049d0 <pxCurrentTCBConst2>:
 80049d0:	20000440 	.word	0x20000440
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop

080049d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049d8:	4808      	ldr	r0, [pc, #32]	; (80049fc <prvPortStartFirstTask+0x24>)
 80049da:	6800      	ldr	r0, [r0, #0]
 80049dc:	6800      	ldr	r0, [r0, #0]
 80049de:	f380 8808 	msr	MSP, r0
 80049e2:	f04f 0000 	mov.w	r0, #0
 80049e6:	f380 8814 	msr	CONTROL, r0
 80049ea:	b662      	cpsie	i
 80049ec:	b661      	cpsie	f
 80049ee:	f3bf 8f4f 	dsb	sy
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	df00      	svc	0
 80049f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049fa:	bf00      	nop
 80049fc:	e000ed08 	.word	0xe000ed08

08004a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b086      	sub	sp, #24
 8004a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004a06:	4b46      	ldr	r3, [pc, #280]	; (8004b20 <xPortStartScheduler+0x120>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a46      	ldr	r2, [pc, #280]	; (8004b24 <xPortStartScheduler+0x124>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d10a      	bne.n	8004a26 <xPortStartScheduler+0x26>
	__asm volatile
 8004a10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a14:	f383 8811 	msr	BASEPRI, r3
 8004a18:	f3bf 8f6f 	isb	sy
 8004a1c:	f3bf 8f4f 	dsb	sy
 8004a20:	613b      	str	r3, [r7, #16]
}
 8004a22:	bf00      	nop
 8004a24:	e7fe      	b.n	8004a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004a26:	4b3e      	ldr	r3, [pc, #248]	; (8004b20 <xPortStartScheduler+0x120>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4a3f      	ldr	r2, [pc, #252]	; (8004b28 <xPortStartScheduler+0x128>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d10a      	bne.n	8004a46 <xPortStartScheduler+0x46>
	__asm volatile
 8004a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a34:	f383 8811 	msr	BASEPRI, r3
 8004a38:	f3bf 8f6f 	isb	sy
 8004a3c:	f3bf 8f4f 	dsb	sy
 8004a40:	60fb      	str	r3, [r7, #12]
}
 8004a42:	bf00      	nop
 8004a44:	e7fe      	b.n	8004a44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004a46:	4b39      	ldr	r3, [pc, #228]	; (8004b2c <xPortStartScheduler+0x12c>)
 8004a48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	22ff      	movs	r2, #255	; 0xff
 8004a56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a60:	78fb      	ldrb	r3, [r7, #3]
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a68:	b2da      	uxtb	r2, r3
 8004a6a:	4b31      	ldr	r3, [pc, #196]	; (8004b30 <xPortStartScheduler+0x130>)
 8004a6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a6e:	4b31      	ldr	r3, [pc, #196]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a70:	2207      	movs	r2, #7
 8004a72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a74:	e009      	b.n	8004a8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004a76:	4b2f      	ldr	r3, [pc, #188]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	4a2d      	ldr	r2, [pc, #180]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a92:	2b80      	cmp	r3, #128	; 0x80
 8004a94:	d0ef      	beq.n	8004a76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a96:	4b27      	ldr	r3, [pc, #156]	; (8004b34 <xPortStartScheduler+0x134>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f1c3 0307 	rsb	r3, r3, #7
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d00a      	beq.n	8004ab8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	60bb      	str	r3, [r7, #8]
}
 8004ab4:	bf00      	nop
 8004ab6:	e7fe      	b.n	8004ab6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ab8:	4b1e      	ldr	r3, [pc, #120]	; (8004b34 <xPortStartScheduler+0x134>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	021b      	lsls	r3, r3, #8
 8004abe:	4a1d      	ldr	r2, [pc, #116]	; (8004b34 <xPortStartScheduler+0x134>)
 8004ac0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ac2:	4b1c      	ldr	r3, [pc, #112]	; (8004b34 <xPortStartScheduler+0x134>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004aca:	4a1a      	ldr	r2, [pc, #104]	; (8004b34 <xPortStartScheduler+0x134>)
 8004acc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ad6:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a17      	ldr	r2, [pc, #92]	; (8004b38 <xPortStartScheduler+0x138>)
 8004adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ae0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ae2:	4b15      	ldr	r3, [pc, #84]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a14      	ldr	r2, [pc, #80]	; (8004b38 <xPortStartScheduler+0x138>)
 8004ae8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004aec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004aee:	f000 f8dd 	bl	8004cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004af2:	4b12      	ldr	r3, [pc, #72]	; (8004b3c <xPortStartScheduler+0x13c>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004af8:	f000 f8fc 	bl	8004cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <xPortStartScheduler+0x140>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0f      	ldr	r2, [pc, #60]	; (8004b40 <xPortStartScheduler+0x140>)
 8004b02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004b06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004b08:	f7ff ff66 	bl	80049d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004b0c:	f7ff fb1e 	bl	800414c <vTaskSwitchContext>
	prvTaskExitError();
 8004b10:	f7ff ff22 	bl	8004958 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3718      	adds	r7, #24
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	e000ed00 	.word	0xe000ed00
 8004b24:	410fc271 	.word	0x410fc271
 8004b28:	410fc270 	.word	0x410fc270
 8004b2c:	e000e400 	.word	0xe000e400
 8004b30:	20000574 	.word	0x20000574
 8004b34:	20000578 	.word	0x20000578
 8004b38:	e000ed20 	.word	0xe000ed20
 8004b3c:	2000000c 	.word	0x2000000c
 8004b40:	e000ef34 	.word	0xe000ef34

08004b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
	__asm volatile
 8004b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4e:	f383 8811 	msr	BASEPRI, r3
 8004b52:	f3bf 8f6f 	isb	sy
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	607b      	str	r3, [r7, #4]
}
 8004b5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b5e:	4b0f      	ldr	r3, [pc, #60]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	4a0d      	ldr	r2, [pc, #52]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b68:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <vPortEnterCritical+0x58>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d10f      	bne.n	8004b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b70:	4b0b      	ldr	r3, [pc, #44]	; (8004ba0 <vPortEnterCritical+0x5c>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <vPortEnterCritical+0x4c>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	603b      	str	r3, [r7, #0]
}
 8004b8c:	bf00      	nop
 8004b8e:	e7fe      	b.n	8004b8e <vPortEnterCritical+0x4a>
	}
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	2000000c 	.word	0x2000000c
 8004ba0:	e000ed04 	.word	0xe000ed04

08004ba4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004baa:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10a      	bne.n	8004bc8 <vPortExitCritical+0x24>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	607b      	str	r3, [r7, #4]
}
 8004bc4:	bf00      	nop
 8004bc6:	e7fe      	b.n	8004bc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004bc8:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	4a09      	ldr	r2, [pc, #36]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004bd2:	4b08      	ldr	r3, [pc, #32]	; (8004bf4 <vPortExitCritical+0x50>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <vPortExitCritical+0x42>
 8004bda:	2300      	movs	r3, #0
 8004bdc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004be4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr
 8004bf2:	bf00      	nop
 8004bf4:	2000000c 	.word	0x2000000c
	...

08004c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004c00:	f3ef 8009 	mrs	r0, PSP
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	4b15      	ldr	r3, [pc, #84]	; (8004c60 <pxCurrentTCBConst>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	f01e 0f10 	tst.w	lr, #16
 8004c10:	bf08      	it	eq
 8004c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c1a:	6010      	str	r0, [r2, #0]
 8004c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004c20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004c24:	f380 8811 	msr	BASEPRI, r0
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f7ff fa8c 	bl	800414c <vTaskSwitchContext>
 8004c34:	f04f 0000 	mov.w	r0, #0
 8004c38:	f380 8811 	msr	BASEPRI, r0
 8004c3c:	bc09      	pop	{r0, r3}
 8004c3e:	6819      	ldr	r1, [r3, #0]
 8004c40:	6808      	ldr	r0, [r1, #0]
 8004c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c46:	f01e 0f10 	tst.w	lr, #16
 8004c4a:	bf08      	it	eq
 8004c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c50:	f380 8809 	msr	PSP, r0
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	f3af 8000 	nop.w

08004c60 <pxCurrentTCBConst>:
 8004c60:	20000440 	.word	0x20000440
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop

08004c68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	607b      	str	r3, [r7, #4]
}
 8004c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c82:	f7ff f9ab 	bl	8003fdc <xTaskIncrementTick>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c8c:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <SysTick_Handler+0x40>)
 8004c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	2300      	movs	r3, #0
 8004c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	f383 8811 	msr	BASEPRI, r3
}
 8004c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ca0:	bf00      	nop
 8004ca2:	3708      	adds	r7, #8
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <vPortSetupTimerInterrupt+0x38>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <vPortSetupTimerInterrupt+0x3c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a0a      	ldr	r2, [pc, #40]	; (8004cec <vPortSetupTimerInterrupt+0x40>)
 8004cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <vPortSetupTimerInterrupt+0x44>)
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cce:	4b04      	ldr	r3, [pc, #16]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cd0:	2207      	movs	r2, #7
 8004cd2:	601a      	str	r2, [r3, #0]
}
 8004cd4:	bf00      	nop
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	e000e010 	.word	0xe000e010
 8004ce4:	e000e018 	.word	0xe000e018
 8004ce8:	20000000 	.word	0x20000000
 8004cec:	10624dd3 	.word	0x10624dd3
 8004cf0:	e000e014 	.word	0xe000e014

08004cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004d04 <vPortEnableVFP+0x10>
 8004cf8:	6801      	ldr	r1, [r0, #0]
 8004cfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cfe:	6001      	str	r1, [r0, #0]
 8004d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004d02:	bf00      	nop
 8004d04:	e000ed88 	.word	0xe000ed88

08004d08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	; 0x28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d14:	f7ff f828 	bl	8003d68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d18:	4b5b      	ldr	r3, [pc, #364]	; (8004e88 <pvPortMalloc+0x180>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d20:	f000 f920 	bl	8004f64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d24:	4b59      	ldr	r3, [pc, #356]	; (8004e8c <pvPortMalloc+0x184>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f040 8093 	bne.w	8004e58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d01d      	beq.n	8004d74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004d38:	2208      	movs	r2, #8
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d014      	beq.n	8004d74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f023 0307 	bic.w	r3, r3, #7
 8004d50:	3308      	adds	r3, #8
 8004d52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <pvPortMalloc+0x6c>
	__asm volatile
 8004d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	617b      	str	r3, [r7, #20]
}
 8004d70:	bf00      	nop
 8004d72:	e7fe      	b.n	8004d72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d06e      	beq.n	8004e58 <pvPortMalloc+0x150>
 8004d7a:	4b45      	ldr	r3, [pc, #276]	; (8004e90 <pvPortMalloc+0x188>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d869      	bhi.n	8004e58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d84:	4b43      	ldr	r3, [pc, #268]	; (8004e94 <pvPortMalloc+0x18c>)
 8004d86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d88:	4b42      	ldr	r3, [pc, #264]	; (8004e94 <pvPortMalloc+0x18c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d8e:	e004      	b.n	8004d9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d903      	bls.n	8004dac <pvPortMalloc+0xa4>
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f1      	bne.n	8004d90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004dac:	4b36      	ldr	r3, [pc, #216]	; (8004e88 <pvPortMalloc+0x180>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d050      	beq.n	8004e58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2208      	movs	r2, #8
 8004dbc:	4413      	add	r3, r2
 8004dbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	6a3b      	ldr	r3, [r7, #32]
 8004dc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	1ad2      	subs	r2, r2, r3
 8004dd0:	2308      	movs	r3, #8
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d91f      	bls.n	8004e18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <pvPortMalloc+0xf8>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	613b      	str	r3, [r7, #16]
}
 8004dfc:	bf00      	nop
 8004dfe:	e7fe      	b.n	8004dfe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	1ad2      	subs	r2, r2, r3
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e12:	69b8      	ldr	r0, [r7, #24]
 8004e14:	f000 f908 	bl	8005028 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e18:	4b1d      	ldr	r3, [pc, #116]	; (8004e90 <pvPortMalloc+0x188>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	4a1b      	ldr	r2, [pc, #108]	; (8004e90 <pvPortMalloc+0x188>)
 8004e24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e26:	4b1a      	ldr	r3, [pc, #104]	; (8004e90 <pvPortMalloc+0x188>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	4b1b      	ldr	r3, [pc, #108]	; (8004e98 <pvPortMalloc+0x190>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d203      	bcs.n	8004e3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e32:	4b17      	ldr	r3, [pc, #92]	; (8004e90 <pvPortMalloc+0x188>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a18      	ldr	r2, [pc, #96]	; (8004e98 <pvPortMalloc+0x190>)
 8004e38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	4b13      	ldr	r3, [pc, #76]	; (8004e8c <pvPortMalloc+0x184>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e4e:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <pvPortMalloc+0x194>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3301      	adds	r3, #1
 8004e54:	4a11      	ldr	r2, [pc, #68]	; (8004e9c <pvPortMalloc+0x194>)
 8004e56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e58:	f7fe ff94 	bl	8003d84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	f003 0307 	and.w	r3, r3, #7
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00a      	beq.n	8004e7c <pvPortMalloc+0x174>
	__asm volatile
 8004e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	60fb      	str	r3, [r7, #12]
}
 8004e78:	bf00      	nop
 8004e7a:	e7fe      	b.n	8004e7a <pvPortMalloc+0x172>
	return pvReturn;
 8004e7c:	69fb      	ldr	r3, [r7, #28]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3728      	adds	r7, #40	; 0x28
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	20004184 	.word	0x20004184
 8004e8c:	20004198 	.word	0x20004198
 8004e90:	20004188 	.word	0x20004188
 8004e94:	2000417c 	.word	0x2000417c
 8004e98:	2000418c 	.word	0x2000418c
 8004e9c:	20004190 	.word	0x20004190

08004ea0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d04d      	beq.n	8004f4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004eb2:	2308      	movs	r3, #8
 8004eb4:	425b      	negs	r3, r3
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	4413      	add	r3, r2
 8004eba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	685a      	ldr	r2, [r3, #4]
 8004ec4:	4b24      	ldr	r3, [pc, #144]	; (8004f58 <vPortFree+0xb8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10a      	bne.n	8004ee4 <vPortFree+0x44>
	__asm volatile
 8004ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ed2:	f383 8811 	msr	BASEPRI, r3
 8004ed6:	f3bf 8f6f 	isb	sy
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	60fb      	str	r3, [r7, #12]
}
 8004ee0:	bf00      	nop
 8004ee2:	e7fe      	b.n	8004ee2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00a      	beq.n	8004f02 <vPortFree+0x62>
	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	60bb      	str	r3, [r7, #8]
}
 8004efe:	bf00      	nop
 8004f00:	e7fe      	b.n	8004f00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	685a      	ldr	r2, [r3, #4]
 8004f06:	4b14      	ldr	r3, [pc, #80]	; (8004f58 <vPortFree+0xb8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d01e      	beq.n	8004f4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d11a      	bne.n	8004f4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	4b0e      	ldr	r3, [pc, #56]	; (8004f58 <vPortFree+0xb8>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	43db      	mvns	r3, r3
 8004f22:	401a      	ands	r2, r3
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f28:	f7fe ff1e 	bl	8003d68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	4b0a      	ldr	r3, [pc, #40]	; (8004f5c <vPortFree+0xbc>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4413      	add	r3, r2
 8004f36:	4a09      	ldr	r2, [pc, #36]	; (8004f5c <vPortFree+0xbc>)
 8004f38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f3a:	6938      	ldr	r0, [r7, #16]
 8004f3c:	f000 f874 	bl	8005028 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f40:	4b07      	ldr	r3, [pc, #28]	; (8004f60 <vPortFree+0xc0>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3301      	adds	r3, #1
 8004f46:	4a06      	ldr	r2, [pc, #24]	; (8004f60 <vPortFree+0xc0>)
 8004f48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f4a:	f7fe ff1b 	bl	8003d84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f4e:	bf00      	nop
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20004198 	.word	0x20004198
 8004f5c:	20004188 	.word	0x20004188
 8004f60:	20004194 	.word	0x20004194

08004f64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f70:	4b27      	ldr	r3, [pc, #156]	; (8005010 <prvHeapInit+0xac>)
 8004f72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f003 0307 	and.w	r3, r3, #7
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00c      	beq.n	8004f98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	3307      	adds	r3, #7
 8004f82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 0307 	bic.w	r3, r3, #7
 8004f8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f8c:	68ba      	ldr	r2, [r7, #8]
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	4a1f      	ldr	r2, [pc, #124]	; (8005010 <prvHeapInit+0xac>)
 8004f94:	4413      	add	r3, r2
 8004f96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f9c:	4a1d      	ldr	r2, [pc, #116]	; (8005014 <prvHeapInit+0xb0>)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fa2:	4b1c      	ldr	r3, [pc, #112]	; (8005014 <prvHeapInit+0xb0>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	4413      	add	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 0307 	bic.w	r3, r3, #7
 8004fbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	4a15      	ldr	r2, [pc, #84]	; (8005018 <prvHeapInit+0xb4>)
 8004fc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004fc6:	4b14      	ldr	r3, [pc, #80]	; (8005018 <prvHeapInit+0xb4>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004fce:	4b12      	ldr	r3, [pc, #72]	; (8005018 <prvHeapInit+0xb4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	1ad2      	subs	r2, r2, r3
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004fe4:	4b0c      	ldr	r3, [pc, #48]	; (8005018 <prvHeapInit+0xb4>)
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	4a0a      	ldr	r2, [pc, #40]	; (800501c <prvHeapInit+0xb8>)
 8004ff2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	4a09      	ldr	r2, [pc, #36]	; (8005020 <prvHeapInit+0xbc>)
 8004ffa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004ffc:	4b09      	ldr	r3, [pc, #36]	; (8005024 <prvHeapInit+0xc0>)
 8004ffe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005002:	601a      	str	r2, [r3, #0]
}
 8005004:	bf00      	nop
 8005006:	3714      	adds	r7, #20
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr
 8005010:	2000057c 	.word	0x2000057c
 8005014:	2000417c 	.word	0x2000417c
 8005018:	20004184 	.word	0x20004184
 800501c:	2000418c 	.word	0x2000418c
 8005020:	20004188 	.word	0x20004188
 8005024:	20004198 	.word	0x20004198

08005028 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005030:	4b28      	ldr	r3, [pc, #160]	; (80050d4 <prvInsertBlockIntoFreeList+0xac>)
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	e002      	b.n	800503c <prvInsertBlockIntoFreeList+0x14>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	60fb      	str	r3, [r7, #12]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	429a      	cmp	r2, r3
 8005044:	d8f7      	bhi.n	8005036 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	4413      	add	r3, r2
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	429a      	cmp	r2, r3
 8005056:	d108      	bne.n	800506a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	441a      	add	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	441a      	add	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	429a      	cmp	r2, r3
 800507c:	d118      	bne.n	80050b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	4b15      	ldr	r3, [pc, #84]	; (80050d8 <prvInsertBlockIntoFreeList+0xb0>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d00d      	beq.n	80050a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	441a      	add	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	e008      	b.n	80050b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050a6:	4b0c      	ldr	r3, [pc, #48]	; (80050d8 <prvInsertBlockIntoFreeList+0xb0>)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	601a      	str	r2, [r3, #0]
 80050ae:	e003      	b.n	80050b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d002      	beq.n	80050c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050c6:	bf00      	nop
 80050c8:	3714      	adds	r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	2000417c 	.word	0x2000417c
 80050d8:	20004184 	.word	0x20004184

080050dc <__errno>:
 80050dc:	4b01      	ldr	r3, [pc, #4]	; (80050e4 <__errno+0x8>)
 80050de:	6818      	ldr	r0, [r3, #0]
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000010 	.word	0x20000010

080050e8 <std>:
 80050e8:	2300      	movs	r3, #0
 80050ea:	b510      	push	{r4, lr}
 80050ec:	4604      	mov	r4, r0
 80050ee:	e9c0 3300 	strd	r3, r3, [r0]
 80050f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050f6:	6083      	str	r3, [r0, #8]
 80050f8:	8181      	strh	r1, [r0, #12]
 80050fa:	6643      	str	r3, [r0, #100]	; 0x64
 80050fc:	81c2      	strh	r2, [r0, #14]
 80050fe:	6183      	str	r3, [r0, #24]
 8005100:	4619      	mov	r1, r3
 8005102:	2208      	movs	r2, #8
 8005104:	305c      	adds	r0, #92	; 0x5c
 8005106:	f000 f91a 	bl	800533e <memset>
 800510a:	4b05      	ldr	r3, [pc, #20]	; (8005120 <std+0x38>)
 800510c:	6263      	str	r3, [r4, #36]	; 0x24
 800510e:	4b05      	ldr	r3, [pc, #20]	; (8005124 <std+0x3c>)
 8005110:	62a3      	str	r3, [r4, #40]	; 0x28
 8005112:	4b05      	ldr	r3, [pc, #20]	; (8005128 <std+0x40>)
 8005114:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005116:	4b05      	ldr	r3, [pc, #20]	; (800512c <std+0x44>)
 8005118:	6224      	str	r4, [r4, #32]
 800511a:	6323      	str	r3, [r4, #48]	; 0x30
 800511c:	bd10      	pop	{r4, pc}
 800511e:	bf00      	nop
 8005120:	080056c9 	.word	0x080056c9
 8005124:	080056eb 	.word	0x080056eb
 8005128:	08005723 	.word	0x08005723
 800512c:	08005747 	.word	0x08005747

08005130 <_cleanup_r>:
 8005130:	4901      	ldr	r1, [pc, #4]	; (8005138 <_cleanup_r+0x8>)
 8005132:	f000 b8af 	b.w	8005294 <_fwalk_reent>
 8005136:	bf00      	nop
 8005138:	08005a31 	.word	0x08005a31

0800513c <__sfmoreglue>:
 800513c:	b570      	push	{r4, r5, r6, lr}
 800513e:	2268      	movs	r2, #104	; 0x68
 8005140:	1e4d      	subs	r5, r1, #1
 8005142:	4355      	muls	r5, r2
 8005144:	460e      	mov	r6, r1
 8005146:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800514a:	f000 f921 	bl	8005390 <_malloc_r>
 800514e:	4604      	mov	r4, r0
 8005150:	b140      	cbz	r0, 8005164 <__sfmoreglue+0x28>
 8005152:	2100      	movs	r1, #0
 8005154:	e9c0 1600 	strd	r1, r6, [r0]
 8005158:	300c      	adds	r0, #12
 800515a:	60a0      	str	r0, [r4, #8]
 800515c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005160:	f000 f8ed 	bl	800533e <memset>
 8005164:	4620      	mov	r0, r4
 8005166:	bd70      	pop	{r4, r5, r6, pc}

08005168 <__sfp_lock_acquire>:
 8005168:	4801      	ldr	r0, [pc, #4]	; (8005170 <__sfp_lock_acquire+0x8>)
 800516a:	f000 b8d8 	b.w	800531e <__retarget_lock_acquire_recursive>
 800516e:	bf00      	nop
 8005170:	2000419d 	.word	0x2000419d

08005174 <__sfp_lock_release>:
 8005174:	4801      	ldr	r0, [pc, #4]	; (800517c <__sfp_lock_release+0x8>)
 8005176:	f000 b8d3 	b.w	8005320 <__retarget_lock_release_recursive>
 800517a:	bf00      	nop
 800517c:	2000419d 	.word	0x2000419d

08005180 <__sinit_lock_acquire>:
 8005180:	4801      	ldr	r0, [pc, #4]	; (8005188 <__sinit_lock_acquire+0x8>)
 8005182:	f000 b8cc 	b.w	800531e <__retarget_lock_acquire_recursive>
 8005186:	bf00      	nop
 8005188:	2000419e 	.word	0x2000419e

0800518c <__sinit_lock_release>:
 800518c:	4801      	ldr	r0, [pc, #4]	; (8005194 <__sinit_lock_release+0x8>)
 800518e:	f000 b8c7 	b.w	8005320 <__retarget_lock_release_recursive>
 8005192:	bf00      	nop
 8005194:	2000419e 	.word	0x2000419e

08005198 <__sinit>:
 8005198:	b510      	push	{r4, lr}
 800519a:	4604      	mov	r4, r0
 800519c:	f7ff fff0 	bl	8005180 <__sinit_lock_acquire>
 80051a0:	69a3      	ldr	r3, [r4, #24]
 80051a2:	b11b      	cbz	r3, 80051ac <__sinit+0x14>
 80051a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a8:	f7ff bff0 	b.w	800518c <__sinit_lock_release>
 80051ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80051b0:	6523      	str	r3, [r4, #80]	; 0x50
 80051b2:	4b13      	ldr	r3, [pc, #76]	; (8005200 <__sinit+0x68>)
 80051b4:	4a13      	ldr	r2, [pc, #76]	; (8005204 <__sinit+0x6c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80051ba:	42a3      	cmp	r3, r4
 80051bc:	bf04      	itt	eq
 80051be:	2301      	moveq	r3, #1
 80051c0:	61a3      	streq	r3, [r4, #24]
 80051c2:	4620      	mov	r0, r4
 80051c4:	f000 f820 	bl	8005208 <__sfp>
 80051c8:	6060      	str	r0, [r4, #4]
 80051ca:	4620      	mov	r0, r4
 80051cc:	f000 f81c 	bl	8005208 <__sfp>
 80051d0:	60a0      	str	r0, [r4, #8]
 80051d2:	4620      	mov	r0, r4
 80051d4:	f000 f818 	bl	8005208 <__sfp>
 80051d8:	2200      	movs	r2, #0
 80051da:	60e0      	str	r0, [r4, #12]
 80051dc:	2104      	movs	r1, #4
 80051de:	6860      	ldr	r0, [r4, #4]
 80051e0:	f7ff ff82 	bl	80050e8 <std>
 80051e4:	68a0      	ldr	r0, [r4, #8]
 80051e6:	2201      	movs	r2, #1
 80051e8:	2109      	movs	r1, #9
 80051ea:	f7ff ff7d 	bl	80050e8 <std>
 80051ee:	68e0      	ldr	r0, [r4, #12]
 80051f0:	2202      	movs	r2, #2
 80051f2:	2112      	movs	r1, #18
 80051f4:	f7ff ff78 	bl	80050e8 <std>
 80051f8:	2301      	movs	r3, #1
 80051fa:	61a3      	str	r3, [r4, #24]
 80051fc:	e7d2      	b.n	80051a4 <__sinit+0xc>
 80051fe:	bf00      	nop
 8005200:	08006838 	.word	0x08006838
 8005204:	08005131 	.word	0x08005131

08005208 <__sfp>:
 8005208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800520a:	4607      	mov	r7, r0
 800520c:	f7ff ffac 	bl	8005168 <__sfp_lock_acquire>
 8005210:	4b1e      	ldr	r3, [pc, #120]	; (800528c <__sfp+0x84>)
 8005212:	681e      	ldr	r6, [r3, #0]
 8005214:	69b3      	ldr	r3, [r6, #24]
 8005216:	b913      	cbnz	r3, 800521e <__sfp+0x16>
 8005218:	4630      	mov	r0, r6
 800521a:	f7ff ffbd 	bl	8005198 <__sinit>
 800521e:	3648      	adds	r6, #72	; 0x48
 8005220:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005224:	3b01      	subs	r3, #1
 8005226:	d503      	bpl.n	8005230 <__sfp+0x28>
 8005228:	6833      	ldr	r3, [r6, #0]
 800522a:	b30b      	cbz	r3, 8005270 <__sfp+0x68>
 800522c:	6836      	ldr	r6, [r6, #0]
 800522e:	e7f7      	b.n	8005220 <__sfp+0x18>
 8005230:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005234:	b9d5      	cbnz	r5, 800526c <__sfp+0x64>
 8005236:	4b16      	ldr	r3, [pc, #88]	; (8005290 <__sfp+0x88>)
 8005238:	60e3      	str	r3, [r4, #12]
 800523a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800523e:	6665      	str	r5, [r4, #100]	; 0x64
 8005240:	f000 f86c 	bl	800531c <__retarget_lock_init_recursive>
 8005244:	f7ff ff96 	bl	8005174 <__sfp_lock_release>
 8005248:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800524c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005250:	6025      	str	r5, [r4, #0]
 8005252:	61a5      	str	r5, [r4, #24]
 8005254:	2208      	movs	r2, #8
 8005256:	4629      	mov	r1, r5
 8005258:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800525c:	f000 f86f 	bl	800533e <memset>
 8005260:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005264:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005268:	4620      	mov	r0, r4
 800526a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800526c:	3468      	adds	r4, #104	; 0x68
 800526e:	e7d9      	b.n	8005224 <__sfp+0x1c>
 8005270:	2104      	movs	r1, #4
 8005272:	4638      	mov	r0, r7
 8005274:	f7ff ff62 	bl	800513c <__sfmoreglue>
 8005278:	4604      	mov	r4, r0
 800527a:	6030      	str	r0, [r6, #0]
 800527c:	2800      	cmp	r0, #0
 800527e:	d1d5      	bne.n	800522c <__sfp+0x24>
 8005280:	f7ff ff78 	bl	8005174 <__sfp_lock_release>
 8005284:	230c      	movs	r3, #12
 8005286:	603b      	str	r3, [r7, #0]
 8005288:	e7ee      	b.n	8005268 <__sfp+0x60>
 800528a:	bf00      	nop
 800528c:	08006838 	.word	0x08006838
 8005290:	ffff0001 	.word	0xffff0001

08005294 <_fwalk_reent>:
 8005294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005298:	4606      	mov	r6, r0
 800529a:	4688      	mov	r8, r1
 800529c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80052a0:	2700      	movs	r7, #0
 80052a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052a6:	f1b9 0901 	subs.w	r9, r9, #1
 80052aa:	d505      	bpl.n	80052b8 <_fwalk_reent+0x24>
 80052ac:	6824      	ldr	r4, [r4, #0]
 80052ae:	2c00      	cmp	r4, #0
 80052b0:	d1f7      	bne.n	80052a2 <_fwalk_reent+0xe>
 80052b2:	4638      	mov	r0, r7
 80052b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052b8:	89ab      	ldrh	r3, [r5, #12]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d907      	bls.n	80052ce <_fwalk_reent+0x3a>
 80052be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052c2:	3301      	adds	r3, #1
 80052c4:	d003      	beq.n	80052ce <_fwalk_reent+0x3a>
 80052c6:	4629      	mov	r1, r5
 80052c8:	4630      	mov	r0, r6
 80052ca:	47c0      	blx	r8
 80052cc:	4307      	orrs	r7, r0
 80052ce:	3568      	adds	r5, #104	; 0x68
 80052d0:	e7e9      	b.n	80052a6 <_fwalk_reent+0x12>
	...

080052d4 <__libc_init_array>:
 80052d4:	b570      	push	{r4, r5, r6, lr}
 80052d6:	4d0d      	ldr	r5, [pc, #52]	; (800530c <__libc_init_array+0x38>)
 80052d8:	4c0d      	ldr	r4, [pc, #52]	; (8005310 <__libc_init_array+0x3c>)
 80052da:	1b64      	subs	r4, r4, r5
 80052dc:	10a4      	asrs	r4, r4, #2
 80052de:	2600      	movs	r6, #0
 80052e0:	42a6      	cmp	r6, r4
 80052e2:	d109      	bne.n	80052f8 <__libc_init_array+0x24>
 80052e4:	4d0b      	ldr	r5, [pc, #44]	; (8005314 <__libc_init_array+0x40>)
 80052e6:	4c0c      	ldr	r4, [pc, #48]	; (8005318 <__libc_init_array+0x44>)
 80052e8:	f001 f97e 	bl	80065e8 <_init>
 80052ec:	1b64      	subs	r4, r4, r5
 80052ee:	10a4      	asrs	r4, r4, #2
 80052f0:	2600      	movs	r6, #0
 80052f2:	42a6      	cmp	r6, r4
 80052f4:	d105      	bne.n	8005302 <__libc_init_array+0x2e>
 80052f6:	bd70      	pop	{r4, r5, r6, pc}
 80052f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80052fc:	4798      	blx	r3
 80052fe:	3601      	adds	r6, #1
 8005300:	e7ee      	b.n	80052e0 <__libc_init_array+0xc>
 8005302:	f855 3b04 	ldr.w	r3, [r5], #4
 8005306:	4798      	blx	r3
 8005308:	3601      	adds	r6, #1
 800530a:	e7f2      	b.n	80052f2 <__libc_init_array+0x1e>
 800530c:	08006878 	.word	0x08006878
 8005310:	08006878 	.word	0x08006878
 8005314:	08006878 	.word	0x08006878
 8005318:	0800687c 	.word	0x0800687c

0800531c <__retarget_lock_init_recursive>:
 800531c:	4770      	bx	lr

0800531e <__retarget_lock_acquire_recursive>:
 800531e:	4770      	bx	lr

08005320 <__retarget_lock_release_recursive>:
 8005320:	4770      	bx	lr

08005322 <memcpy>:
 8005322:	440a      	add	r2, r1
 8005324:	4291      	cmp	r1, r2
 8005326:	f100 33ff 	add.w	r3, r0, #4294967295
 800532a:	d100      	bne.n	800532e <memcpy+0xc>
 800532c:	4770      	bx	lr
 800532e:	b510      	push	{r4, lr}
 8005330:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005334:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005338:	4291      	cmp	r1, r2
 800533a:	d1f9      	bne.n	8005330 <memcpy+0xe>
 800533c:	bd10      	pop	{r4, pc}

0800533e <memset>:
 800533e:	4402      	add	r2, r0
 8005340:	4603      	mov	r3, r0
 8005342:	4293      	cmp	r3, r2
 8005344:	d100      	bne.n	8005348 <memset+0xa>
 8005346:	4770      	bx	lr
 8005348:	f803 1b01 	strb.w	r1, [r3], #1
 800534c:	e7f9      	b.n	8005342 <memset+0x4>
	...

08005350 <sbrk_aligned>:
 8005350:	b570      	push	{r4, r5, r6, lr}
 8005352:	4e0e      	ldr	r6, [pc, #56]	; (800538c <sbrk_aligned+0x3c>)
 8005354:	460c      	mov	r4, r1
 8005356:	6831      	ldr	r1, [r6, #0]
 8005358:	4605      	mov	r5, r0
 800535a:	b911      	cbnz	r1, 8005362 <sbrk_aligned+0x12>
 800535c:	f000 f984 	bl	8005668 <_sbrk_r>
 8005360:	6030      	str	r0, [r6, #0]
 8005362:	4621      	mov	r1, r4
 8005364:	4628      	mov	r0, r5
 8005366:	f000 f97f 	bl	8005668 <_sbrk_r>
 800536a:	1c43      	adds	r3, r0, #1
 800536c:	d00a      	beq.n	8005384 <sbrk_aligned+0x34>
 800536e:	1cc4      	adds	r4, r0, #3
 8005370:	f024 0403 	bic.w	r4, r4, #3
 8005374:	42a0      	cmp	r0, r4
 8005376:	d007      	beq.n	8005388 <sbrk_aligned+0x38>
 8005378:	1a21      	subs	r1, r4, r0
 800537a:	4628      	mov	r0, r5
 800537c:	f000 f974 	bl	8005668 <_sbrk_r>
 8005380:	3001      	adds	r0, #1
 8005382:	d101      	bne.n	8005388 <sbrk_aligned+0x38>
 8005384:	f04f 34ff 	mov.w	r4, #4294967295
 8005388:	4620      	mov	r0, r4
 800538a:	bd70      	pop	{r4, r5, r6, pc}
 800538c:	200041a4 	.word	0x200041a4

08005390 <_malloc_r>:
 8005390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005394:	1ccd      	adds	r5, r1, #3
 8005396:	f025 0503 	bic.w	r5, r5, #3
 800539a:	3508      	adds	r5, #8
 800539c:	2d0c      	cmp	r5, #12
 800539e:	bf38      	it	cc
 80053a0:	250c      	movcc	r5, #12
 80053a2:	2d00      	cmp	r5, #0
 80053a4:	4607      	mov	r7, r0
 80053a6:	db01      	blt.n	80053ac <_malloc_r+0x1c>
 80053a8:	42a9      	cmp	r1, r5
 80053aa:	d905      	bls.n	80053b8 <_malloc_r+0x28>
 80053ac:	230c      	movs	r3, #12
 80053ae:	603b      	str	r3, [r7, #0]
 80053b0:	2600      	movs	r6, #0
 80053b2:	4630      	mov	r0, r6
 80053b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053b8:	4e2e      	ldr	r6, [pc, #184]	; (8005474 <_malloc_r+0xe4>)
 80053ba:	f000 fbed 	bl	8005b98 <__malloc_lock>
 80053be:	6833      	ldr	r3, [r6, #0]
 80053c0:	461c      	mov	r4, r3
 80053c2:	bb34      	cbnz	r4, 8005412 <_malloc_r+0x82>
 80053c4:	4629      	mov	r1, r5
 80053c6:	4638      	mov	r0, r7
 80053c8:	f7ff ffc2 	bl	8005350 <sbrk_aligned>
 80053cc:	1c43      	adds	r3, r0, #1
 80053ce:	4604      	mov	r4, r0
 80053d0:	d14d      	bne.n	800546e <_malloc_r+0xde>
 80053d2:	6834      	ldr	r4, [r6, #0]
 80053d4:	4626      	mov	r6, r4
 80053d6:	2e00      	cmp	r6, #0
 80053d8:	d140      	bne.n	800545c <_malloc_r+0xcc>
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	4631      	mov	r1, r6
 80053de:	4638      	mov	r0, r7
 80053e0:	eb04 0803 	add.w	r8, r4, r3
 80053e4:	f000 f940 	bl	8005668 <_sbrk_r>
 80053e8:	4580      	cmp	r8, r0
 80053ea:	d13a      	bne.n	8005462 <_malloc_r+0xd2>
 80053ec:	6821      	ldr	r1, [r4, #0]
 80053ee:	3503      	adds	r5, #3
 80053f0:	1a6d      	subs	r5, r5, r1
 80053f2:	f025 0503 	bic.w	r5, r5, #3
 80053f6:	3508      	adds	r5, #8
 80053f8:	2d0c      	cmp	r5, #12
 80053fa:	bf38      	it	cc
 80053fc:	250c      	movcc	r5, #12
 80053fe:	4629      	mov	r1, r5
 8005400:	4638      	mov	r0, r7
 8005402:	f7ff ffa5 	bl	8005350 <sbrk_aligned>
 8005406:	3001      	adds	r0, #1
 8005408:	d02b      	beq.n	8005462 <_malloc_r+0xd2>
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	442b      	add	r3, r5
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	e00e      	b.n	8005430 <_malloc_r+0xa0>
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	1b52      	subs	r2, r2, r5
 8005416:	d41e      	bmi.n	8005456 <_malloc_r+0xc6>
 8005418:	2a0b      	cmp	r2, #11
 800541a:	d916      	bls.n	800544a <_malloc_r+0xba>
 800541c:	1961      	adds	r1, r4, r5
 800541e:	42a3      	cmp	r3, r4
 8005420:	6025      	str	r5, [r4, #0]
 8005422:	bf18      	it	ne
 8005424:	6059      	strne	r1, [r3, #4]
 8005426:	6863      	ldr	r3, [r4, #4]
 8005428:	bf08      	it	eq
 800542a:	6031      	streq	r1, [r6, #0]
 800542c:	5162      	str	r2, [r4, r5]
 800542e:	604b      	str	r3, [r1, #4]
 8005430:	4638      	mov	r0, r7
 8005432:	f104 060b 	add.w	r6, r4, #11
 8005436:	f000 fbb5 	bl	8005ba4 <__malloc_unlock>
 800543a:	f026 0607 	bic.w	r6, r6, #7
 800543e:	1d23      	adds	r3, r4, #4
 8005440:	1af2      	subs	r2, r6, r3
 8005442:	d0b6      	beq.n	80053b2 <_malloc_r+0x22>
 8005444:	1b9b      	subs	r3, r3, r6
 8005446:	50a3      	str	r3, [r4, r2]
 8005448:	e7b3      	b.n	80053b2 <_malloc_r+0x22>
 800544a:	6862      	ldr	r2, [r4, #4]
 800544c:	42a3      	cmp	r3, r4
 800544e:	bf0c      	ite	eq
 8005450:	6032      	streq	r2, [r6, #0]
 8005452:	605a      	strne	r2, [r3, #4]
 8005454:	e7ec      	b.n	8005430 <_malloc_r+0xa0>
 8005456:	4623      	mov	r3, r4
 8005458:	6864      	ldr	r4, [r4, #4]
 800545a:	e7b2      	b.n	80053c2 <_malloc_r+0x32>
 800545c:	4634      	mov	r4, r6
 800545e:	6876      	ldr	r6, [r6, #4]
 8005460:	e7b9      	b.n	80053d6 <_malloc_r+0x46>
 8005462:	230c      	movs	r3, #12
 8005464:	603b      	str	r3, [r7, #0]
 8005466:	4638      	mov	r0, r7
 8005468:	f000 fb9c 	bl	8005ba4 <__malloc_unlock>
 800546c:	e7a1      	b.n	80053b2 <_malloc_r+0x22>
 800546e:	6025      	str	r5, [r4, #0]
 8005470:	e7de      	b.n	8005430 <_malloc_r+0xa0>
 8005472:	bf00      	nop
 8005474:	200041a0 	.word	0x200041a0

08005478 <iprintf>:
 8005478:	b40f      	push	{r0, r1, r2, r3}
 800547a:	4b0a      	ldr	r3, [pc, #40]	; (80054a4 <iprintf+0x2c>)
 800547c:	b513      	push	{r0, r1, r4, lr}
 800547e:	681c      	ldr	r4, [r3, #0]
 8005480:	b124      	cbz	r4, 800548c <iprintf+0x14>
 8005482:	69a3      	ldr	r3, [r4, #24]
 8005484:	b913      	cbnz	r3, 800548c <iprintf+0x14>
 8005486:	4620      	mov	r0, r4
 8005488:	f7ff fe86 	bl	8005198 <__sinit>
 800548c:	ab05      	add	r3, sp, #20
 800548e:	9a04      	ldr	r2, [sp, #16]
 8005490:	68a1      	ldr	r1, [r4, #8]
 8005492:	9301      	str	r3, [sp, #4]
 8005494:	4620      	mov	r0, r4
 8005496:	f000 fd5d 	bl	8005f54 <_vfiprintf_r>
 800549a:	b002      	add	sp, #8
 800549c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a0:	b004      	add	sp, #16
 80054a2:	4770      	bx	lr
 80054a4:	20000010 	.word	0x20000010

080054a8 <_puts_r>:
 80054a8:	b570      	push	{r4, r5, r6, lr}
 80054aa:	460e      	mov	r6, r1
 80054ac:	4605      	mov	r5, r0
 80054ae:	b118      	cbz	r0, 80054b8 <_puts_r+0x10>
 80054b0:	6983      	ldr	r3, [r0, #24]
 80054b2:	b90b      	cbnz	r3, 80054b8 <_puts_r+0x10>
 80054b4:	f7ff fe70 	bl	8005198 <__sinit>
 80054b8:	69ab      	ldr	r3, [r5, #24]
 80054ba:	68ac      	ldr	r4, [r5, #8]
 80054bc:	b913      	cbnz	r3, 80054c4 <_puts_r+0x1c>
 80054be:	4628      	mov	r0, r5
 80054c0:	f7ff fe6a 	bl	8005198 <__sinit>
 80054c4:	4b2c      	ldr	r3, [pc, #176]	; (8005578 <_puts_r+0xd0>)
 80054c6:	429c      	cmp	r4, r3
 80054c8:	d120      	bne.n	800550c <_puts_r+0x64>
 80054ca:	686c      	ldr	r4, [r5, #4]
 80054cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054ce:	07db      	lsls	r3, r3, #31
 80054d0:	d405      	bmi.n	80054de <_puts_r+0x36>
 80054d2:	89a3      	ldrh	r3, [r4, #12]
 80054d4:	0598      	lsls	r0, r3, #22
 80054d6:	d402      	bmi.n	80054de <_puts_r+0x36>
 80054d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054da:	f7ff ff20 	bl	800531e <__retarget_lock_acquire_recursive>
 80054de:	89a3      	ldrh	r3, [r4, #12]
 80054e0:	0719      	lsls	r1, r3, #28
 80054e2:	d51d      	bpl.n	8005520 <_puts_r+0x78>
 80054e4:	6923      	ldr	r3, [r4, #16]
 80054e6:	b1db      	cbz	r3, 8005520 <_puts_r+0x78>
 80054e8:	3e01      	subs	r6, #1
 80054ea:	68a3      	ldr	r3, [r4, #8]
 80054ec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80054f0:	3b01      	subs	r3, #1
 80054f2:	60a3      	str	r3, [r4, #8]
 80054f4:	bb39      	cbnz	r1, 8005546 <_puts_r+0x9e>
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	da38      	bge.n	800556c <_puts_r+0xc4>
 80054fa:	4622      	mov	r2, r4
 80054fc:	210a      	movs	r1, #10
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 f92e 	bl	8005760 <__swbuf_r>
 8005504:	3001      	adds	r0, #1
 8005506:	d011      	beq.n	800552c <_puts_r+0x84>
 8005508:	250a      	movs	r5, #10
 800550a:	e011      	b.n	8005530 <_puts_r+0x88>
 800550c:	4b1b      	ldr	r3, [pc, #108]	; (800557c <_puts_r+0xd4>)
 800550e:	429c      	cmp	r4, r3
 8005510:	d101      	bne.n	8005516 <_puts_r+0x6e>
 8005512:	68ac      	ldr	r4, [r5, #8]
 8005514:	e7da      	b.n	80054cc <_puts_r+0x24>
 8005516:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <_puts_r+0xd8>)
 8005518:	429c      	cmp	r4, r3
 800551a:	bf08      	it	eq
 800551c:	68ec      	ldreq	r4, [r5, #12]
 800551e:	e7d5      	b.n	80054cc <_puts_r+0x24>
 8005520:	4621      	mov	r1, r4
 8005522:	4628      	mov	r0, r5
 8005524:	f000 f980 	bl	8005828 <__swsetup_r>
 8005528:	2800      	cmp	r0, #0
 800552a:	d0dd      	beq.n	80054e8 <_puts_r+0x40>
 800552c:	f04f 35ff 	mov.w	r5, #4294967295
 8005530:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005532:	07da      	lsls	r2, r3, #31
 8005534:	d405      	bmi.n	8005542 <_puts_r+0x9a>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	059b      	lsls	r3, r3, #22
 800553a:	d402      	bmi.n	8005542 <_puts_r+0x9a>
 800553c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800553e:	f7ff feef 	bl	8005320 <__retarget_lock_release_recursive>
 8005542:	4628      	mov	r0, r5
 8005544:	bd70      	pop	{r4, r5, r6, pc}
 8005546:	2b00      	cmp	r3, #0
 8005548:	da04      	bge.n	8005554 <_puts_r+0xac>
 800554a:	69a2      	ldr	r2, [r4, #24]
 800554c:	429a      	cmp	r2, r3
 800554e:	dc06      	bgt.n	800555e <_puts_r+0xb6>
 8005550:	290a      	cmp	r1, #10
 8005552:	d004      	beq.n	800555e <_puts_r+0xb6>
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	1c5a      	adds	r2, r3, #1
 8005558:	6022      	str	r2, [r4, #0]
 800555a:	7019      	strb	r1, [r3, #0]
 800555c:	e7c5      	b.n	80054ea <_puts_r+0x42>
 800555e:	4622      	mov	r2, r4
 8005560:	4628      	mov	r0, r5
 8005562:	f000 f8fd 	bl	8005760 <__swbuf_r>
 8005566:	3001      	adds	r0, #1
 8005568:	d1bf      	bne.n	80054ea <_puts_r+0x42>
 800556a:	e7df      	b.n	800552c <_puts_r+0x84>
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	250a      	movs	r5, #10
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	6022      	str	r2, [r4, #0]
 8005574:	701d      	strb	r5, [r3, #0]
 8005576:	e7db      	b.n	8005530 <_puts_r+0x88>
 8005578:	080067f8 	.word	0x080067f8
 800557c:	08006818 	.word	0x08006818
 8005580:	080067d8 	.word	0x080067d8

08005584 <puts>:
 8005584:	4b02      	ldr	r3, [pc, #8]	; (8005590 <puts+0xc>)
 8005586:	4601      	mov	r1, r0
 8005588:	6818      	ldr	r0, [r3, #0]
 800558a:	f7ff bf8d 	b.w	80054a8 <_puts_r>
 800558e:	bf00      	nop
 8005590:	20000010 	.word	0x20000010

08005594 <cleanup_glue>:
 8005594:	b538      	push	{r3, r4, r5, lr}
 8005596:	460c      	mov	r4, r1
 8005598:	6809      	ldr	r1, [r1, #0]
 800559a:	4605      	mov	r5, r0
 800559c:	b109      	cbz	r1, 80055a2 <cleanup_glue+0xe>
 800559e:	f7ff fff9 	bl	8005594 <cleanup_glue>
 80055a2:	4621      	mov	r1, r4
 80055a4:	4628      	mov	r0, r5
 80055a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055aa:	f000 bb01 	b.w	8005bb0 <_free_r>
	...

080055b0 <_reclaim_reent>:
 80055b0:	4b2c      	ldr	r3, [pc, #176]	; (8005664 <_reclaim_reent+0xb4>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4283      	cmp	r3, r0
 80055b6:	b570      	push	{r4, r5, r6, lr}
 80055b8:	4604      	mov	r4, r0
 80055ba:	d051      	beq.n	8005660 <_reclaim_reent+0xb0>
 80055bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80055be:	b143      	cbz	r3, 80055d2 <_reclaim_reent+0x22>
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d14a      	bne.n	800565c <_reclaim_reent+0xac>
 80055c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055c8:	6819      	ldr	r1, [r3, #0]
 80055ca:	b111      	cbz	r1, 80055d2 <_reclaim_reent+0x22>
 80055cc:	4620      	mov	r0, r4
 80055ce:	f000 faef 	bl	8005bb0 <_free_r>
 80055d2:	6961      	ldr	r1, [r4, #20]
 80055d4:	b111      	cbz	r1, 80055dc <_reclaim_reent+0x2c>
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 faea 	bl	8005bb0 <_free_r>
 80055dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80055de:	b111      	cbz	r1, 80055e6 <_reclaim_reent+0x36>
 80055e0:	4620      	mov	r0, r4
 80055e2:	f000 fae5 	bl	8005bb0 <_free_r>
 80055e6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80055e8:	b111      	cbz	r1, 80055f0 <_reclaim_reent+0x40>
 80055ea:	4620      	mov	r0, r4
 80055ec:	f000 fae0 	bl	8005bb0 <_free_r>
 80055f0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80055f2:	b111      	cbz	r1, 80055fa <_reclaim_reent+0x4a>
 80055f4:	4620      	mov	r0, r4
 80055f6:	f000 fadb 	bl	8005bb0 <_free_r>
 80055fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80055fc:	b111      	cbz	r1, 8005604 <_reclaim_reent+0x54>
 80055fe:	4620      	mov	r0, r4
 8005600:	f000 fad6 	bl	8005bb0 <_free_r>
 8005604:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005606:	b111      	cbz	r1, 800560e <_reclaim_reent+0x5e>
 8005608:	4620      	mov	r0, r4
 800560a:	f000 fad1 	bl	8005bb0 <_free_r>
 800560e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005610:	b111      	cbz	r1, 8005618 <_reclaim_reent+0x68>
 8005612:	4620      	mov	r0, r4
 8005614:	f000 facc 	bl	8005bb0 <_free_r>
 8005618:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800561a:	b111      	cbz	r1, 8005622 <_reclaim_reent+0x72>
 800561c:	4620      	mov	r0, r4
 800561e:	f000 fac7 	bl	8005bb0 <_free_r>
 8005622:	69a3      	ldr	r3, [r4, #24]
 8005624:	b1e3      	cbz	r3, 8005660 <_reclaim_reent+0xb0>
 8005626:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005628:	4620      	mov	r0, r4
 800562a:	4798      	blx	r3
 800562c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800562e:	b1b9      	cbz	r1, 8005660 <_reclaim_reent+0xb0>
 8005630:	4620      	mov	r0, r4
 8005632:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005636:	f7ff bfad 	b.w	8005594 <cleanup_glue>
 800563a:	5949      	ldr	r1, [r1, r5]
 800563c:	b941      	cbnz	r1, 8005650 <_reclaim_reent+0xa0>
 800563e:	3504      	adds	r5, #4
 8005640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005642:	2d80      	cmp	r5, #128	; 0x80
 8005644:	68d9      	ldr	r1, [r3, #12]
 8005646:	d1f8      	bne.n	800563a <_reclaim_reent+0x8a>
 8005648:	4620      	mov	r0, r4
 800564a:	f000 fab1 	bl	8005bb0 <_free_r>
 800564e:	e7ba      	b.n	80055c6 <_reclaim_reent+0x16>
 8005650:	680e      	ldr	r6, [r1, #0]
 8005652:	4620      	mov	r0, r4
 8005654:	f000 faac 	bl	8005bb0 <_free_r>
 8005658:	4631      	mov	r1, r6
 800565a:	e7ef      	b.n	800563c <_reclaim_reent+0x8c>
 800565c:	2500      	movs	r5, #0
 800565e:	e7ef      	b.n	8005640 <_reclaim_reent+0x90>
 8005660:	bd70      	pop	{r4, r5, r6, pc}
 8005662:	bf00      	nop
 8005664:	20000010 	.word	0x20000010

08005668 <_sbrk_r>:
 8005668:	b538      	push	{r3, r4, r5, lr}
 800566a:	4d06      	ldr	r5, [pc, #24]	; (8005684 <_sbrk_r+0x1c>)
 800566c:	2300      	movs	r3, #0
 800566e:	4604      	mov	r4, r0
 8005670:	4608      	mov	r0, r1
 8005672:	602b      	str	r3, [r5, #0]
 8005674:	f7fb fb06 	bl	8000c84 <_sbrk>
 8005678:	1c43      	adds	r3, r0, #1
 800567a:	d102      	bne.n	8005682 <_sbrk_r+0x1a>
 800567c:	682b      	ldr	r3, [r5, #0]
 800567e:	b103      	cbz	r3, 8005682 <_sbrk_r+0x1a>
 8005680:	6023      	str	r3, [r4, #0]
 8005682:	bd38      	pop	{r3, r4, r5, pc}
 8005684:	200041a8 	.word	0x200041a8

08005688 <siprintf>:
 8005688:	b40e      	push	{r1, r2, r3}
 800568a:	b500      	push	{lr}
 800568c:	b09c      	sub	sp, #112	; 0x70
 800568e:	ab1d      	add	r3, sp, #116	; 0x74
 8005690:	9002      	str	r0, [sp, #8]
 8005692:	9006      	str	r0, [sp, #24]
 8005694:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005698:	4809      	ldr	r0, [pc, #36]	; (80056c0 <siprintf+0x38>)
 800569a:	9107      	str	r1, [sp, #28]
 800569c:	9104      	str	r1, [sp, #16]
 800569e:	4909      	ldr	r1, [pc, #36]	; (80056c4 <siprintf+0x3c>)
 80056a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80056a4:	9105      	str	r1, [sp, #20]
 80056a6:	6800      	ldr	r0, [r0, #0]
 80056a8:	9301      	str	r3, [sp, #4]
 80056aa:	a902      	add	r1, sp, #8
 80056ac:	f000 fb28 	bl	8005d00 <_svfiprintf_r>
 80056b0:	9b02      	ldr	r3, [sp, #8]
 80056b2:	2200      	movs	r2, #0
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	b01c      	add	sp, #112	; 0x70
 80056b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80056bc:	b003      	add	sp, #12
 80056be:	4770      	bx	lr
 80056c0:	20000010 	.word	0x20000010
 80056c4:	ffff0208 	.word	0xffff0208

080056c8 <__sread>:
 80056c8:	b510      	push	{r4, lr}
 80056ca:	460c      	mov	r4, r1
 80056cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d0:	f000 ff04 	bl	80064dc <_read_r>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	bfab      	itete	ge
 80056d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80056da:	89a3      	ldrhlt	r3, [r4, #12]
 80056dc:	181b      	addge	r3, r3, r0
 80056de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80056e2:	bfac      	ite	ge
 80056e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80056e6:	81a3      	strhlt	r3, [r4, #12]
 80056e8:	bd10      	pop	{r4, pc}

080056ea <__swrite>:
 80056ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ee:	461f      	mov	r7, r3
 80056f0:	898b      	ldrh	r3, [r1, #12]
 80056f2:	05db      	lsls	r3, r3, #23
 80056f4:	4605      	mov	r5, r0
 80056f6:	460c      	mov	r4, r1
 80056f8:	4616      	mov	r6, r2
 80056fa:	d505      	bpl.n	8005708 <__swrite+0x1e>
 80056fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005700:	2302      	movs	r3, #2
 8005702:	2200      	movs	r2, #0
 8005704:	f000 f9d0 	bl	8005aa8 <_lseek_r>
 8005708:	89a3      	ldrh	r3, [r4, #12]
 800570a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800570e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005712:	81a3      	strh	r3, [r4, #12]
 8005714:	4632      	mov	r2, r6
 8005716:	463b      	mov	r3, r7
 8005718:	4628      	mov	r0, r5
 800571a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800571e:	f000 b871 	b.w	8005804 <_write_r>

08005722 <__sseek>:
 8005722:	b510      	push	{r4, lr}
 8005724:	460c      	mov	r4, r1
 8005726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572a:	f000 f9bd 	bl	8005aa8 <_lseek_r>
 800572e:	1c43      	adds	r3, r0, #1
 8005730:	89a3      	ldrh	r3, [r4, #12]
 8005732:	bf15      	itete	ne
 8005734:	6560      	strne	r0, [r4, #84]	; 0x54
 8005736:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800573a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800573e:	81a3      	strheq	r3, [r4, #12]
 8005740:	bf18      	it	ne
 8005742:	81a3      	strhne	r3, [r4, #12]
 8005744:	bd10      	pop	{r4, pc}

08005746 <__sclose>:
 8005746:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574a:	f000 b8db 	b.w	8005904 <_close_r>

0800574e <strcpy>:
 800574e:	4603      	mov	r3, r0
 8005750:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005754:	f803 2b01 	strb.w	r2, [r3], #1
 8005758:	2a00      	cmp	r2, #0
 800575a:	d1f9      	bne.n	8005750 <strcpy+0x2>
 800575c:	4770      	bx	lr
	...

08005760 <__swbuf_r>:
 8005760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005762:	460e      	mov	r6, r1
 8005764:	4614      	mov	r4, r2
 8005766:	4605      	mov	r5, r0
 8005768:	b118      	cbz	r0, 8005772 <__swbuf_r+0x12>
 800576a:	6983      	ldr	r3, [r0, #24]
 800576c:	b90b      	cbnz	r3, 8005772 <__swbuf_r+0x12>
 800576e:	f7ff fd13 	bl	8005198 <__sinit>
 8005772:	4b21      	ldr	r3, [pc, #132]	; (80057f8 <__swbuf_r+0x98>)
 8005774:	429c      	cmp	r4, r3
 8005776:	d12b      	bne.n	80057d0 <__swbuf_r+0x70>
 8005778:	686c      	ldr	r4, [r5, #4]
 800577a:	69a3      	ldr	r3, [r4, #24]
 800577c:	60a3      	str	r3, [r4, #8]
 800577e:	89a3      	ldrh	r3, [r4, #12]
 8005780:	071a      	lsls	r2, r3, #28
 8005782:	d52f      	bpl.n	80057e4 <__swbuf_r+0x84>
 8005784:	6923      	ldr	r3, [r4, #16]
 8005786:	b36b      	cbz	r3, 80057e4 <__swbuf_r+0x84>
 8005788:	6923      	ldr	r3, [r4, #16]
 800578a:	6820      	ldr	r0, [r4, #0]
 800578c:	1ac0      	subs	r0, r0, r3
 800578e:	6963      	ldr	r3, [r4, #20]
 8005790:	b2f6      	uxtb	r6, r6
 8005792:	4283      	cmp	r3, r0
 8005794:	4637      	mov	r7, r6
 8005796:	dc04      	bgt.n	80057a2 <__swbuf_r+0x42>
 8005798:	4621      	mov	r1, r4
 800579a:	4628      	mov	r0, r5
 800579c:	f000 f948 	bl	8005a30 <_fflush_r>
 80057a0:	bb30      	cbnz	r0, 80057f0 <__swbuf_r+0x90>
 80057a2:	68a3      	ldr	r3, [r4, #8]
 80057a4:	3b01      	subs	r3, #1
 80057a6:	60a3      	str	r3, [r4, #8]
 80057a8:	6823      	ldr	r3, [r4, #0]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	6022      	str	r2, [r4, #0]
 80057ae:	701e      	strb	r6, [r3, #0]
 80057b0:	6963      	ldr	r3, [r4, #20]
 80057b2:	3001      	adds	r0, #1
 80057b4:	4283      	cmp	r3, r0
 80057b6:	d004      	beq.n	80057c2 <__swbuf_r+0x62>
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	07db      	lsls	r3, r3, #31
 80057bc:	d506      	bpl.n	80057cc <__swbuf_r+0x6c>
 80057be:	2e0a      	cmp	r6, #10
 80057c0:	d104      	bne.n	80057cc <__swbuf_r+0x6c>
 80057c2:	4621      	mov	r1, r4
 80057c4:	4628      	mov	r0, r5
 80057c6:	f000 f933 	bl	8005a30 <_fflush_r>
 80057ca:	b988      	cbnz	r0, 80057f0 <__swbuf_r+0x90>
 80057cc:	4638      	mov	r0, r7
 80057ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057d0:	4b0a      	ldr	r3, [pc, #40]	; (80057fc <__swbuf_r+0x9c>)
 80057d2:	429c      	cmp	r4, r3
 80057d4:	d101      	bne.n	80057da <__swbuf_r+0x7a>
 80057d6:	68ac      	ldr	r4, [r5, #8]
 80057d8:	e7cf      	b.n	800577a <__swbuf_r+0x1a>
 80057da:	4b09      	ldr	r3, [pc, #36]	; (8005800 <__swbuf_r+0xa0>)
 80057dc:	429c      	cmp	r4, r3
 80057de:	bf08      	it	eq
 80057e0:	68ec      	ldreq	r4, [r5, #12]
 80057e2:	e7ca      	b.n	800577a <__swbuf_r+0x1a>
 80057e4:	4621      	mov	r1, r4
 80057e6:	4628      	mov	r0, r5
 80057e8:	f000 f81e 	bl	8005828 <__swsetup_r>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d0cb      	beq.n	8005788 <__swbuf_r+0x28>
 80057f0:	f04f 37ff 	mov.w	r7, #4294967295
 80057f4:	e7ea      	b.n	80057cc <__swbuf_r+0x6c>
 80057f6:	bf00      	nop
 80057f8:	080067f8 	.word	0x080067f8
 80057fc:	08006818 	.word	0x08006818
 8005800:	080067d8 	.word	0x080067d8

08005804 <_write_r>:
 8005804:	b538      	push	{r3, r4, r5, lr}
 8005806:	4d07      	ldr	r5, [pc, #28]	; (8005824 <_write_r+0x20>)
 8005808:	4604      	mov	r4, r0
 800580a:	4608      	mov	r0, r1
 800580c:	4611      	mov	r1, r2
 800580e:	2200      	movs	r2, #0
 8005810:	602a      	str	r2, [r5, #0]
 8005812:	461a      	mov	r2, r3
 8005814:	f7fb f84e 	bl	80008b4 <_write>
 8005818:	1c43      	adds	r3, r0, #1
 800581a:	d102      	bne.n	8005822 <_write_r+0x1e>
 800581c:	682b      	ldr	r3, [r5, #0]
 800581e:	b103      	cbz	r3, 8005822 <_write_r+0x1e>
 8005820:	6023      	str	r3, [r4, #0]
 8005822:	bd38      	pop	{r3, r4, r5, pc}
 8005824:	200041a8 	.word	0x200041a8

08005828 <__swsetup_r>:
 8005828:	4b32      	ldr	r3, [pc, #200]	; (80058f4 <__swsetup_r+0xcc>)
 800582a:	b570      	push	{r4, r5, r6, lr}
 800582c:	681d      	ldr	r5, [r3, #0]
 800582e:	4606      	mov	r6, r0
 8005830:	460c      	mov	r4, r1
 8005832:	b125      	cbz	r5, 800583e <__swsetup_r+0x16>
 8005834:	69ab      	ldr	r3, [r5, #24]
 8005836:	b913      	cbnz	r3, 800583e <__swsetup_r+0x16>
 8005838:	4628      	mov	r0, r5
 800583a:	f7ff fcad 	bl	8005198 <__sinit>
 800583e:	4b2e      	ldr	r3, [pc, #184]	; (80058f8 <__swsetup_r+0xd0>)
 8005840:	429c      	cmp	r4, r3
 8005842:	d10f      	bne.n	8005864 <__swsetup_r+0x3c>
 8005844:	686c      	ldr	r4, [r5, #4]
 8005846:	89a3      	ldrh	r3, [r4, #12]
 8005848:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800584c:	0719      	lsls	r1, r3, #28
 800584e:	d42c      	bmi.n	80058aa <__swsetup_r+0x82>
 8005850:	06dd      	lsls	r5, r3, #27
 8005852:	d411      	bmi.n	8005878 <__swsetup_r+0x50>
 8005854:	2309      	movs	r3, #9
 8005856:	6033      	str	r3, [r6, #0]
 8005858:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800585c:	81a3      	strh	r3, [r4, #12]
 800585e:	f04f 30ff 	mov.w	r0, #4294967295
 8005862:	e03e      	b.n	80058e2 <__swsetup_r+0xba>
 8005864:	4b25      	ldr	r3, [pc, #148]	; (80058fc <__swsetup_r+0xd4>)
 8005866:	429c      	cmp	r4, r3
 8005868:	d101      	bne.n	800586e <__swsetup_r+0x46>
 800586a:	68ac      	ldr	r4, [r5, #8]
 800586c:	e7eb      	b.n	8005846 <__swsetup_r+0x1e>
 800586e:	4b24      	ldr	r3, [pc, #144]	; (8005900 <__swsetup_r+0xd8>)
 8005870:	429c      	cmp	r4, r3
 8005872:	bf08      	it	eq
 8005874:	68ec      	ldreq	r4, [r5, #12]
 8005876:	e7e6      	b.n	8005846 <__swsetup_r+0x1e>
 8005878:	0758      	lsls	r0, r3, #29
 800587a:	d512      	bpl.n	80058a2 <__swsetup_r+0x7a>
 800587c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800587e:	b141      	cbz	r1, 8005892 <__swsetup_r+0x6a>
 8005880:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005884:	4299      	cmp	r1, r3
 8005886:	d002      	beq.n	800588e <__swsetup_r+0x66>
 8005888:	4630      	mov	r0, r6
 800588a:	f000 f991 	bl	8005bb0 <_free_r>
 800588e:	2300      	movs	r3, #0
 8005890:	6363      	str	r3, [r4, #52]	; 0x34
 8005892:	89a3      	ldrh	r3, [r4, #12]
 8005894:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005898:	81a3      	strh	r3, [r4, #12]
 800589a:	2300      	movs	r3, #0
 800589c:	6063      	str	r3, [r4, #4]
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	6023      	str	r3, [r4, #0]
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	f043 0308 	orr.w	r3, r3, #8
 80058a8:	81a3      	strh	r3, [r4, #12]
 80058aa:	6923      	ldr	r3, [r4, #16]
 80058ac:	b94b      	cbnz	r3, 80058c2 <__swsetup_r+0x9a>
 80058ae:	89a3      	ldrh	r3, [r4, #12]
 80058b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058b8:	d003      	beq.n	80058c2 <__swsetup_r+0x9a>
 80058ba:	4621      	mov	r1, r4
 80058bc:	4630      	mov	r0, r6
 80058be:	f000 f92b 	bl	8005b18 <__smakebuf_r>
 80058c2:	89a0      	ldrh	r0, [r4, #12]
 80058c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058c8:	f010 0301 	ands.w	r3, r0, #1
 80058cc:	d00a      	beq.n	80058e4 <__swsetup_r+0xbc>
 80058ce:	2300      	movs	r3, #0
 80058d0:	60a3      	str	r3, [r4, #8]
 80058d2:	6963      	ldr	r3, [r4, #20]
 80058d4:	425b      	negs	r3, r3
 80058d6:	61a3      	str	r3, [r4, #24]
 80058d8:	6923      	ldr	r3, [r4, #16]
 80058da:	b943      	cbnz	r3, 80058ee <__swsetup_r+0xc6>
 80058dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058e0:	d1ba      	bne.n	8005858 <__swsetup_r+0x30>
 80058e2:	bd70      	pop	{r4, r5, r6, pc}
 80058e4:	0781      	lsls	r1, r0, #30
 80058e6:	bf58      	it	pl
 80058e8:	6963      	ldrpl	r3, [r4, #20]
 80058ea:	60a3      	str	r3, [r4, #8]
 80058ec:	e7f4      	b.n	80058d8 <__swsetup_r+0xb0>
 80058ee:	2000      	movs	r0, #0
 80058f0:	e7f7      	b.n	80058e2 <__swsetup_r+0xba>
 80058f2:	bf00      	nop
 80058f4:	20000010 	.word	0x20000010
 80058f8:	080067f8 	.word	0x080067f8
 80058fc:	08006818 	.word	0x08006818
 8005900:	080067d8 	.word	0x080067d8

08005904 <_close_r>:
 8005904:	b538      	push	{r3, r4, r5, lr}
 8005906:	4d06      	ldr	r5, [pc, #24]	; (8005920 <_close_r+0x1c>)
 8005908:	2300      	movs	r3, #0
 800590a:	4604      	mov	r4, r0
 800590c:	4608      	mov	r0, r1
 800590e:	602b      	str	r3, [r5, #0]
 8005910:	f7fb f983 	bl	8000c1a <_close>
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	d102      	bne.n	800591e <_close_r+0x1a>
 8005918:	682b      	ldr	r3, [r5, #0]
 800591a:	b103      	cbz	r3, 800591e <_close_r+0x1a>
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	bd38      	pop	{r3, r4, r5, pc}
 8005920:	200041a8 	.word	0x200041a8

08005924 <__sflush_r>:
 8005924:	898a      	ldrh	r2, [r1, #12]
 8005926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800592a:	4605      	mov	r5, r0
 800592c:	0710      	lsls	r0, r2, #28
 800592e:	460c      	mov	r4, r1
 8005930:	d458      	bmi.n	80059e4 <__sflush_r+0xc0>
 8005932:	684b      	ldr	r3, [r1, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	dc05      	bgt.n	8005944 <__sflush_r+0x20>
 8005938:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	dc02      	bgt.n	8005944 <__sflush_r+0x20>
 800593e:	2000      	movs	r0, #0
 8005940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005944:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005946:	2e00      	cmp	r6, #0
 8005948:	d0f9      	beq.n	800593e <__sflush_r+0x1a>
 800594a:	2300      	movs	r3, #0
 800594c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005950:	682f      	ldr	r7, [r5, #0]
 8005952:	602b      	str	r3, [r5, #0]
 8005954:	d032      	beq.n	80059bc <__sflush_r+0x98>
 8005956:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005958:	89a3      	ldrh	r3, [r4, #12]
 800595a:	075a      	lsls	r2, r3, #29
 800595c:	d505      	bpl.n	800596a <__sflush_r+0x46>
 800595e:	6863      	ldr	r3, [r4, #4]
 8005960:	1ac0      	subs	r0, r0, r3
 8005962:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005964:	b10b      	cbz	r3, 800596a <__sflush_r+0x46>
 8005966:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005968:	1ac0      	subs	r0, r0, r3
 800596a:	2300      	movs	r3, #0
 800596c:	4602      	mov	r2, r0
 800596e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005970:	6a21      	ldr	r1, [r4, #32]
 8005972:	4628      	mov	r0, r5
 8005974:	47b0      	blx	r6
 8005976:	1c43      	adds	r3, r0, #1
 8005978:	89a3      	ldrh	r3, [r4, #12]
 800597a:	d106      	bne.n	800598a <__sflush_r+0x66>
 800597c:	6829      	ldr	r1, [r5, #0]
 800597e:	291d      	cmp	r1, #29
 8005980:	d82c      	bhi.n	80059dc <__sflush_r+0xb8>
 8005982:	4a2a      	ldr	r2, [pc, #168]	; (8005a2c <__sflush_r+0x108>)
 8005984:	40ca      	lsrs	r2, r1
 8005986:	07d6      	lsls	r6, r2, #31
 8005988:	d528      	bpl.n	80059dc <__sflush_r+0xb8>
 800598a:	2200      	movs	r2, #0
 800598c:	6062      	str	r2, [r4, #4]
 800598e:	04d9      	lsls	r1, r3, #19
 8005990:	6922      	ldr	r2, [r4, #16]
 8005992:	6022      	str	r2, [r4, #0]
 8005994:	d504      	bpl.n	80059a0 <__sflush_r+0x7c>
 8005996:	1c42      	adds	r2, r0, #1
 8005998:	d101      	bne.n	800599e <__sflush_r+0x7a>
 800599a:	682b      	ldr	r3, [r5, #0]
 800599c:	b903      	cbnz	r3, 80059a0 <__sflush_r+0x7c>
 800599e:	6560      	str	r0, [r4, #84]	; 0x54
 80059a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059a2:	602f      	str	r7, [r5, #0]
 80059a4:	2900      	cmp	r1, #0
 80059a6:	d0ca      	beq.n	800593e <__sflush_r+0x1a>
 80059a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059ac:	4299      	cmp	r1, r3
 80059ae:	d002      	beq.n	80059b6 <__sflush_r+0x92>
 80059b0:	4628      	mov	r0, r5
 80059b2:	f000 f8fd 	bl	8005bb0 <_free_r>
 80059b6:	2000      	movs	r0, #0
 80059b8:	6360      	str	r0, [r4, #52]	; 0x34
 80059ba:	e7c1      	b.n	8005940 <__sflush_r+0x1c>
 80059bc:	6a21      	ldr	r1, [r4, #32]
 80059be:	2301      	movs	r3, #1
 80059c0:	4628      	mov	r0, r5
 80059c2:	47b0      	blx	r6
 80059c4:	1c41      	adds	r1, r0, #1
 80059c6:	d1c7      	bne.n	8005958 <__sflush_r+0x34>
 80059c8:	682b      	ldr	r3, [r5, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0c4      	beq.n	8005958 <__sflush_r+0x34>
 80059ce:	2b1d      	cmp	r3, #29
 80059d0:	d001      	beq.n	80059d6 <__sflush_r+0xb2>
 80059d2:	2b16      	cmp	r3, #22
 80059d4:	d101      	bne.n	80059da <__sflush_r+0xb6>
 80059d6:	602f      	str	r7, [r5, #0]
 80059d8:	e7b1      	b.n	800593e <__sflush_r+0x1a>
 80059da:	89a3      	ldrh	r3, [r4, #12]
 80059dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059e0:	81a3      	strh	r3, [r4, #12]
 80059e2:	e7ad      	b.n	8005940 <__sflush_r+0x1c>
 80059e4:	690f      	ldr	r7, [r1, #16]
 80059e6:	2f00      	cmp	r7, #0
 80059e8:	d0a9      	beq.n	800593e <__sflush_r+0x1a>
 80059ea:	0793      	lsls	r3, r2, #30
 80059ec:	680e      	ldr	r6, [r1, #0]
 80059ee:	bf08      	it	eq
 80059f0:	694b      	ldreq	r3, [r1, #20]
 80059f2:	600f      	str	r7, [r1, #0]
 80059f4:	bf18      	it	ne
 80059f6:	2300      	movne	r3, #0
 80059f8:	eba6 0807 	sub.w	r8, r6, r7
 80059fc:	608b      	str	r3, [r1, #8]
 80059fe:	f1b8 0f00 	cmp.w	r8, #0
 8005a02:	dd9c      	ble.n	800593e <__sflush_r+0x1a>
 8005a04:	6a21      	ldr	r1, [r4, #32]
 8005a06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a08:	4643      	mov	r3, r8
 8005a0a:	463a      	mov	r2, r7
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	47b0      	blx	r6
 8005a10:	2800      	cmp	r0, #0
 8005a12:	dc06      	bgt.n	8005a22 <__sflush_r+0xfe>
 8005a14:	89a3      	ldrh	r3, [r4, #12]
 8005a16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a1a:	81a3      	strh	r3, [r4, #12]
 8005a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a20:	e78e      	b.n	8005940 <__sflush_r+0x1c>
 8005a22:	4407      	add	r7, r0
 8005a24:	eba8 0800 	sub.w	r8, r8, r0
 8005a28:	e7e9      	b.n	80059fe <__sflush_r+0xda>
 8005a2a:	bf00      	nop
 8005a2c:	20400001 	.word	0x20400001

08005a30 <_fflush_r>:
 8005a30:	b538      	push	{r3, r4, r5, lr}
 8005a32:	690b      	ldr	r3, [r1, #16]
 8005a34:	4605      	mov	r5, r0
 8005a36:	460c      	mov	r4, r1
 8005a38:	b913      	cbnz	r3, 8005a40 <_fflush_r+0x10>
 8005a3a:	2500      	movs	r5, #0
 8005a3c:	4628      	mov	r0, r5
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	b118      	cbz	r0, 8005a4a <_fflush_r+0x1a>
 8005a42:	6983      	ldr	r3, [r0, #24]
 8005a44:	b90b      	cbnz	r3, 8005a4a <_fflush_r+0x1a>
 8005a46:	f7ff fba7 	bl	8005198 <__sinit>
 8005a4a:	4b14      	ldr	r3, [pc, #80]	; (8005a9c <_fflush_r+0x6c>)
 8005a4c:	429c      	cmp	r4, r3
 8005a4e:	d11b      	bne.n	8005a88 <_fflush_r+0x58>
 8005a50:	686c      	ldr	r4, [r5, #4]
 8005a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d0ef      	beq.n	8005a3a <_fflush_r+0xa>
 8005a5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a5c:	07d0      	lsls	r0, r2, #31
 8005a5e:	d404      	bmi.n	8005a6a <_fflush_r+0x3a>
 8005a60:	0599      	lsls	r1, r3, #22
 8005a62:	d402      	bmi.n	8005a6a <_fflush_r+0x3a>
 8005a64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a66:	f7ff fc5a 	bl	800531e <__retarget_lock_acquire_recursive>
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	4621      	mov	r1, r4
 8005a6e:	f7ff ff59 	bl	8005924 <__sflush_r>
 8005a72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a74:	07da      	lsls	r2, r3, #31
 8005a76:	4605      	mov	r5, r0
 8005a78:	d4e0      	bmi.n	8005a3c <_fflush_r+0xc>
 8005a7a:	89a3      	ldrh	r3, [r4, #12]
 8005a7c:	059b      	lsls	r3, r3, #22
 8005a7e:	d4dd      	bmi.n	8005a3c <_fflush_r+0xc>
 8005a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a82:	f7ff fc4d 	bl	8005320 <__retarget_lock_release_recursive>
 8005a86:	e7d9      	b.n	8005a3c <_fflush_r+0xc>
 8005a88:	4b05      	ldr	r3, [pc, #20]	; (8005aa0 <_fflush_r+0x70>)
 8005a8a:	429c      	cmp	r4, r3
 8005a8c:	d101      	bne.n	8005a92 <_fflush_r+0x62>
 8005a8e:	68ac      	ldr	r4, [r5, #8]
 8005a90:	e7df      	b.n	8005a52 <_fflush_r+0x22>
 8005a92:	4b04      	ldr	r3, [pc, #16]	; (8005aa4 <_fflush_r+0x74>)
 8005a94:	429c      	cmp	r4, r3
 8005a96:	bf08      	it	eq
 8005a98:	68ec      	ldreq	r4, [r5, #12]
 8005a9a:	e7da      	b.n	8005a52 <_fflush_r+0x22>
 8005a9c:	080067f8 	.word	0x080067f8
 8005aa0:	08006818 	.word	0x08006818
 8005aa4:	080067d8 	.word	0x080067d8

08005aa8 <_lseek_r>:
 8005aa8:	b538      	push	{r3, r4, r5, lr}
 8005aaa:	4d07      	ldr	r5, [pc, #28]	; (8005ac8 <_lseek_r+0x20>)
 8005aac:	4604      	mov	r4, r0
 8005aae:	4608      	mov	r0, r1
 8005ab0:	4611      	mov	r1, r2
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	602a      	str	r2, [r5, #0]
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	f7fb f8d6 	bl	8000c68 <_lseek>
 8005abc:	1c43      	adds	r3, r0, #1
 8005abe:	d102      	bne.n	8005ac6 <_lseek_r+0x1e>
 8005ac0:	682b      	ldr	r3, [r5, #0]
 8005ac2:	b103      	cbz	r3, 8005ac6 <_lseek_r+0x1e>
 8005ac4:	6023      	str	r3, [r4, #0]
 8005ac6:	bd38      	pop	{r3, r4, r5, pc}
 8005ac8:	200041a8 	.word	0x200041a8

08005acc <__swhatbuf_r>:
 8005acc:	b570      	push	{r4, r5, r6, lr}
 8005ace:	460e      	mov	r6, r1
 8005ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad4:	2900      	cmp	r1, #0
 8005ad6:	b096      	sub	sp, #88	; 0x58
 8005ad8:	4614      	mov	r4, r2
 8005ada:	461d      	mov	r5, r3
 8005adc:	da08      	bge.n	8005af0 <__swhatbuf_r+0x24>
 8005ade:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	602a      	str	r2, [r5, #0]
 8005ae6:	061a      	lsls	r2, r3, #24
 8005ae8:	d410      	bmi.n	8005b0c <__swhatbuf_r+0x40>
 8005aea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005aee:	e00e      	b.n	8005b0e <__swhatbuf_r+0x42>
 8005af0:	466a      	mov	r2, sp
 8005af2:	f000 fd05 	bl	8006500 <_fstat_r>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	dbf1      	blt.n	8005ade <__swhatbuf_r+0x12>
 8005afa:	9a01      	ldr	r2, [sp, #4]
 8005afc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b00:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b04:	425a      	negs	r2, r3
 8005b06:	415a      	adcs	r2, r3
 8005b08:	602a      	str	r2, [r5, #0]
 8005b0a:	e7ee      	b.n	8005aea <__swhatbuf_r+0x1e>
 8005b0c:	2340      	movs	r3, #64	; 0x40
 8005b0e:	2000      	movs	r0, #0
 8005b10:	6023      	str	r3, [r4, #0]
 8005b12:	b016      	add	sp, #88	; 0x58
 8005b14:	bd70      	pop	{r4, r5, r6, pc}
	...

08005b18 <__smakebuf_r>:
 8005b18:	898b      	ldrh	r3, [r1, #12]
 8005b1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005b1c:	079d      	lsls	r5, r3, #30
 8005b1e:	4606      	mov	r6, r0
 8005b20:	460c      	mov	r4, r1
 8005b22:	d507      	bpl.n	8005b34 <__smakebuf_r+0x1c>
 8005b24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b28:	6023      	str	r3, [r4, #0]
 8005b2a:	6123      	str	r3, [r4, #16]
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	6163      	str	r3, [r4, #20]
 8005b30:	b002      	add	sp, #8
 8005b32:	bd70      	pop	{r4, r5, r6, pc}
 8005b34:	ab01      	add	r3, sp, #4
 8005b36:	466a      	mov	r2, sp
 8005b38:	f7ff ffc8 	bl	8005acc <__swhatbuf_r>
 8005b3c:	9900      	ldr	r1, [sp, #0]
 8005b3e:	4605      	mov	r5, r0
 8005b40:	4630      	mov	r0, r6
 8005b42:	f7ff fc25 	bl	8005390 <_malloc_r>
 8005b46:	b948      	cbnz	r0, 8005b5c <__smakebuf_r+0x44>
 8005b48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b4c:	059a      	lsls	r2, r3, #22
 8005b4e:	d4ef      	bmi.n	8005b30 <__smakebuf_r+0x18>
 8005b50:	f023 0303 	bic.w	r3, r3, #3
 8005b54:	f043 0302 	orr.w	r3, r3, #2
 8005b58:	81a3      	strh	r3, [r4, #12]
 8005b5a:	e7e3      	b.n	8005b24 <__smakebuf_r+0xc>
 8005b5c:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <__smakebuf_r+0x7c>)
 8005b5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	6020      	str	r0, [r4, #0]
 8005b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b68:	81a3      	strh	r3, [r4, #12]
 8005b6a:	9b00      	ldr	r3, [sp, #0]
 8005b6c:	6163      	str	r3, [r4, #20]
 8005b6e:	9b01      	ldr	r3, [sp, #4]
 8005b70:	6120      	str	r0, [r4, #16]
 8005b72:	b15b      	cbz	r3, 8005b8c <__smakebuf_r+0x74>
 8005b74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b78:	4630      	mov	r0, r6
 8005b7a:	f000 fcd3 	bl	8006524 <_isatty_r>
 8005b7e:	b128      	cbz	r0, 8005b8c <__smakebuf_r+0x74>
 8005b80:	89a3      	ldrh	r3, [r4, #12]
 8005b82:	f023 0303 	bic.w	r3, r3, #3
 8005b86:	f043 0301 	orr.w	r3, r3, #1
 8005b8a:	81a3      	strh	r3, [r4, #12]
 8005b8c:	89a0      	ldrh	r0, [r4, #12]
 8005b8e:	4305      	orrs	r5, r0
 8005b90:	81a5      	strh	r5, [r4, #12]
 8005b92:	e7cd      	b.n	8005b30 <__smakebuf_r+0x18>
 8005b94:	08005131 	.word	0x08005131

08005b98 <__malloc_lock>:
 8005b98:	4801      	ldr	r0, [pc, #4]	; (8005ba0 <__malloc_lock+0x8>)
 8005b9a:	f7ff bbc0 	b.w	800531e <__retarget_lock_acquire_recursive>
 8005b9e:	bf00      	nop
 8005ba0:	2000419c 	.word	0x2000419c

08005ba4 <__malloc_unlock>:
 8005ba4:	4801      	ldr	r0, [pc, #4]	; (8005bac <__malloc_unlock+0x8>)
 8005ba6:	f7ff bbbb 	b.w	8005320 <__retarget_lock_release_recursive>
 8005baa:	bf00      	nop
 8005bac:	2000419c 	.word	0x2000419c

08005bb0 <_free_r>:
 8005bb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005bb2:	2900      	cmp	r1, #0
 8005bb4:	d044      	beq.n	8005c40 <_free_r+0x90>
 8005bb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bba:	9001      	str	r0, [sp, #4]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f1a1 0404 	sub.w	r4, r1, #4
 8005bc2:	bfb8      	it	lt
 8005bc4:	18e4      	addlt	r4, r4, r3
 8005bc6:	f7ff ffe7 	bl	8005b98 <__malloc_lock>
 8005bca:	4a1e      	ldr	r2, [pc, #120]	; (8005c44 <_free_r+0x94>)
 8005bcc:	9801      	ldr	r0, [sp, #4]
 8005bce:	6813      	ldr	r3, [r2, #0]
 8005bd0:	b933      	cbnz	r3, 8005be0 <_free_r+0x30>
 8005bd2:	6063      	str	r3, [r4, #4]
 8005bd4:	6014      	str	r4, [r2, #0]
 8005bd6:	b003      	add	sp, #12
 8005bd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005bdc:	f7ff bfe2 	b.w	8005ba4 <__malloc_unlock>
 8005be0:	42a3      	cmp	r3, r4
 8005be2:	d908      	bls.n	8005bf6 <_free_r+0x46>
 8005be4:	6825      	ldr	r5, [r4, #0]
 8005be6:	1961      	adds	r1, r4, r5
 8005be8:	428b      	cmp	r3, r1
 8005bea:	bf01      	itttt	eq
 8005bec:	6819      	ldreq	r1, [r3, #0]
 8005bee:	685b      	ldreq	r3, [r3, #4]
 8005bf0:	1949      	addeq	r1, r1, r5
 8005bf2:	6021      	streq	r1, [r4, #0]
 8005bf4:	e7ed      	b.n	8005bd2 <_free_r+0x22>
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	b10b      	cbz	r3, 8005c00 <_free_r+0x50>
 8005bfc:	42a3      	cmp	r3, r4
 8005bfe:	d9fa      	bls.n	8005bf6 <_free_r+0x46>
 8005c00:	6811      	ldr	r1, [r2, #0]
 8005c02:	1855      	adds	r5, r2, r1
 8005c04:	42a5      	cmp	r5, r4
 8005c06:	d10b      	bne.n	8005c20 <_free_r+0x70>
 8005c08:	6824      	ldr	r4, [r4, #0]
 8005c0a:	4421      	add	r1, r4
 8005c0c:	1854      	adds	r4, r2, r1
 8005c0e:	42a3      	cmp	r3, r4
 8005c10:	6011      	str	r1, [r2, #0]
 8005c12:	d1e0      	bne.n	8005bd6 <_free_r+0x26>
 8005c14:	681c      	ldr	r4, [r3, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	6053      	str	r3, [r2, #4]
 8005c1a:	4421      	add	r1, r4
 8005c1c:	6011      	str	r1, [r2, #0]
 8005c1e:	e7da      	b.n	8005bd6 <_free_r+0x26>
 8005c20:	d902      	bls.n	8005c28 <_free_r+0x78>
 8005c22:	230c      	movs	r3, #12
 8005c24:	6003      	str	r3, [r0, #0]
 8005c26:	e7d6      	b.n	8005bd6 <_free_r+0x26>
 8005c28:	6825      	ldr	r5, [r4, #0]
 8005c2a:	1961      	adds	r1, r4, r5
 8005c2c:	428b      	cmp	r3, r1
 8005c2e:	bf04      	itt	eq
 8005c30:	6819      	ldreq	r1, [r3, #0]
 8005c32:	685b      	ldreq	r3, [r3, #4]
 8005c34:	6063      	str	r3, [r4, #4]
 8005c36:	bf04      	itt	eq
 8005c38:	1949      	addeq	r1, r1, r5
 8005c3a:	6021      	streq	r1, [r4, #0]
 8005c3c:	6054      	str	r4, [r2, #4]
 8005c3e:	e7ca      	b.n	8005bd6 <_free_r+0x26>
 8005c40:	b003      	add	sp, #12
 8005c42:	bd30      	pop	{r4, r5, pc}
 8005c44:	200041a0 	.word	0x200041a0

08005c48 <__ssputs_r>:
 8005c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c4c:	688e      	ldr	r6, [r1, #8]
 8005c4e:	429e      	cmp	r6, r3
 8005c50:	4682      	mov	sl, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	4690      	mov	r8, r2
 8005c56:	461f      	mov	r7, r3
 8005c58:	d838      	bhi.n	8005ccc <__ssputs_r+0x84>
 8005c5a:	898a      	ldrh	r2, [r1, #12]
 8005c5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c60:	d032      	beq.n	8005cc8 <__ssputs_r+0x80>
 8005c62:	6825      	ldr	r5, [r4, #0]
 8005c64:	6909      	ldr	r1, [r1, #16]
 8005c66:	eba5 0901 	sub.w	r9, r5, r1
 8005c6a:	6965      	ldr	r5, [r4, #20]
 8005c6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c74:	3301      	adds	r3, #1
 8005c76:	444b      	add	r3, r9
 8005c78:	106d      	asrs	r5, r5, #1
 8005c7a:	429d      	cmp	r5, r3
 8005c7c:	bf38      	it	cc
 8005c7e:	461d      	movcc	r5, r3
 8005c80:	0553      	lsls	r3, r2, #21
 8005c82:	d531      	bpl.n	8005ce8 <__ssputs_r+0xa0>
 8005c84:	4629      	mov	r1, r5
 8005c86:	f7ff fb83 	bl	8005390 <_malloc_r>
 8005c8a:	4606      	mov	r6, r0
 8005c8c:	b950      	cbnz	r0, 8005ca4 <__ssputs_r+0x5c>
 8005c8e:	230c      	movs	r3, #12
 8005c90:	f8ca 3000 	str.w	r3, [sl]
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c9a:	81a3      	strh	r3, [r4, #12]
 8005c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca4:	6921      	ldr	r1, [r4, #16]
 8005ca6:	464a      	mov	r2, r9
 8005ca8:	f7ff fb3b 	bl	8005322 <memcpy>
 8005cac:	89a3      	ldrh	r3, [r4, #12]
 8005cae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb6:	81a3      	strh	r3, [r4, #12]
 8005cb8:	6126      	str	r6, [r4, #16]
 8005cba:	6165      	str	r5, [r4, #20]
 8005cbc:	444e      	add	r6, r9
 8005cbe:	eba5 0509 	sub.w	r5, r5, r9
 8005cc2:	6026      	str	r6, [r4, #0]
 8005cc4:	60a5      	str	r5, [r4, #8]
 8005cc6:	463e      	mov	r6, r7
 8005cc8:	42be      	cmp	r6, r7
 8005cca:	d900      	bls.n	8005cce <__ssputs_r+0x86>
 8005ccc:	463e      	mov	r6, r7
 8005cce:	6820      	ldr	r0, [r4, #0]
 8005cd0:	4632      	mov	r2, r6
 8005cd2:	4641      	mov	r1, r8
 8005cd4:	f000 fc36 	bl	8006544 <memmove>
 8005cd8:	68a3      	ldr	r3, [r4, #8]
 8005cda:	1b9b      	subs	r3, r3, r6
 8005cdc:	60a3      	str	r3, [r4, #8]
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	4433      	add	r3, r6
 8005ce2:	6023      	str	r3, [r4, #0]
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	e7db      	b.n	8005ca0 <__ssputs_r+0x58>
 8005ce8:	462a      	mov	r2, r5
 8005cea:	f000 fc45 	bl	8006578 <_realloc_r>
 8005cee:	4606      	mov	r6, r0
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	d1e1      	bne.n	8005cb8 <__ssputs_r+0x70>
 8005cf4:	6921      	ldr	r1, [r4, #16]
 8005cf6:	4650      	mov	r0, sl
 8005cf8:	f7ff ff5a 	bl	8005bb0 <_free_r>
 8005cfc:	e7c7      	b.n	8005c8e <__ssputs_r+0x46>
	...

08005d00 <_svfiprintf_r>:
 8005d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d04:	4698      	mov	r8, r3
 8005d06:	898b      	ldrh	r3, [r1, #12]
 8005d08:	061b      	lsls	r3, r3, #24
 8005d0a:	b09d      	sub	sp, #116	; 0x74
 8005d0c:	4607      	mov	r7, r0
 8005d0e:	460d      	mov	r5, r1
 8005d10:	4614      	mov	r4, r2
 8005d12:	d50e      	bpl.n	8005d32 <_svfiprintf_r+0x32>
 8005d14:	690b      	ldr	r3, [r1, #16]
 8005d16:	b963      	cbnz	r3, 8005d32 <_svfiprintf_r+0x32>
 8005d18:	2140      	movs	r1, #64	; 0x40
 8005d1a:	f7ff fb39 	bl	8005390 <_malloc_r>
 8005d1e:	6028      	str	r0, [r5, #0]
 8005d20:	6128      	str	r0, [r5, #16]
 8005d22:	b920      	cbnz	r0, 8005d2e <_svfiprintf_r+0x2e>
 8005d24:	230c      	movs	r3, #12
 8005d26:	603b      	str	r3, [r7, #0]
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	e0d1      	b.n	8005ed2 <_svfiprintf_r+0x1d2>
 8005d2e:	2340      	movs	r3, #64	; 0x40
 8005d30:	616b      	str	r3, [r5, #20]
 8005d32:	2300      	movs	r3, #0
 8005d34:	9309      	str	r3, [sp, #36]	; 0x24
 8005d36:	2320      	movs	r3, #32
 8005d38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d40:	2330      	movs	r3, #48	; 0x30
 8005d42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005eec <_svfiprintf_r+0x1ec>
 8005d46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d4a:	f04f 0901 	mov.w	r9, #1
 8005d4e:	4623      	mov	r3, r4
 8005d50:	469a      	mov	sl, r3
 8005d52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d56:	b10a      	cbz	r2, 8005d5c <_svfiprintf_r+0x5c>
 8005d58:	2a25      	cmp	r2, #37	; 0x25
 8005d5a:	d1f9      	bne.n	8005d50 <_svfiprintf_r+0x50>
 8005d5c:	ebba 0b04 	subs.w	fp, sl, r4
 8005d60:	d00b      	beq.n	8005d7a <_svfiprintf_r+0x7a>
 8005d62:	465b      	mov	r3, fp
 8005d64:	4622      	mov	r2, r4
 8005d66:	4629      	mov	r1, r5
 8005d68:	4638      	mov	r0, r7
 8005d6a:	f7ff ff6d 	bl	8005c48 <__ssputs_r>
 8005d6e:	3001      	adds	r0, #1
 8005d70:	f000 80aa 	beq.w	8005ec8 <_svfiprintf_r+0x1c8>
 8005d74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d76:	445a      	add	r2, fp
 8005d78:	9209      	str	r2, [sp, #36]	; 0x24
 8005d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 80a2 	beq.w	8005ec8 <_svfiprintf_r+0x1c8>
 8005d84:	2300      	movs	r3, #0
 8005d86:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d8e:	f10a 0a01 	add.w	sl, sl, #1
 8005d92:	9304      	str	r3, [sp, #16]
 8005d94:	9307      	str	r3, [sp, #28]
 8005d96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d9a:	931a      	str	r3, [sp, #104]	; 0x68
 8005d9c:	4654      	mov	r4, sl
 8005d9e:	2205      	movs	r2, #5
 8005da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005da4:	4851      	ldr	r0, [pc, #324]	; (8005eec <_svfiprintf_r+0x1ec>)
 8005da6:	f7fa fa1b 	bl	80001e0 <memchr>
 8005daa:	9a04      	ldr	r2, [sp, #16]
 8005dac:	b9d8      	cbnz	r0, 8005de6 <_svfiprintf_r+0xe6>
 8005dae:	06d0      	lsls	r0, r2, #27
 8005db0:	bf44      	itt	mi
 8005db2:	2320      	movmi	r3, #32
 8005db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005db8:	0711      	lsls	r1, r2, #28
 8005dba:	bf44      	itt	mi
 8005dbc:	232b      	movmi	r3, #43	; 0x2b
 8005dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005dc6:	2b2a      	cmp	r3, #42	; 0x2a
 8005dc8:	d015      	beq.n	8005df6 <_svfiprintf_r+0xf6>
 8005dca:	9a07      	ldr	r2, [sp, #28]
 8005dcc:	4654      	mov	r4, sl
 8005dce:	2000      	movs	r0, #0
 8005dd0:	f04f 0c0a 	mov.w	ip, #10
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dda:	3b30      	subs	r3, #48	; 0x30
 8005ddc:	2b09      	cmp	r3, #9
 8005dde:	d94e      	bls.n	8005e7e <_svfiprintf_r+0x17e>
 8005de0:	b1b0      	cbz	r0, 8005e10 <_svfiprintf_r+0x110>
 8005de2:	9207      	str	r2, [sp, #28]
 8005de4:	e014      	b.n	8005e10 <_svfiprintf_r+0x110>
 8005de6:	eba0 0308 	sub.w	r3, r0, r8
 8005dea:	fa09 f303 	lsl.w	r3, r9, r3
 8005dee:	4313      	orrs	r3, r2
 8005df0:	9304      	str	r3, [sp, #16]
 8005df2:	46a2      	mov	sl, r4
 8005df4:	e7d2      	b.n	8005d9c <_svfiprintf_r+0x9c>
 8005df6:	9b03      	ldr	r3, [sp, #12]
 8005df8:	1d19      	adds	r1, r3, #4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9103      	str	r1, [sp, #12]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	bfbb      	ittet	lt
 8005e02:	425b      	neglt	r3, r3
 8005e04:	f042 0202 	orrlt.w	r2, r2, #2
 8005e08:	9307      	strge	r3, [sp, #28]
 8005e0a:	9307      	strlt	r3, [sp, #28]
 8005e0c:	bfb8      	it	lt
 8005e0e:	9204      	strlt	r2, [sp, #16]
 8005e10:	7823      	ldrb	r3, [r4, #0]
 8005e12:	2b2e      	cmp	r3, #46	; 0x2e
 8005e14:	d10c      	bne.n	8005e30 <_svfiprintf_r+0x130>
 8005e16:	7863      	ldrb	r3, [r4, #1]
 8005e18:	2b2a      	cmp	r3, #42	; 0x2a
 8005e1a:	d135      	bne.n	8005e88 <_svfiprintf_r+0x188>
 8005e1c:	9b03      	ldr	r3, [sp, #12]
 8005e1e:	1d1a      	adds	r2, r3, #4
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	9203      	str	r2, [sp, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	bfb8      	it	lt
 8005e28:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e2c:	3402      	adds	r4, #2
 8005e2e:	9305      	str	r3, [sp, #20]
 8005e30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005efc <_svfiprintf_r+0x1fc>
 8005e34:	7821      	ldrb	r1, [r4, #0]
 8005e36:	2203      	movs	r2, #3
 8005e38:	4650      	mov	r0, sl
 8005e3a:	f7fa f9d1 	bl	80001e0 <memchr>
 8005e3e:	b140      	cbz	r0, 8005e52 <_svfiprintf_r+0x152>
 8005e40:	2340      	movs	r3, #64	; 0x40
 8005e42:	eba0 000a 	sub.w	r0, r0, sl
 8005e46:	fa03 f000 	lsl.w	r0, r3, r0
 8005e4a:	9b04      	ldr	r3, [sp, #16]
 8005e4c:	4303      	orrs	r3, r0
 8005e4e:	3401      	adds	r4, #1
 8005e50:	9304      	str	r3, [sp, #16]
 8005e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e56:	4826      	ldr	r0, [pc, #152]	; (8005ef0 <_svfiprintf_r+0x1f0>)
 8005e58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e5c:	2206      	movs	r2, #6
 8005e5e:	f7fa f9bf 	bl	80001e0 <memchr>
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d038      	beq.n	8005ed8 <_svfiprintf_r+0x1d8>
 8005e66:	4b23      	ldr	r3, [pc, #140]	; (8005ef4 <_svfiprintf_r+0x1f4>)
 8005e68:	bb1b      	cbnz	r3, 8005eb2 <_svfiprintf_r+0x1b2>
 8005e6a:	9b03      	ldr	r3, [sp, #12]
 8005e6c:	3307      	adds	r3, #7
 8005e6e:	f023 0307 	bic.w	r3, r3, #7
 8005e72:	3308      	adds	r3, #8
 8005e74:	9303      	str	r3, [sp, #12]
 8005e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e78:	4433      	add	r3, r6
 8005e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8005e7c:	e767      	b.n	8005d4e <_svfiprintf_r+0x4e>
 8005e7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e82:	460c      	mov	r4, r1
 8005e84:	2001      	movs	r0, #1
 8005e86:	e7a5      	b.n	8005dd4 <_svfiprintf_r+0xd4>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	3401      	adds	r4, #1
 8005e8c:	9305      	str	r3, [sp, #20]
 8005e8e:	4619      	mov	r1, r3
 8005e90:	f04f 0c0a 	mov.w	ip, #10
 8005e94:	4620      	mov	r0, r4
 8005e96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e9a:	3a30      	subs	r2, #48	; 0x30
 8005e9c:	2a09      	cmp	r2, #9
 8005e9e:	d903      	bls.n	8005ea8 <_svfiprintf_r+0x1a8>
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0c5      	beq.n	8005e30 <_svfiprintf_r+0x130>
 8005ea4:	9105      	str	r1, [sp, #20]
 8005ea6:	e7c3      	b.n	8005e30 <_svfiprintf_r+0x130>
 8005ea8:	fb0c 2101 	mla	r1, ip, r1, r2
 8005eac:	4604      	mov	r4, r0
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e7f0      	b.n	8005e94 <_svfiprintf_r+0x194>
 8005eb2:	ab03      	add	r3, sp, #12
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	462a      	mov	r2, r5
 8005eb8:	4b0f      	ldr	r3, [pc, #60]	; (8005ef8 <_svfiprintf_r+0x1f8>)
 8005eba:	a904      	add	r1, sp, #16
 8005ebc:	4638      	mov	r0, r7
 8005ebe:	f3af 8000 	nop.w
 8005ec2:	1c42      	adds	r2, r0, #1
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	d1d6      	bne.n	8005e76 <_svfiprintf_r+0x176>
 8005ec8:	89ab      	ldrh	r3, [r5, #12]
 8005eca:	065b      	lsls	r3, r3, #25
 8005ecc:	f53f af2c 	bmi.w	8005d28 <_svfiprintf_r+0x28>
 8005ed0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ed2:	b01d      	add	sp, #116	; 0x74
 8005ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed8:	ab03      	add	r3, sp, #12
 8005eda:	9300      	str	r3, [sp, #0]
 8005edc:	462a      	mov	r2, r5
 8005ede:	4b06      	ldr	r3, [pc, #24]	; (8005ef8 <_svfiprintf_r+0x1f8>)
 8005ee0:	a904      	add	r1, sp, #16
 8005ee2:	4638      	mov	r0, r7
 8005ee4:	f000 f9d4 	bl	8006290 <_printf_i>
 8005ee8:	e7eb      	b.n	8005ec2 <_svfiprintf_r+0x1c2>
 8005eea:	bf00      	nop
 8005eec:	0800683c 	.word	0x0800683c
 8005ef0:	08006846 	.word	0x08006846
 8005ef4:	00000000 	.word	0x00000000
 8005ef8:	08005c49 	.word	0x08005c49
 8005efc:	08006842 	.word	0x08006842

08005f00 <__sfputc_r>:
 8005f00:	6893      	ldr	r3, [r2, #8]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	b410      	push	{r4}
 8005f08:	6093      	str	r3, [r2, #8]
 8005f0a:	da08      	bge.n	8005f1e <__sfputc_r+0x1e>
 8005f0c:	6994      	ldr	r4, [r2, #24]
 8005f0e:	42a3      	cmp	r3, r4
 8005f10:	db01      	blt.n	8005f16 <__sfputc_r+0x16>
 8005f12:	290a      	cmp	r1, #10
 8005f14:	d103      	bne.n	8005f1e <__sfputc_r+0x1e>
 8005f16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f1a:	f7ff bc21 	b.w	8005760 <__swbuf_r>
 8005f1e:	6813      	ldr	r3, [r2, #0]
 8005f20:	1c58      	adds	r0, r3, #1
 8005f22:	6010      	str	r0, [r2, #0]
 8005f24:	7019      	strb	r1, [r3, #0]
 8005f26:	4608      	mov	r0, r1
 8005f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <__sfputs_r>:
 8005f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f30:	4606      	mov	r6, r0
 8005f32:	460f      	mov	r7, r1
 8005f34:	4614      	mov	r4, r2
 8005f36:	18d5      	adds	r5, r2, r3
 8005f38:	42ac      	cmp	r4, r5
 8005f3a:	d101      	bne.n	8005f40 <__sfputs_r+0x12>
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	e007      	b.n	8005f50 <__sfputs_r+0x22>
 8005f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f44:	463a      	mov	r2, r7
 8005f46:	4630      	mov	r0, r6
 8005f48:	f7ff ffda 	bl	8005f00 <__sfputc_r>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d1f3      	bne.n	8005f38 <__sfputs_r+0xa>
 8005f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f54 <_vfiprintf_r>:
 8005f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f58:	460d      	mov	r5, r1
 8005f5a:	b09d      	sub	sp, #116	; 0x74
 8005f5c:	4614      	mov	r4, r2
 8005f5e:	4698      	mov	r8, r3
 8005f60:	4606      	mov	r6, r0
 8005f62:	b118      	cbz	r0, 8005f6c <_vfiprintf_r+0x18>
 8005f64:	6983      	ldr	r3, [r0, #24]
 8005f66:	b90b      	cbnz	r3, 8005f6c <_vfiprintf_r+0x18>
 8005f68:	f7ff f916 	bl	8005198 <__sinit>
 8005f6c:	4b89      	ldr	r3, [pc, #548]	; (8006194 <_vfiprintf_r+0x240>)
 8005f6e:	429d      	cmp	r5, r3
 8005f70:	d11b      	bne.n	8005faa <_vfiprintf_r+0x56>
 8005f72:	6875      	ldr	r5, [r6, #4]
 8005f74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f76:	07d9      	lsls	r1, r3, #31
 8005f78:	d405      	bmi.n	8005f86 <_vfiprintf_r+0x32>
 8005f7a:	89ab      	ldrh	r3, [r5, #12]
 8005f7c:	059a      	lsls	r2, r3, #22
 8005f7e:	d402      	bmi.n	8005f86 <_vfiprintf_r+0x32>
 8005f80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f82:	f7ff f9cc 	bl	800531e <__retarget_lock_acquire_recursive>
 8005f86:	89ab      	ldrh	r3, [r5, #12]
 8005f88:	071b      	lsls	r3, r3, #28
 8005f8a:	d501      	bpl.n	8005f90 <_vfiprintf_r+0x3c>
 8005f8c:	692b      	ldr	r3, [r5, #16]
 8005f8e:	b9eb      	cbnz	r3, 8005fcc <_vfiprintf_r+0x78>
 8005f90:	4629      	mov	r1, r5
 8005f92:	4630      	mov	r0, r6
 8005f94:	f7ff fc48 	bl	8005828 <__swsetup_r>
 8005f98:	b1c0      	cbz	r0, 8005fcc <_vfiprintf_r+0x78>
 8005f9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f9c:	07dc      	lsls	r4, r3, #31
 8005f9e:	d50e      	bpl.n	8005fbe <_vfiprintf_r+0x6a>
 8005fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fa4:	b01d      	add	sp, #116	; 0x74
 8005fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005faa:	4b7b      	ldr	r3, [pc, #492]	; (8006198 <_vfiprintf_r+0x244>)
 8005fac:	429d      	cmp	r5, r3
 8005fae:	d101      	bne.n	8005fb4 <_vfiprintf_r+0x60>
 8005fb0:	68b5      	ldr	r5, [r6, #8]
 8005fb2:	e7df      	b.n	8005f74 <_vfiprintf_r+0x20>
 8005fb4:	4b79      	ldr	r3, [pc, #484]	; (800619c <_vfiprintf_r+0x248>)
 8005fb6:	429d      	cmp	r5, r3
 8005fb8:	bf08      	it	eq
 8005fba:	68f5      	ldreq	r5, [r6, #12]
 8005fbc:	e7da      	b.n	8005f74 <_vfiprintf_r+0x20>
 8005fbe:	89ab      	ldrh	r3, [r5, #12]
 8005fc0:	0598      	lsls	r0, r3, #22
 8005fc2:	d4ed      	bmi.n	8005fa0 <_vfiprintf_r+0x4c>
 8005fc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fc6:	f7ff f9ab 	bl	8005320 <__retarget_lock_release_recursive>
 8005fca:	e7e9      	b.n	8005fa0 <_vfiprintf_r+0x4c>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd0:	2320      	movs	r3, #32
 8005fd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005fd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fda:	2330      	movs	r3, #48	; 0x30
 8005fdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80061a0 <_vfiprintf_r+0x24c>
 8005fe0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005fe4:	f04f 0901 	mov.w	r9, #1
 8005fe8:	4623      	mov	r3, r4
 8005fea:	469a      	mov	sl, r3
 8005fec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ff0:	b10a      	cbz	r2, 8005ff6 <_vfiprintf_r+0xa2>
 8005ff2:	2a25      	cmp	r2, #37	; 0x25
 8005ff4:	d1f9      	bne.n	8005fea <_vfiprintf_r+0x96>
 8005ff6:	ebba 0b04 	subs.w	fp, sl, r4
 8005ffa:	d00b      	beq.n	8006014 <_vfiprintf_r+0xc0>
 8005ffc:	465b      	mov	r3, fp
 8005ffe:	4622      	mov	r2, r4
 8006000:	4629      	mov	r1, r5
 8006002:	4630      	mov	r0, r6
 8006004:	f7ff ff93 	bl	8005f2e <__sfputs_r>
 8006008:	3001      	adds	r0, #1
 800600a:	f000 80aa 	beq.w	8006162 <_vfiprintf_r+0x20e>
 800600e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006010:	445a      	add	r2, fp
 8006012:	9209      	str	r2, [sp, #36]	; 0x24
 8006014:	f89a 3000 	ldrb.w	r3, [sl]
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 80a2 	beq.w	8006162 <_vfiprintf_r+0x20e>
 800601e:	2300      	movs	r3, #0
 8006020:	f04f 32ff 	mov.w	r2, #4294967295
 8006024:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006028:	f10a 0a01 	add.w	sl, sl, #1
 800602c:	9304      	str	r3, [sp, #16]
 800602e:	9307      	str	r3, [sp, #28]
 8006030:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006034:	931a      	str	r3, [sp, #104]	; 0x68
 8006036:	4654      	mov	r4, sl
 8006038:	2205      	movs	r2, #5
 800603a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800603e:	4858      	ldr	r0, [pc, #352]	; (80061a0 <_vfiprintf_r+0x24c>)
 8006040:	f7fa f8ce 	bl	80001e0 <memchr>
 8006044:	9a04      	ldr	r2, [sp, #16]
 8006046:	b9d8      	cbnz	r0, 8006080 <_vfiprintf_r+0x12c>
 8006048:	06d1      	lsls	r1, r2, #27
 800604a:	bf44      	itt	mi
 800604c:	2320      	movmi	r3, #32
 800604e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006052:	0713      	lsls	r3, r2, #28
 8006054:	bf44      	itt	mi
 8006056:	232b      	movmi	r3, #43	; 0x2b
 8006058:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800605c:	f89a 3000 	ldrb.w	r3, [sl]
 8006060:	2b2a      	cmp	r3, #42	; 0x2a
 8006062:	d015      	beq.n	8006090 <_vfiprintf_r+0x13c>
 8006064:	9a07      	ldr	r2, [sp, #28]
 8006066:	4654      	mov	r4, sl
 8006068:	2000      	movs	r0, #0
 800606a:	f04f 0c0a 	mov.w	ip, #10
 800606e:	4621      	mov	r1, r4
 8006070:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006074:	3b30      	subs	r3, #48	; 0x30
 8006076:	2b09      	cmp	r3, #9
 8006078:	d94e      	bls.n	8006118 <_vfiprintf_r+0x1c4>
 800607a:	b1b0      	cbz	r0, 80060aa <_vfiprintf_r+0x156>
 800607c:	9207      	str	r2, [sp, #28]
 800607e:	e014      	b.n	80060aa <_vfiprintf_r+0x156>
 8006080:	eba0 0308 	sub.w	r3, r0, r8
 8006084:	fa09 f303 	lsl.w	r3, r9, r3
 8006088:	4313      	orrs	r3, r2
 800608a:	9304      	str	r3, [sp, #16]
 800608c:	46a2      	mov	sl, r4
 800608e:	e7d2      	b.n	8006036 <_vfiprintf_r+0xe2>
 8006090:	9b03      	ldr	r3, [sp, #12]
 8006092:	1d19      	adds	r1, r3, #4
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	9103      	str	r1, [sp, #12]
 8006098:	2b00      	cmp	r3, #0
 800609a:	bfbb      	ittet	lt
 800609c:	425b      	neglt	r3, r3
 800609e:	f042 0202 	orrlt.w	r2, r2, #2
 80060a2:	9307      	strge	r3, [sp, #28]
 80060a4:	9307      	strlt	r3, [sp, #28]
 80060a6:	bfb8      	it	lt
 80060a8:	9204      	strlt	r2, [sp, #16]
 80060aa:	7823      	ldrb	r3, [r4, #0]
 80060ac:	2b2e      	cmp	r3, #46	; 0x2e
 80060ae:	d10c      	bne.n	80060ca <_vfiprintf_r+0x176>
 80060b0:	7863      	ldrb	r3, [r4, #1]
 80060b2:	2b2a      	cmp	r3, #42	; 0x2a
 80060b4:	d135      	bne.n	8006122 <_vfiprintf_r+0x1ce>
 80060b6:	9b03      	ldr	r3, [sp, #12]
 80060b8:	1d1a      	adds	r2, r3, #4
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	9203      	str	r2, [sp, #12]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	bfb8      	it	lt
 80060c2:	f04f 33ff 	movlt.w	r3, #4294967295
 80060c6:	3402      	adds	r4, #2
 80060c8:	9305      	str	r3, [sp, #20]
 80060ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80061b0 <_vfiprintf_r+0x25c>
 80060ce:	7821      	ldrb	r1, [r4, #0]
 80060d0:	2203      	movs	r2, #3
 80060d2:	4650      	mov	r0, sl
 80060d4:	f7fa f884 	bl	80001e0 <memchr>
 80060d8:	b140      	cbz	r0, 80060ec <_vfiprintf_r+0x198>
 80060da:	2340      	movs	r3, #64	; 0x40
 80060dc:	eba0 000a 	sub.w	r0, r0, sl
 80060e0:	fa03 f000 	lsl.w	r0, r3, r0
 80060e4:	9b04      	ldr	r3, [sp, #16]
 80060e6:	4303      	orrs	r3, r0
 80060e8:	3401      	adds	r4, #1
 80060ea:	9304      	str	r3, [sp, #16]
 80060ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060f0:	482c      	ldr	r0, [pc, #176]	; (80061a4 <_vfiprintf_r+0x250>)
 80060f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80060f6:	2206      	movs	r2, #6
 80060f8:	f7fa f872 	bl	80001e0 <memchr>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	d03f      	beq.n	8006180 <_vfiprintf_r+0x22c>
 8006100:	4b29      	ldr	r3, [pc, #164]	; (80061a8 <_vfiprintf_r+0x254>)
 8006102:	bb1b      	cbnz	r3, 800614c <_vfiprintf_r+0x1f8>
 8006104:	9b03      	ldr	r3, [sp, #12]
 8006106:	3307      	adds	r3, #7
 8006108:	f023 0307 	bic.w	r3, r3, #7
 800610c:	3308      	adds	r3, #8
 800610e:	9303      	str	r3, [sp, #12]
 8006110:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006112:	443b      	add	r3, r7
 8006114:	9309      	str	r3, [sp, #36]	; 0x24
 8006116:	e767      	b.n	8005fe8 <_vfiprintf_r+0x94>
 8006118:	fb0c 3202 	mla	r2, ip, r2, r3
 800611c:	460c      	mov	r4, r1
 800611e:	2001      	movs	r0, #1
 8006120:	e7a5      	b.n	800606e <_vfiprintf_r+0x11a>
 8006122:	2300      	movs	r3, #0
 8006124:	3401      	adds	r4, #1
 8006126:	9305      	str	r3, [sp, #20]
 8006128:	4619      	mov	r1, r3
 800612a:	f04f 0c0a 	mov.w	ip, #10
 800612e:	4620      	mov	r0, r4
 8006130:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006134:	3a30      	subs	r2, #48	; 0x30
 8006136:	2a09      	cmp	r2, #9
 8006138:	d903      	bls.n	8006142 <_vfiprintf_r+0x1ee>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d0c5      	beq.n	80060ca <_vfiprintf_r+0x176>
 800613e:	9105      	str	r1, [sp, #20]
 8006140:	e7c3      	b.n	80060ca <_vfiprintf_r+0x176>
 8006142:	fb0c 2101 	mla	r1, ip, r1, r2
 8006146:	4604      	mov	r4, r0
 8006148:	2301      	movs	r3, #1
 800614a:	e7f0      	b.n	800612e <_vfiprintf_r+0x1da>
 800614c:	ab03      	add	r3, sp, #12
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	462a      	mov	r2, r5
 8006152:	4b16      	ldr	r3, [pc, #88]	; (80061ac <_vfiprintf_r+0x258>)
 8006154:	a904      	add	r1, sp, #16
 8006156:	4630      	mov	r0, r6
 8006158:	f3af 8000 	nop.w
 800615c:	4607      	mov	r7, r0
 800615e:	1c78      	adds	r0, r7, #1
 8006160:	d1d6      	bne.n	8006110 <_vfiprintf_r+0x1bc>
 8006162:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006164:	07d9      	lsls	r1, r3, #31
 8006166:	d405      	bmi.n	8006174 <_vfiprintf_r+0x220>
 8006168:	89ab      	ldrh	r3, [r5, #12]
 800616a:	059a      	lsls	r2, r3, #22
 800616c:	d402      	bmi.n	8006174 <_vfiprintf_r+0x220>
 800616e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006170:	f7ff f8d6 	bl	8005320 <__retarget_lock_release_recursive>
 8006174:	89ab      	ldrh	r3, [r5, #12]
 8006176:	065b      	lsls	r3, r3, #25
 8006178:	f53f af12 	bmi.w	8005fa0 <_vfiprintf_r+0x4c>
 800617c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800617e:	e711      	b.n	8005fa4 <_vfiprintf_r+0x50>
 8006180:	ab03      	add	r3, sp, #12
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	462a      	mov	r2, r5
 8006186:	4b09      	ldr	r3, [pc, #36]	; (80061ac <_vfiprintf_r+0x258>)
 8006188:	a904      	add	r1, sp, #16
 800618a:	4630      	mov	r0, r6
 800618c:	f000 f880 	bl	8006290 <_printf_i>
 8006190:	e7e4      	b.n	800615c <_vfiprintf_r+0x208>
 8006192:	bf00      	nop
 8006194:	080067f8 	.word	0x080067f8
 8006198:	08006818 	.word	0x08006818
 800619c:	080067d8 	.word	0x080067d8
 80061a0:	0800683c 	.word	0x0800683c
 80061a4:	08006846 	.word	0x08006846
 80061a8:	00000000 	.word	0x00000000
 80061ac:	08005f2f 	.word	0x08005f2f
 80061b0:	08006842 	.word	0x08006842

080061b4 <_printf_common>:
 80061b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061b8:	4616      	mov	r6, r2
 80061ba:	4699      	mov	r9, r3
 80061bc:	688a      	ldr	r2, [r1, #8]
 80061be:	690b      	ldr	r3, [r1, #16]
 80061c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80061c4:	4293      	cmp	r3, r2
 80061c6:	bfb8      	it	lt
 80061c8:	4613      	movlt	r3, r2
 80061ca:	6033      	str	r3, [r6, #0]
 80061cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061d0:	4607      	mov	r7, r0
 80061d2:	460c      	mov	r4, r1
 80061d4:	b10a      	cbz	r2, 80061da <_printf_common+0x26>
 80061d6:	3301      	adds	r3, #1
 80061d8:	6033      	str	r3, [r6, #0]
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	0699      	lsls	r1, r3, #26
 80061de:	bf42      	ittt	mi
 80061e0:	6833      	ldrmi	r3, [r6, #0]
 80061e2:	3302      	addmi	r3, #2
 80061e4:	6033      	strmi	r3, [r6, #0]
 80061e6:	6825      	ldr	r5, [r4, #0]
 80061e8:	f015 0506 	ands.w	r5, r5, #6
 80061ec:	d106      	bne.n	80061fc <_printf_common+0x48>
 80061ee:	f104 0a19 	add.w	sl, r4, #25
 80061f2:	68e3      	ldr	r3, [r4, #12]
 80061f4:	6832      	ldr	r2, [r6, #0]
 80061f6:	1a9b      	subs	r3, r3, r2
 80061f8:	42ab      	cmp	r3, r5
 80061fa:	dc26      	bgt.n	800624a <_printf_common+0x96>
 80061fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006200:	1e13      	subs	r3, r2, #0
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	bf18      	it	ne
 8006206:	2301      	movne	r3, #1
 8006208:	0692      	lsls	r2, r2, #26
 800620a:	d42b      	bmi.n	8006264 <_printf_common+0xb0>
 800620c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006210:	4649      	mov	r1, r9
 8006212:	4638      	mov	r0, r7
 8006214:	47c0      	blx	r8
 8006216:	3001      	adds	r0, #1
 8006218:	d01e      	beq.n	8006258 <_printf_common+0xa4>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	68e5      	ldr	r5, [r4, #12]
 800621e:	6832      	ldr	r2, [r6, #0]
 8006220:	f003 0306 	and.w	r3, r3, #6
 8006224:	2b04      	cmp	r3, #4
 8006226:	bf08      	it	eq
 8006228:	1aad      	subeq	r5, r5, r2
 800622a:	68a3      	ldr	r3, [r4, #8]
 800622c:	6922      	ldr	r2, [r4, #16]
 800622e:	bf0c      	ite	eq
 8006230:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006234:	2500      	movne	r5, #0
 8006236:	4293      	cmp	r3, r2
 8006238:	bfc4      	itt	gt
 800623a:	1a9b      	subgt	r3, r3, r2
 800623c:	18ed      	addgt	r5, r5, r3
 800623e:	2600      	movs	r6, #0
 8006240:	341a      	adds	r4, #26
 8006242:	42b5      	cmp	r5, r6
 8006244:	d11a      	bne.n	800627c <_printf_common+0xc8>
 8006246:	2000      	movs	r0, #0
 8006248:	e008      	b.n	800625c <_printf_common+0xa8>
 800624a:	2301      	movs	r3, #1
 800624c:	4652      	mov	r2, sl
 800624e:	4649      	mov	r1, r9
 8006250:	4638      	mov	r0, r7
 8006252:	47c0      	blx	r8
 8006254:	3001      	adds	r0, #1
 8006256:	d103      	bne.n	8006260 <_printf_common+0xac>
 8006258:	f04f 30ff 	mov.w	r0, #4294967295
 800625c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006260:	3501      	adds	r5, #1
 8006262:	e7c6      	b.n	80061f2 <_printf_common+0x3e>
 8006264:	18e1      	adds	r1, r4, r3
 8006266:	1c5a      	adds	r2, r3, #1
 8006268:	2030      	movs	r0, #48	; 0x30
 800626a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800626e:	4422      	add	r2, r4
 8006270:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006274:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006278:	3302      	adds	r3, #2
 800627a:	e7c7      	b.n	800620c <_printf_common+0x58>
 800627c:	2301      	movs	r3, #1
 800627e:	4622      	mov	r2, r4
 8006280:	4649      	mov	r1, r9
 8006282:	4638      	mov	r0, r7
 8006284:	47c0      	blx	r8
 8006286:	3001      	adds	r0, #1
 8006288:	d0e6      	beq.n	8006258 <_printf_common+0xa4>
 800628a:	3601      	adds	r6, #1
 800628c:	e7d9      	b.n	8006242 <_printf_common+0x8e>
	...

08006290 <_printf_i>:
 8006290:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006294:	7e0f      	ldrb	r7, [r1, #24]
 8006296:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006298:	2f78      	cmp	r7, #120	; 0x78
 800629a:	4691      	mov	r9, r2
 800629c:	4680      	mov	r8, r0
 800629e:	460c      	mov	r4, r1
 80062a0:	469a      	mov	sl, r3
 80062a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80062a6:	d807      	bhi.n	80062b8 <_printf_i+0x28>
 80062a8:	2f62      	cmp	r7, #98	; 0x62
 80062aa:	d80a      	bhi.n	80062c2 <_printf_i+0x32>
 80062ac:	2f00      	cmp	r7, #0
 80062ae:	f000 80d8 	beq.w	8006462 <_printf_i+0x1d2>
 80062b2:	2f58      	cmp	r7, #88	; 0x58
 80062b4:	f000 80a3 	beq.w	80063fe <_printf_i+0x16e>
 80062b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80062c0:	e03a      	b.n	8006338 <_printf_i+0xa8>
 80062c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80062c6:	2b15      	cmp	r3, #21
 80062c8:	d8f6      	bhi.n	80062b8 <_printf_i+0x28>
 80062ca:	a101      	add	r1, pc, #4	; (adr r1, 80062d0 <_printf_i+0x40>)
 80062cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062d0:	08006329 	.word	0x08006329
 80062d4:	0800633d 	.word	0x0800633d
 80062d8:	080062b9 	.word	0x080062b9
 80062dc:	080062b9 	.word	0x080062b9
 80062e0:	080062b9 	.word	0x080062b9
 80062e4:	080062b9 	.word	0x080062b9
 80062e8:	0800633d 	.word	0x0800633d
 80062ec:	080062b9 	.word	0x080062b9
 80062f0:	080062b9 	.word	0x080062b9
 80062f4:	080062b9 	.word	0x080062b9
 80062f8:	080062b9 	.word	0x080062b9
 80062fc:	08006449 	.word	0x08006449
 8006300:	0800636d 	.word	0x0800636d
 8006304:	0800642b 	.word	0x0800642b
 8006308:	080062b9 	.word	0x080062b9
 800630c:	080062b9 	.word	0x080062b9
 8006310:	0800646b 	.word	0x0800646b
 8006314:	080062b9 	.word	0x080062b9
 8006318:	0800636d 	.word	0x0800636d
 800631c:	080062b9 	.word	0x080062b9
 8006320:	080062b9 	.word	0x080062b9
 8006324:	08006433 	.word	0x08006433
 8006328:	682b      	ldr	r3, [r5, #0]
 800632a:	1d1a      	adds	r2, r3, #4
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	602a      	str	r2, [r5, #0]
 8006330:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006334:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006338:	2301      	movs	r3, #1
 800633a:	e0a3      	b.n	8006484 <_printf_i+0x1f4>
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	6829      	ldr	r1, [r5, #0]
 8006340:	0606      	lsls	r6, r0, #24
 8006342:	f101 0304 	add.w	r3, r1, #4
 8006346:	d50a      	bpl.n	800635e <_printf_i+0xce>
 8006348:	680e      	ldr	r6, [r1, #0]
 800634a:	602b      	str	r3, [r5, #0]
 800634c:	2e00      	cmp	r6, #0
 800634e:	da03      	bge.n	8006358 <_printf_i+0xc8>
 8006350:	232d      	movs	r3, #45	; 0x2d
 8006352:	4276      	negs	r6, r6
 8006354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006358:	485e      	ldr	r0, [pc, #376]	; (80064d4 <_printf_i+0x244>)
 800635a:	230a      	movs	r3, #10
 800635c:	e019      	b.n	8006392 <_printf_i+0x102>
 800635e:	680e      	ldr	r6, [r1, #0]
 8006360:	602b      	str	r3, [r5, #0]
 8006362:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006366:	bf18      	it	ne
 8006368:	b236      	sxthne	r6, r6
 800636a:	e7ef      	b.n	800634c <_printf_i+0xbc>
 800636c:	682b      	ldr	r3, [r5, #0]
 800636e:	6820      	ldr	r0, [r4, #0]
 8006370:	1d19      	adds	r1, r3, #4
 8006372:	6029      	str	r1, [r5, #0]
 8006374:	0601      	lsls	r1, r0, #24
 8006376:	d501      	bpl.n	800637c <_printf_i+0xec>
 8006378:	681e      	ldr	r6, [r3, #0]
 800637a:	e002      	b.n	8006382 <_printf_i+0xf2>
 800637c:	0646      	lsls	r6, r0, #25
 800637e:	d5fb      	bpl.n	8006378 <_printf_i+0xe8>
 8006380:	881e      	ldrh	r6, [r3, #0]
 8006382:	4854      	ldr	r0, [pc, #336]	; (80064d4 <_printf_i+0x244>)
 8006384:	2f6f      	cmp	r7, #111	; 0x6f
 8006386:	bf0c      	ite	eq
 8006388:	2308      	moveq	r3, #8
 800638a:	230a      	movne	r3, #10
 800638c:	2100      	movs	r1, #0
 800638e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006392:	6865      	ldr	r5, [r4, #4]
 8006394:	60a5      	str	r5, [r4, #8]
 8006396:	2d00      	cmp	r5, #0
 8006398:	bfa2      	ittt	ge
 800639a:	6821      	ldrge	r1, [r4, #0]
 800639c:	f021 0104 	bicge.w	r1, r1, #4
 80063a0:	6021      	strge	r1, [r4, #0]
 80063a2:	b90e      	cbnz	r6, 80063a8 <_printf_i+0x118>
 80063a4:	2d00      	cmp	r5, #0
 80063a6:	d04d      	beq.n	8006444 <_printf_i+0x1b4>
 80063a8:	4615      	mov	r5, r2
 80063aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80063ae:	fb03 6711 	mls	r7, r3, r1, r6
 80063b2:	5dc7      	ldrb	r7, [r0, r7]
 80063b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80063b8:	4637      	mov	r7, r6
 80063ba:	42bb      	cmp	r3, r7
 80063bc:	460e      	mov	r6, r1
 80063be:	d9f4      	bls.n	80063aa <_printf_i+0x11a>
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d10b      	bne.n	80063dc <_printf_i+0x14c>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	07de      	lsls	r6, r3, #31
 80063c8:	d508      	bpl.n	80063dc <_printf_i+0x14c>
 80063ca:	6923      	ldr	r3, [r4, #16]
 80063cc:	6861      	ldr	r1, [r4, #4]
 80063ce:	4299      	cmp	r1, r3
 80063d0:	bfde      	ittt	le
 80063d2:	2330      	movle	r3, #48	; 0x30
 80063d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063dc:	1b52      	subs	r2, r2, r5
 80063de:	6122      	str	r2, [r4, #16]
 80063e0:	f8cd a000 	str.w	sl, [sp]
 80063e4:	464b      	mov	r3, r9
 80063e6:	aa03      	add	r2, sp, #12
 80063e8:	4621      	mov	r1, r4
 80063ea:	4640      	mov	r0, r8
 80063ec:	f7ff fee2 	bl	80061b4 <_printf_common>
 80063f0:	3001      	adds	r0, #1
 80063f2:	d14c      	bne.n	800648e <_printf_i+0x1fe>
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	b004      	add	sp, #16
 80063fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063fe:	4835      	ldr	r0, [pc, #212]	; (80064d4 <_printf_i+0x244>)
 8006400:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006404:	6829      	ldr	r1, [r5, #0]
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	f851 6b04 	ldr.w	r6, [r1], #4
 800640c:	6029      	str	r1, [r5, #0]
 800640e:	061d      	lsls	r5, r3, #24
 8006410:	d514      	bpl.n	800643c <_printf_i+0x1ac>
 8006412:	07df      	lsls	r7, r3, #31
 8006414:	bf44      	itt	mi
 8006416:	f043 0320 	orrmi.w	r3, r3, #32
 800641a:	6023      	strmi	r3, [r4, #0]
 800641c:	b91e      	cbnz	r6, 8006426 <_printf_i+0x196>
 800641e:	6823      	ldr	r3, [r4, #0]
 8006420:	f023 0320 	bic.w	r3, r3, #32
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	2310      	movs	r3, #16
 8006428:	e7b0      	b.n	800638c <_printf_i+0xfc>
 800642a:	6823      	ldr	r3, [r4, #0]
 800642c:	f043 0320 	orr.w	r3, r3, #32
 8006430:	6023      	str	r3, [r4, #0]
 8006432:	2378      	movs	r3, #120	; 0x78
 8006434:	4828      	ldr	r0, [pc, #160]	; (80064d8 <_printf_i+0x248>)
 8006436:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800643a:	e7e3      	b.n	8006404 <_printf_i+0x174>
 800643c:	0659      	lsls	r1, r3, #25
 800643e:	bf48      	it	mi
 8006440:	b2b6      	uxthmi	r6, r6
 8006442:	e7e6      	b.n	8006412 <_printf_i+0x182>
 8006444:	4615      	mov	r5, r2
 8006446:	e7bb      	b.n	80063c0 <_printf_i+0x130>
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	6826      	ldr	r6, [r4, #0]
 800644c:	6961      	ldr	r1, [r4, #20]
 800644e:	1d18      	adds	r0, r3, #4
 8006450:	6028      	str	r0, [r5, #0]
 8006452:	0635      	lsls	r5, r6, #24
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	d501      	bpl.n	800645c <_printf_i+0x1cc>
 8006458:	6019      	str	r1, [r3, #0]
 800645a:	e002      	b.n	8006462 <_printf_i+0x1d2>
 800645c:	0670      	lsls	r0, r6, #25
 800645e:	d5fb      	bpl.n	8006458 <_printf_i+0x1c8>
 8006460:	8019      	strh	r1, [r3, #0]
 8006462:	2300      	movs	r3, #0
 8006464:	6123      	str	r3, [r4, #16]
 8006466:	4615      	mov	r5, r2
 8006468:	e7ba      	b.n	80063e0 <_printf_i+0x150>
 800646a:	682b      	ldr	r3, [r5, #0]
 800646c:	1d1a      	adds	r2, r3, #4
 800646e:	602a      	str	r2, [r5, #0]
 8006470:	681d      	ldr	r5, [r3, #0]
 8006472:	6862      	ldr	r2, [r4, #4]
 8006474:	2100      	movs	r1, #0
 8006476:	4628      	mov	r0, r5
 8006478:	f7f9 feb2 	bl	80001e0 <memchr>
 800647c:	b108      	cbz	r0, 8006482 <_printf_i+0x1f2>
 800647e:	1b40      	subs	r0, r0, r5
 8006480:	6060      	str	r0, [r4, #4]
 8006482:	6863      	ldr	r3, [r4, #4]
 8006484:	6123      	str	r3, [r4, #16]
 8006486:	2300      	movs	r3, #0
 8006488:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800648c:	e7a8      	b.n	80063e0 <_printf_i+0x150>
 800648e:	6923      	ldr	r3, [r4, #16]
 8006490:	462a      	mov	r2, r5
 8006492:	4649      	mov	r1, r9
 8006494:	4640      	mov	r0, r8
 8006496:	47d0      	blx	sl
 8006498:	3001      	adds	r0, #1
 800649a:	d0ab      	beq.n	80063f4 <_printf_i+0x164>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	079b      	lsls	r3, r3, #30
 80064a0:	d413      	bmi.n	80064ca <_printf_i+0x23a>
 80064a2:	68e0      	ldr	r0, [r4, #12]
 80064a4:	9b03      	ldr	r3, [sp, #12]
 80064a6:	4298      	cmp	r0, r3
 80064a8:	bfb8      	it	lt
 80064aa:	4618      	movlt	r0, r3
 80064ac:	e7a4      	b.n	80063f8 <_printf_i+0x168>
 80064ae:	2301      	movs	r3, #1
 80064b0:	4632      	mov	r2, r6
 80064b2:	4649      	mov	r1, r9
 80064b4:	4640      	mov	r0, r8
 80064b6:	47d0      	blx	sl
 80064b8:	3001      	adds	r0, #1
 80064ba:	d09b      	beq.n	80063f4 <_printf_i+0x164>
 80064bc:	3501      	adds	r5, #1
 80064be:	68e3      	ldr	r3, [r4, #12]
 80064c0:	9903      	ldr	r1, [sp, #12]
 80064c2:	1a5b      	subs	r3, r3, r1
 80064c4:	42ab      	cmp	r3, r5
 80064c6:	dcf2      	bgt.n	80064ae <_printf_i+0x21e>
 80064c8:	e7eb      	b.n	80064a2 <_printf_i+0x212>
 80064ca:	2500      	movs	r5, #0
 80064cc:	f104 0619 	add.w	r6, r4, #25
 80064d0:	e7f5      	b.n	80064be <_printf_i+0x22e>
 80064d2:	bf00      	nop
 80064d4:	0800684d 	.word	0x0800684d
 80064d8:	0800685e 	.word	0x0800685e

080064dc <_read_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	4d07      	ldr	r5, [pc, #28]	; (80064fc <_read_r+0x20>)
 80064e0:	4604      	mov	r4, r0
 80064e2:	4608      	mov	r0, r1
 80064e4:	4611      	mov	r1, r2
 80064e6:	2200      	movs	r2, #0
 80064e8:	602a      	str	r2, [r5, #0]
 80064ea:	461a      	mov	r2, r3
 80064ec:	f7fa fb78 	bl	8000be0 <_read>
 80064f0:	1c43      	adds	r3, r0, #1
 80064f2:	d102      	bne.n	80064fa <_read_r+0x1e>
 80064f4:	682b      	ldr	r3, [r5, #0]
 80064f6:	b103      	cbz	r3, 80064fa <_read_r+0x1e>
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	bd38      	pop	{r3, r4, r5, pc}
 80064fc:	200041a8 	.word	0x200041a8

08006500 <_fstat_r>:
 8006500:	b538      	push	{r3, r4, r5, lr}
 8006502:	4d07      	ldr	r5, [pc, #28]	; (8006520 <_fstat_r+0x20>)
 8006504:	2300      	movs	r3, #0
 8006506:	4604      	mov	r4, r0
 8006508:	4608      	mov	r0, r1
 800650a:	4611      	mov	r1, r2
 800650c:	602b      	str	r3, [r5, #0]
 800650e:	f7fa fb90 	bl	8000c32 <_fstat>
 8006512:	1c43      	adds	r3, r0, #1
 8006514:	d102      	bne.n	800651c <_fstat_r+0x1c>
 8006516:	682b      	ldr	r3, [r5, #0]
 8006518:	b103      	cbz	r3, 800651c <_fstat_r+0x1c>
 800651a:	6023      	str	r3, [r4, #0]
 800651c:	bd38      	pop	{r3, r4, r5, pc}
 800651e:	bf00      	nop
 8006520:	200041a8 	.word	0x200041a8

08006524 <_isatty_r>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	4d06      	ldr	r5, [pc, #24]	; (8006540 <_isatty_r+0x1c>)
 8006528:	2300      	movs	r3, #0
 800652a:	4604      	mov	r4, r0
 800652c:	4608      	mov	r0, r1
 800652e:	602b      	str	r3, [r5, #0]
 8006530:	f7fa fb8f 	bl	8000c52 <_isatty>
 8006534:	1c43      	adds	r3, r0, #1
 8006536:	d102      	bne.n	800653e <_isatty_r+0x1a>
 8006538:	682b      	ldr	r3, [r5, #0]
 800653a:	b103      	cbz	r3, 800653e <_isatty_r+0x1a>
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	bd38      	pop	{r3, r4, r5, pc}
 8006540:	200041a8 	.word	0x200041a8

08006544 <memmove>:
 8006544:	4288      	cmp	r0, r1
 8006546:	b510      	push	{r4, lr}
 8006548:	eb01 0402 	add.w	r4, r1, r2
 800654c:	d902      	bls.n	8006554 <memmove+0x10>
 800654e:	4284      	cmp	r4, r0
 8006550:	4623      	mov	r3, r4
 8006552:	d807      	bhi.n	8006564 <memmove+0x20>
 8006554:	1e43      	subs	r3, r0, #1
 8006556:	42a1      	cmp	r1, r4
 8006558:	d008      	beq.n	800656c <memmove+0x28>
 800655a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800655e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006562:	e7f8      	b.n	8006556 <memmove+0x12>
 8006564:	4402      	add	r2, r0
 8006566:	4601      	mov	r1, r0
 8006568:	428a      	cmp	r2, r1
 800656a:	d100      	bne.n	800656e <memmove+0x2a>
 800656c:	bd10      	pop	{r4, pc}
 800656e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006576:	e7f7      	b.n	8006568 <memmove+0x24>

08006578 <_realloc_r>:
 8006578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800657c:	4680      	mov	r8, r0
 800657e:	4614      	mov	r4, r2
 8006580:	460e      	mov	r6, r1
 8006582:	b921      	cbnz	r1, 800658e <_realloc_r+0x16>
 8006584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006588:	4611      	mov	r1, r2
 800658a:	f7fe bf01 	b.w	8005390 <_malloc_r>
 800658e:	b92a      	cbnz	r2, 800659c <_realloc_r+0x24>
 8006590:	f7ff fb0e 	bl	8005bb0 <_free_r>
 8006594:	4625      	mov	r5, r4
 8006596:	4628      	mov	r0, r5
 8006598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800659c:	f000 f81b 	bl	80065d6 <_malloc_usable_size_r>
 80065a0:	4284      	cmp	r4, r0
 80065a2:	4607      	mov	r7, r0
 80065a4:	d802      	bhi.n	80065ac <_realloc_r+0x34>
 80065a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80065aa:	d812      	bhi.n	80065d2 <_realloc_r+0x5a>
 80065ac:	4621      	mov	r1, r4
 80065ae:	4640      	mov	r0, r8
 80065b0:	f7fe feee 	bl	8005390 <_malloc_r>
 80065b4:	4605      	mov	r5, r0
 80065b6:	2800      	cmp	r0, #0
 80065b8:	d0ed      	beq.n	8006596 <_realloc_r+0x1e>
 80065ba:	42bc      	cmp	r4, r7
 80065bc:	4622      	mov	r2, r4
 80065be:	4631      	mov	r1, r6
 80065c0:	bf28      	it	cs
 80065c2:	463a      	movcs	r2, r7
 80065c4:	f7fe fead 	bl	8005322 <memcpy>
 80065c8:	4631      	mov	r1, r6
 80065ca:	4640      	mov	r0, r8
 80065cc:	f7ff faf0 	bl	8005bb0 <_free_r>
 80065d0:	e7e1      	b.n	8006596 <_realloc_r+0x1e>
 80065d2:	4635      	mov	r5, r6
 80065d4:	e7df      	b.n	8006596 <_realloc_r+0x1e>

080065d6 <_malloc_usable_size_r>:
 80065d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065da:	1f18      	subs	r0, r3, #4
 80065dc:	2b00      	cmp	r3, #0
 80065de:	bfbc      	itt	lt
 80065e0:	580b      	ldrlt	r3, [r1, r0]
 80065e2:	18c0      	addlt	r0, r0, r3
 80065e4:	4770      	bx	lr
	...

080065e8 <_init>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	bf00      	nop
 80065ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065ee:	bc08      	pop	{r3}
 80065f0:	469e      	mov	lr, r3
 80065f2:	4770      	bx	lr

080065f4 <_fini>:
 80065f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f6:	bf00      	nop
 80065f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065fa:	bc08      	pop	{r3}
 80065fc:	469e      	mov	lr, r3
 80065fe:	4770      	bx	lr
