// Seed: 2014043660
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input  tri  id_2
);
  logic [7:0] id_4;
  module_2();
  assign id_4[1==1] = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply0 id_2
    , id_7,
    input wand id_3,
    input wor id_4,
    input supply0 id_5
);
  wire id_8;
  module_0(
      id_1, id_0, id_5
  );
endmodule
module module_2;
  assign id_1 = 1'b0;
  assign id_1 = 1 == 1;
  module_3(
      id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
