#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55df20ccf920 .scope module, "register" "register" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x55df20d190a0_0 .net *"_ivl_1", 0 0, L_0x55df20d1ad50;  1 drivers
v0x55df20d19180_0 .net *"_ivl_13", 0 0, L_0x55df20d1b380;  1 drivers
v0x55df20d19260_0 .net *"_ivl_15", 0 0, L_0x55df20d1b420;  1 drivers
v0x55df20d19320_0 .net *"_ivl_19", 0 0, L_0x55df20d1b650;  1 drivers
v0x55df20d19400_0 .net *"_ivl_21", 0 0, L_0x55df20d1b750;  1 drivers
v0x55df20d19530_0 .net *"_ivl_25", 0 0, L_0x55df20d1ba20;  1 drivers
v0x55df20d19610_0 .net *"_ivl_27", 0 0, L_0x55df20d1bac0;  1 drivers
v0x55df20d196f0_0 .net *"_ivl_3", 0 0, L_0x55df20d1adf0;  1 drivers
v0x55df20d197d0_0 .net *"_ivl_31", 0 0, L_0x55df20d1bc80;  1 drivers
v0x55df20d19940_0 .net *"_ivl_33", 0 0, L_0x55df20d1bdb0;  1 drivers
v0x55df20d19a20_0 .net *"_ivl_37", 0 0, L_0x55df20d1c030;  1 drivers
v0x55df20d19b00_0 .net *"_ivl_39", 0 0, L_0x55df20d1c0d0;  1 drivers
v0x55df20d19be0_0 .net *"_ivl_43", 0 0, L_0x55df20d1c2c0;  1 drivers
v0x55df20d19cc0_0 .net *"_ivl_45", 0 0, L_0x55df20d1c420;  1 drivers
v0x55df20d19da0_0 .net *"_ivl_7", 0 0, L_0x55df20d1afd0;  1 drivers
v0x55df20d19e80_0 .net *"_ivl_9", 0 0, L_0x55df20d1b0c0;  1 drivers
o0x7f710ba7f438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55df20d19f60_0 .net "clk", 0 0, o0x7f710ba7f438;  0 drivers
o0x7f710ba81ec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55df20d1a320_0 .net "en", 0 0, o0x7f710ba81ec8;  0 drivers
v0x55df20d1a3e0_0 .net "h1", 0 0, L_0x55df20d1ae90;  1 drivers
v0x55df20d1a480_0 .net "h2", 0 0, L_0x55df20d1b1b0;  1 drivers
v0x55df20d1a570_0 .net "h3", 0 0, L_0x55df20d1b510;  1 drivers
v0x55df20d1a660_0 .net "h4", 0 0, L_0x55df20d1b880;  1 drivers
v0x55df20d1a750_0 .net "h5", 0 0, L_0x55df20d1bbe0;  1 drivers
v0x55df20d1a840_0 .net "h6", 0 0, L_0x55df20d1be50;  1 drivers
v0x55df20d1a930_0 .net "h7", 0 0, L_0x55df20d1bef0;  1 drivers
v0x55df20d1aa20_0 .net "h8", 0 0, L_0x55df20d1c5d0;  1 drivers
o0x7f710ba81ef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55df20d1ab10_0 .net "in", 7 0, o0x7f710ba81ef8;  0 drivers
v0x55df20d1abf0_0 .net "out", 7 0, L_0x55df20d24450;  1 drivers
L_0x55df20d1ad50 .part o0x7f710ba81ef8, 0, 1;
L_0x55df20d1adf0 .part L_0x55df20d24450, 0, 1;
L_0x55df20d1ae90 .functor MUXZ 1, L_0x55df20d1adf0, L_0x55df20d1ad50, o0x7f710ba81ec8, C4<>;
L_0x55df20d1afd0 .part o0x7f710ba81ef8, 1, 1;
L_0x55df20d1b0c0 .part L_0x55df20d24450, 1, 1;
L_0x55df20d1b1b0 .functor MUXZ 1, L_0x55df20d1b0c0, L_0x55df20d1afd0, o0x7f710ba81ec8, C4<>;
L_0x55df20d1b380 .part o0x7f710ba81ef8, 2, 1;
L_0x55df20d1b420 .part L_0x55df20d24450, 2, 1;
L_0x55df20d1b510 .functor MUXZ 1, L_0x55df20d1b420, L_0x55df20d1b380, o0x7f710ba81ec8, C4<>;
L_0x55df20d1b650 .part o0x7f710ba81ef8, 3, 1;
L_0x55df20d1b750 .part L_0x55df20d24450, 3, 1;
L_0x55df20d1b880 .functor MUXZ 1, L_0x55df20d1b750, L_0x55df20d1b650, o0x7f710ba81ec8, C4<>;
L_0x55df20d1ba20 .part o0x7f710ba81ef8, 4, 1;
L_0x55df20d1bac0 .part L_0x55df20d24450, 4, 1;
L_0x55df20d1bbe0 .functor MUXZ 1, L_0x55df20d1bac0, L_0x55df20d1ba20, o0x7f710ba81ec8, C4<>;
L_0x55df20d1bc80 .part o0x7f710ba81ef8, 5, 1;
L_0x55df20d1bdb0 .part L_0x55df20d24450, 5, 1;
L_0x55df20d1be50 .functor MUXZ 1, L_0x55df20d1bdb0, L_0x55df20d1bc80, o0x7f710ba81ec8, C4<>;
L_0x55df20d1c030 .part o0x7f710ba81ef8, 6, 1;
L_0x55df20d1c0d0 .part L_0x55df20d24450, 6, 1;
L_0x55df20d1bef0 .functor MUXZ 1, L_0x55df20d1c0d0, L_0x55df20d1c030, o0x7f710ba81ec8, C4<>;
L_0x55df20d1c2c0 .part o0x7f710ba81ef8, 7, 1;
L_0x55df20d1c420 .part L_0x55df20d24450, 7, 1;
L_0x55df20d1c5d0 .functor MUXZ 1, L_0x55df20d1c420, L_0x55df20d1c2c0, o0x7f710ba81ec8, C4<>;
LS_0x55df20d24450_0_0 .concat8 [ 1 1 1 1], L_0x55df20d1d380, L_0x55df20d1e170, L_0x55df20d1f080, L_0x55df20d1ffb0;
LS_0x55df20d24450_0_4 .concat8 [ 1 1 1 1], L_0x55df20d20f20, L_0x55df20d22260, L_0x55df20d231b0, L_0x55df20d24120;
L_0x55df20d24450 .concat8 [ 4 4 0 0], LS_0x55df20d24450_0_0, LS_0x55df20d24450_0_4;
S_0x55df20cceae0 .scope module, "d1" "D_FlipFlop" 2 13, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1cf30 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d0c330_0 .net "D", 0 0, L_0x55df20d1ae90;  alias, 1 drivers
v0x55df20d0c3d0_0 .net "Q", 0 0, L_0x55df20d1d380;  1 drivers
v0x55df20d0c470_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0c540_0 .net "mitte", 0 0, L_0x55df20d1cca0;  1 drivers
S_0x55df20cc9530 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20cceae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1b920 .functor NOT 1, L_0x55df20d1ae90, C4<0>, C4<0>, C4<0>;
L_0x55df20d1c8f0 .functor AND 1, L_0x55df20d1b920, L_0x55df20d1cf30, C4<1>, C4<1>;
L_0x55df20d1c960 .functor NOT 1, L_0x55df20d1c8f0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1ca20 .functor AND 1, L_0x55df20d1ae90, L_0x55df20d1cf30, C4<1>, C4<1>;
L_0x55df20d1cae0 .functor NOT 1, L_0x55df20d1ca20, C4<0>, C4<0>, C4<0>;
L_0x55df20d1cba0 .functor AND 1, L_0x55df20d1c960, L_0x55df20d1ce70, C4<1>, C4<1>;
L_0x55df20d1cca0 .functor NOT 1, L_0x55df20d1cba0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1cd60 .functor AND 1, L_0x55df20d1cae0, L_0x55df20d1cca0, C4<1>, C4<1>;
L_0x55df20d1ce70 .functor NOT 1, L_0x55df20d1cd60, C4<0>, C4<0>, C4<0>;
v0x55df20cebea0_0 .net "D", 0 0, L_0x55df20d1ae90;  alias, 1 drivers
v0x55df20ce73d0_0 .net "Q", 0 0, L_0x55df20d1cca0;  alias, 1 drivers
v0x55df20ce2900_0 .net *"_ivl_0", 0 0, L_0x55df20d1b920;  1 drivers
v0x55df20cdde30_0 .net *"_ivl_11", 0 0, L_0x55df20d1cba0;  1 drivers
v0x55df20cd9360_0 .net *"_ivl_15", 0 0, L_0x55df20d1cd60;  1 drivers
v0x55df20cd4890_0 .net *"_ivl_3", 0 0, L_0x55df20d1c8f0;  1 drivers
v0x55df20d0b390_0 .net *"_ivl_7", 0 0, L_0x55df20d1ca20;  1 drivers
v0x55df20d0b450_0 .net "a", 0 0, L_0x55df20d1c960;  1 drivers
v0x55df20d0b510_0 .net "b", 0 0, L_0x55df20d1cae0;  1 drivers
v0x55df20d0b5d0_0 .net "clk", 0 0, L_0x55df20d1cf30;  1 drivers
v0x55df20d0b690_0 .net "nq", 0 0, L_0x55df20d1ce70;  1 drivers
S_0x55df20d0b7d0 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20cceae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1cfa0 .functor NOT 1, L_0x55df20d1cca0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d010 .functor AND 1, L_0x55df20d1cfa0, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1d0d0 .functor NOT 1, L_0x55df20d1d010, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d190 .functor AND 1, L_0x55df20d1cca0, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1d200 .functor NOT 1, L_0x55df20d1d190, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d2c0 .functor AND 1, L_0x55df20d1d0d0, L_0x55df20d1d5a0, C4<1>, C4<1>;
L_0x55df20d1d380 .functor NOT 1, L_0x55df20d1d2c0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d490 .functor AND 1, L_0x55df20d1d200, L_0x55df20d1d380, C4<1>, C4<1>;
L_0x55df20d1d5a0 .functor NOT 1, L_0x55df20d1d490, C4<0>, C4<0>, C4<0>;
v0x55df20d0b9b0_0 .net "D", 0 0, L_0x55df20d1cca0;  alias, 1 drivers
v0x55df20d0ba70_0 .net "Q", 0 0, L_0x55df20d1d380;  alias, 1 drivers
v0x55df20d0bb10_0 .net *"_ivl_0", 0 0, L_0x55df20d1cfa0;  1 drivers
v0x55df20d0bbd0_0 .net *"_ivl_11", 0 0, L_0x55df20d1d2c0;  1 drivers
v0x55df20d0bc90_0 .net *"_ivl_15", 0 0, L_0x55df20d1d490;  1 drivers
v0x55df20d0bda0_0 .net *"_ivl_3", 0 0, L_0x55df20d1d010;  1 drivers
v0x55df20d0be60_0 .net *"_ivl_7", 0 0, L_0x55df20d1d190;  1 drivers
v0x55df20d0bf20_0 .net "a", 0 0, L_0x55df20d1d0d0;  1 drivers
v0x55df20d0bfe0_0 .net "b", 0 0, L_0x55df20d1d200;  1 drivers
v0x55df20d0c130_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0c1f0_0 .net "nq", 0 0, L_0x55df20d1d5a0;  1 drivers
S_0x55df20d0c5e0 .scope module, "d2" "D_FlipFlop" 2 14, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1dd20 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d0dfb0_0 .net "D", 0 0, L_0x55df20d1b1b0;  alias, 1 drivers
v0x55df20d0e050_0 .net "Q", 0 0, L_0x55df20d1e170;  1 drivers
v0x55df20d0e0f0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0e1c0_0 .net "mitte", 0 0, L_0x55df20d1da90;  1 drivers
S_0x55df20d0c810 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d0c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1d6b0 .functor NOT 1, L_0x55df20d1b1b0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d720 .functor AND 1, L_0x55df20d1d6b0, L_0x55df20d1dd20, C4<1>, C4<1>;
L_0x55df20d1d790 .functor NOT 1, L_0x55df20d1d720, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d850 .functor AND 1, L_0x55df20d1b1b0, L_0x55df20d1dd20, C4<1>, C4<1>;
L_0x55df20d1d910 .functor NOT 1, L_0x55df20d1d850, C4<0>, C4<0>, C4<0>;
L_0x55df20d1d9d0 .functor AND 1, L_0x55df20d1d790, L_0x55df20d1dc60, C4<1>, C4<1>;
L_0x55df20d1da90 .functor NOT 1, L_0x55df20d1d9d0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1db50 .functor AND 1, L_0x55df20d1d910, L_0x55df20d1da90, C4<1>, C4<1>;
L_0x55df20d1dc60 .functor NOT 1, L_0x55df20d1db50, C4<0>, C4<0>, C4<0>;
v0x55df20d0ca80_0 .net "D", 0 0, L_0x55df20d1b1b0;  alias, 1 drivers
v0x55df20d0cb60_0 .net "Q", 0 0, L_0x55df20d1da90;  alias, 1 drivers
v0x55df20d0cc20_0 .net *"_ivl_0", 0 0, L_0x55df20d1d6b0;  1 drivers
v0x55df20d0cce0_0 .net *"_ivl_11", 0 0, L_0x55df20d1d9d0;  1 drivers
v0x55df20d0cda0_0 .net *"_ivl_15", 0 0, L_0x55df20d1db50;  1 drivers
v0x55df20d0ceb0_0 .net *"_ivl_3", 0 0, L_0x55df20d1d720;  1 drivers
v0x55df20d0cf70_0 .net *"_ivl_7", 0 0, L_0x55df20d1d850;  1 drivers
v0x55df20d0d030_0 .net "a", 0 0, L_0x55df20d1d790;  1 drivers
v0x55df20d0d0f0_0 .net "b", 0 0, L_0x55df20d1d910;  1 drivers
v0x55df20d0d240_0 .net "clk", 0 0, L_0x55df20d1dd20;  1 drivers
v0x55df20d0d300_0 .net "nq", 0 0, L_0x55df20d1dc60;  1 drivers
S_0x55df20d0d440 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d0c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1dd90 .functor NOT 1, L_0x55df20d1da90, C4<0>, C4<0>, C4<0>;
L_0x55df20d1de00 .functor AND 1, L_0x55df20d1dd90, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1dec0 .functor NOT 1, L_0x55df20d1de00, C4<0>, C4<0>, C4<0>;
L_0x55df20d1df80 .functor AND 1, L_0x55df20d1da90, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1dff0 .functor NOT 1, L_0x55df20d1df80, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e0b0 .functor AND 1, L_0x55df20d1dec0, L_0x55df20d1e390, C4<1>, C4<1>;
L_0x55df20d1e170 .functor NOT 1, L_0x55df20d1e0b0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e280 .functor AND 1, L_0x55df20d1dff0, L_0x55df20d1e170, C4<1>, C4<1>;
L_0x55df20d1e390 .functor NOT 1, L_0x55df20d1e280, C4<0>, C4<0>, C4<0>;
v0x55df20d0d620_0 .net "D", 0 0, L_0x55df20d1da90;  alias, 1 drivers
v0x55df20d0d6e0_0 .net "Q", 0 0, L_0x55df20d1e170;  alias, 1 drivers
v0x55df20d0d780_0 .net *"_ivl_0", 0 0, L_0x55df20d1dd90;  1 drivers
v0x55df20d0d870_0 .net *"_ivl_11", 0 0, L_0x55df20d1e0b0;  1 drivers
v0x55df20d0d930_0 .net *"_ivl_15", 0 0, L_0x55df20d1e280;  1 drivers
v0x55df20d0da40_0 .net *"_ivl_3", 0 0, L_0x55df20d1de00;  1 drivers
v0x55df20d0db00_0 .net *"_ivl_7", 0 0, L_0x55df20d1df80;  1 drivers
v0x55df20d0dbc0_0 .net "a", 0 0, L_0x55df20d1dec0;  1 drivers
v0x55df20d0dc80_0 .net "b", 0 0, L_0x55df20d1dff0;  1 drivers
v0x55df20d0ddd0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0de70_0 .net "nq", 0 0, L_0x55df20d1e390;  1 drivers
S_0x55df20d0e2d0 .scope module, "d3" "D_FlipFlop" 2 15, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1ec30 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d0fd40_0 .net "D", 0 0, L_0x55df20d1b510;  alias, 1 drivers
v0x55df20d0fde0_0 .net "Q", 0 0, L_0x55df20d1f080;  1 drivers
v0x55df20d0feb0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0ff80_0 .net "mitte", 0 0, L_0x55df20d1e910;  1 drivers
S_0x55df20d0e500 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d0e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1e4a0 .functor NOT 1, L_0x55df20d1b510, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e5a0 .functor AND 1, L_0x55df20d1e4a0, L_0x55df20d1ec30, C4<1>, C4<1>;
L_0x55df20d1e610 .functor NOT 1, L_0x55df20d1e5a0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e6d0 .functor AND 1, L_0x55df20d1b510, L_0x55df20d1ec30, C4<1>, C4<1>;
L_0x55df20d1e790 .functor NOT 1, L_0x55df20d1e6d0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e850 .functor AND 1, L_0x55df20d1e610, L_0x55df20d1eb70, C4<1>, C4<1>;
L_0x55df20d1e910 .functor NOT 1, L_0x55df20d1e850, C4<0>, C4<0>, C4<0>;
L_0x55df20d1e9d0 .functor AND 1, L_0x55df20d1e790, L_0x55df20d1e910, C4<1>, C4<1>;
L_0x55df20d1eb70 .functor NOT 1, L_0x55df20d1e9d0, C4<0>, C4<0>, C4<0>;
v0x55df20d0e750_0 .net "D", 0 0, L_0x55df20d1b510;  alias, 1 drivers
v0x55df20d0e830_0 .net "Q", 0 0, L_0x55df20d1e910;  alias, 1 drivers
v0x55df20d0e8f0_0 .net *"_ivl_0", 0 0, L_0x55df20d1e4a0;  1 drivers
v0x55df20d0e9e0_0 .net *"_ivl_11", 0 0, L_0x55df20d1e850;  1 drivers
v0x55df20d0eaa0_0 .net *"_ivl_15", 0 0, L_0x55df20d1e9d0;  1 drivers
v0x55df20d0ebb0_0 .net *"_ivl_3", 0 0, L_0x55df20d1e5a0;  1 drivers
v0x55df20d0ec70_0 .net *"_ivl_7", 0 0, L_0x55df20d1e6d0;  1 drivers
v0x55df20d0ed30_0 .net "a", 0 0, L_0x55df20d1e610;  1 drivers
v0x55df20d0edf0_0 .net "b", 0 0, L_0x55df20d1e790;  1 drivers
v0x55df20d0ef40_0 .net "clk", 0 0, L_0x55df20d1ec30;  1 drivers
v0x55df20d0f000_0 .net "nq", 0 0, L_0x55df20d1eb70;  1 drivers
S_0x55df20d0f140 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d0e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1eca0 .functor NOT 1, L_0x55df20d1e910, C4<0>, C4<0>, C4<0>;
L_0x55df20d1ed10 .functor AND 1, L_0x55df20d1eca0, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1edd0 .functor NOT 1, L_0x55df20d1ed10, C4<0>, C4<0>, C4<0>;
L_0x55df20d1ee90 .functor AND 1, L_0x55df20d1e910, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1ef00 .functor NOT 1, L_0x55df20d1ee90, C4<0>, C4<0>, C4<0>;
L_0x55df20d1efc0 .functor AND 1, L_0x55df20d1edd0, L_0x55df20d1f2a0, C4<1>, C4<1>;
L_0x55df20d1f080 .functor NOT 1, L_0x55df20d1efc0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1f190 .functor AND 1, L_0x55df20d1ef00, L_0x55df20d1f080, C4<1>, C4<1>;
L_0x55df20d1f2a0 .functor NOT 1, L_0x55df20d1f190, C4<0>, C4<0>, C4<0>;
v0x55df20d0f320_0 .net "D", 0 0, L_0x55df20d1e910;  alias, 1 drivers
v0x55df20d0f3e0_0 .net "Q", 0 0, L_0x55df20d1f080;  alias, 1 drivers
v0x55df20d0f480_0 .net *"_ivl_0", 0 0, L_0x55df20d1eca0;  1 drivers
v0x55df20d0f570_0 .net *"_ivl_11", 0 0, L_0x55df20d1efc0;  1 drivers
v0x55df20d0f630_0 .net *"_ivl_15", 0 0, L_0x55df20d1f190;  1 drivers
v0x55df20d0f740_0 .net *"_ivl_3", 0 0, L_0x55df20d1ed10;  1 drivers
v0x55df20d0f800_0 .net *"_ivl_7", 0 0, L_0x55df20d1ee90;  1 drivers
v0x55df20d0f8c0_0 .net "a", 0 0, L_0x55df20d1edd0;  1 drivers
v0x55df20d0f980_0 .net "b", 0 0, L_0x55df20d1ef00;  1 drivers
v0x55df20d0fad0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d0fc00_0 .net "nq", 0 0, L_0x55df20d1f2a0;  1 drivers
S_0x55df20d10040 .scope module, "d4" "D_FlipFlop" 2 16, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1fb40 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d119c0_0 .net "D", 0 0, L_0x55df20d1b880;  alias, 1 drivers
v0x55df20d11a60_0 .net "Q", 0 0, L_0x55df20d1ffb0;  1 drivers
v0x55df20d11b30_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d11c00_0 .net "mitte", 0 0, L_0x55df20d1f820;  1 drivers
S_0x55df20d10220 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d10040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1f3b0 .functor NOT 1, L_0x55df20d1b880, C4<0>, C4<0>, C4<0>;
L_0x55df20d1f4b0 .functor AND 1, L_0x55df20d1f3b0, L_0x55df20d1fb40, C4<1>, C4<1>;
L_0x55df20d1f520 .functor NOT 1, L_0x55df20d1f4b0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1f5e0 .functor AND 1, L_0x55df20d1b880, L_0x55df20d1fb40, C4<1>, C4<1>;
L_0x55df20d1f6a0 .functor NOT 1, L_0x55df20d1f5e0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1f760 .functor AND 1, L_0x55df20d1f520, L_0x55df20d1fa80, C4<1>, C4<1>;
L_0x55df20d1f820 .functor NOT 1, L_0x55df20d1f760, C4<0>, C4<0>, C4<0>;
L_0x55df20d1f8e0 .functor AND 1, L_0x55df20d1f6a0, L_0x55df20d1f820, C4<1>, C4<1>;
L_0x55df20d1fa80 .functor NOT 1, L_0x55df20d1f8e0, C4<0>, C4<0>, C4<0>;
v0x55df20d10490_0 .net "D", 0 0, L_0x55df20d1b880;  alias, 1 drivers
v0x55df20d10570_0 .net "Q", 0 0, L_0x55df20d1f820;  alias, 1 drivers
v0x55df20d10630_0 .net *"_ivl_0", 0 0, L_0x55df20d1f3b0;  1 drivers
v0x55df20d106f0_0 .net *"_ivl_11", 0 0, L_0x55df20d1f760;  1 drivers
v0x55df20d107b0_0 .net *"_ivl_15", 0 0, L_0x55df20d1f8e0;  1 drivers
v0x55df20d108c0_0 .net *"_ivl_3", 0 0, L_0x55df20d1f4b0;  1 drivers
v0x55df20d10980_0 .net *"_ivl_7", 0 0, L_0x55df20d1f5e0;  1 drivers
v0x55df20d10a40_0 .net "a", 0 0, L_0x55df20d1f520;  1 drivers
v0x55df20d10b00_0 .net "b", 0 0, L_0x55df20d1f6a0;  1 drivers
v0x55df20d10c50_0 .net "clk", 0 0, L_0x55df20d1fb40;  1 drivers
v0x55df20d10d10_0 .net "nq", 0 0, L_0x55df20d1fa80;  1 drivers
S_0x55df20d10e50 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d10040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d1fbb0 .functor NOT 1, L_0x55df20d1f820, C4<0>, C4<0>, C4<0>;
L_0x55df20d1fc20 .functor AND 1, L_0x55df20d1fbb0, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1fd00 .functor NOT 1, L_0x55df20d1fc20, C4<0>, C4<0>, C4<0>;
L_0x55df20d1fdc0 .functor AND 1, L_0x55df20d1f820, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d1fe30 .functor NOT 1, L_0x55df20d1fdc0, C4<0>, C4<0>, C4<0>;
L_0x55df20d1fef0 .functor AND 1, L_0x55df20d1fd00, L_0x55df20d201d0, C4<1>, C4<1>;
L_0x55df20d1ffb0 .functor NOT 1, L_0x55df20d1fef0, C4<0>, C4<0>, C4<0>;
L_0x55df20d200c0 .functor AND 1, L_0x55df20d1fe30, L_0x55df20d1ffb0, C4<1>, C4<1>;
L_0x55df20d201d0 .functor NOT 1, L_0x55df20d200c0, C4<0>, C4<0>, C4<0>;
v0x55df20d11030_0 .net "D", 0 0, L_0x55df20d1f820;  alias, 1 drivers
v0x55df20d110f0_0 .net "Q", 0 0, L_0x55df20d1ffb0;  alias, 1 drivers
v0x55df20d11190_0 .net *"_ivl_0", 0 0, L_0x55df20d1fbb0;  1 drivers
v0x55df20d11280_0 .net *"_ivl_11", 0 0, L_0x55df20d1fef0;  1 drivers
v0x55df20d11340_0 .net *"_ivl_15", 0 0, L_0x55df20d200c0;  1 drivers
v0x55df20d11450_0 .net *"_ivl_3", 0 0, L_0x55df20d1fc20;  1 drivers
v0x55df20d11510_0 .net *"_ivl_7", 0 0, L_0x55df20d1fdc0;  1 drivers
v0x55df20d115d0_0 .net "a", 0 0, L_0x55df20d1fd00;  1 drivers
v0x55df20d11690_0 .net "b", 0 0, L_0x55df20d1fe30;  1 drivers
v0x55df20d117e0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d11880_0 .net "nq", 0 0, L_0x55df20d201d0;  1 drivers
S_0x55df20d11cc0 .scope module, "d5" "D_FlipFlop" 2 17, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d20a90 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d137c0_0 .net "D", 0 0, L_0x55df20d1bbe0;  alias, 1 drivers
v0x55df20d13860_0 .net "Q", 0 0, L_0x55df20d20f20;  1 drivers
v0x55df20d13930_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d13a00_0 .net "mitte", 0 0, L_0x55df20d20770;  1 drivers
S_0x55df20d11f40 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d11cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d202e0 .functor NOT 1, L_0x55df20d1bbe0, C4<0>, C4<0>, C4<0>;
L_0x55df20d203e0 .functor AND 1, L_0x55df20d202e0, L_0x55df20d20a90, C4<1>, C4<1>;
L_0x55df20d20470 .functor NOT 1, L_0x55df20d203e0, C4<0>, C4<0>, C4<0>;
L_0x55df20d20530 .functor AND 1, L_0x55df20d1bbe0, L_0x55df20d20a90, C4<1>, C4<1>;
L_0x55df20d205f0 .functor NOT 1, L_0x55df20d20530, C4<0>, C4<0>, C4<0>;
L_0x55df20d206b0 .functor AND 1, L_0x55df20d20470, L_0x55df20d209d0, C4<1>, C4<1>;
L_0x55df20d20770 .functor NOT 1, L_0x55df20d206b0, C4<0>, C4<0>, C4<0>;
L_0x55df20d20830 .functor AND 1, L_0x55df20d205f0, L_0x55df20d20770, C4<1>, C4<1>;
L_0x55df20d209d0 .functor NOT 1, L_0x55df20d20830, C4<0>, C4<0>, C4<0>;
v0x55df20d121b0_0 .net "D", 0 0, L_0x55df20d1bbe0;  alias, 1 drivers
v0x55df20d12290_0 .net "Q", 0 0, L_0x55df20d20770;  alias, 1 drivers
v0x55df20d12350_0 .net *"_ivl_0", 0 0, L_0x55df20d202e0;  1 drivers
v0x55df20d12410_0 .net *"_ivl_11", 0 0, L_0x55df20d206b0;  1 drivers
v0x55df20d124d0_0 .net *"_ivl_15", 0 0, L_0x55df20d20830;  1 drivers
v0x55df20d125e0_0 .net *"_ivl_3", 0 0, L_0x55df20d203e0;  1 drivers
v0x55df20d126a0_0 .net *"_ivl_7", 0 0, L_0x55df20d20530;  1 drivers
v0x55df20d12760_0 .net "a", 0 0, L_0x55df20d20470;  1 drivers
v0x55df20d12820_0 .net "b", 0 0, L_0x55df20d205f0;  1 drivers
v0x55df20d12970_0 .net "clk", 0 0, L_0x55df20d20a90;  1 drivers
v0x55df20d12a30_0 .net "nq", 0 0, L_0x55df20d209d0;  1 drivers
S_0x55df20d12b70 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d11cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d20b00 .functor NOT 1, L_0x55df20d20770, C4<0>, C4<0>, C4<0>;
L_0x55df20d20b90 .functor AND 1, L_0x55df20d20b00, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d20c70 .functor NOT 1, L_0x55df20d20b90, C4<0>, C4<0>, C4<0>;
L_0x55df20d20d30 .functor AND 1, L_0x55df20d20770, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d20da0 .functor NOT 1, L_0x55df20d20d30, C4<0>, C4<0>, C4<0>;
L_0x55df20d20e60 .functor AND 1, L_0x55df20d20c70, L_0x55df20d21140, C4<1>, C4<1>;
L_0x55df20d20f20 .functor NOT 1, L_0x55df20d20e60, C4<0>, C4<0>, C4<0>;
L_0x55df20d21030 .functor AND 1, L_0x55df20d20da0, L_0x55df20d20f20, C4<1>, C4<1>;
L_0x55df20d21140 .functor NOT 1, L_0x55df20d21030, C4<0>, C4<0>, C4<0>;
v0x55df20d12d50_0 .net "D", 0 0, L_0x55df20d20770;  alias, 1 drivers
v0x55df20d12e10_0 .net "Q", 0 0, L_0x55df20d20f20;  alias, 1 drivers
v0x55df20d12eb0_0 .net *"_ivl_0", 0 0, L_0x55df20d20b00;  1 drivers
v0x55df20d12f70_0 .net *"_ivl_11", 0 0, L_0x55df20d20e60;  1 drivers
v0x55df20d13030_0 .net *"_ivl_15", 0 0, L_0x55df20d21030;  1 drivers
v0x55df20d13140_0 .net *"_ivl_3", 0 0, L_0x55df20d20b90;  1 drivers
v0x55df20d13200_0 .net *"_ivl_7", 0 0, L_0x55df20d20d30;  1 drivers
v0x55df20d132c0_0 .net "a", 0 0, L_0x55df20d20c70;  1 drivers
v0x55df20d13380_0 .net "b", 0 0, L_0x55df20d20da0;  1 drivers
v0x55df20d134d0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d13680_0 .net "nq", 0 0, L_0x55df20d21140;  1 drivers
S_0x55df20d13ac0 .scope module, "d6" "D_FlipFlop" 2 18, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d21a00 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d15400_0 .net "D", 0 0, L_0x55df20d1be50;  alias, 1 drivers
v0x55df20d154a0_0 .net "Q", 0 0, L_0x55df20d22260;  1 drivers
v0x55df20d15570_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d15640_0 .net "mitte", 0 0, L_0x55df20d216e0;  1 drivers
S_0x55df20d13cf0 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d13ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d21250 .functor NOT 1, L_0x55df20d1be50, C4<0>, C4<0>, C4<0>;
L_0x55df20d21350 .functor AND 1, L_0x55df20d21250, L_0x55df20d21a00, C4<1>, C4<1>;
L_0x55df20d213e0 .functor NOT 1, L_0x55df20d21350, C4<0>, C4<0>, C4<0>;
L_0x55df20d214a0 .functor AND 1, L_0x55df20d1be50, L_0x55df20d21a00, C4<1>, C4<1>;
L_0x55df20d21560 .functor NOT 1, L_0x55df20d214a0, C4<0>, C4<0>, C4<0>;
L_0x55df20d21620 .functor AND 1, L_0x55df20d213e0, L_0x55df20d21940, C4<1>, C4<1>;
L_0x55df20d216e0 .functor NOT 1, L_0x55df20d21620, C4<0>, C4<0>, C4<0>;
L_0x55df20d217a0 .functor AND 1, L_0x55df20d21560, L_0x55df20d216e0, C4<1>, C4<1>;
L_0x55df20d21940 .functor NOT 1, L_0x55df20d217a0, C4<0>, C4<0>, C4<0>;
v0x55df20d13f60_0 .net "D", 0 0, L_0x55df20d1be50;  alias, 1 drivers
v0x55df20d14040_0 .net "Q", 0 0, L_0x55df20d216e0;  alias, 1 drivers
v0x55df20d14100_0 .net *"_ivl_0", 0 0, L_0x55df20d21250;  1 drivers
v0x55df20d141c0_0 .net *"_ivl_11", 0 0, L_0x55df20d21620;  1 drivers
v0x55df20d14280_0 .net *"_ivl_15", 0 0, L_0x55df20d217a0;  1 drivers
v0x55df20d14390_0 .net *"_ivl_3", 0 0, L_0x55df20d21350;  1 drivers
v0x55df20d14450_0 .net *"_ivl_7", 0 0, L_0x55df20d214a0;  1 drivers
v0x55df20d14510_0 .net "a", 0 0, L_0x55df20d213e0;  1 drivers
v0x55df20d145d0_0 .net "b", 0 0, L_0x55df20d21560;  1 drivers
v0x55df20d14690_0 .net "clk", 0 0, L_0x55df20d21a00;  1 drivers
v0x55df20d14750_0 .net "nq", 0 0, L_0x55df20d21940;  1 drivers
S_0x55df20d14890 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d13ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d21e80 .functor NOT 1, L_0x55df20d216e0, C4<0>, C4<0>, C4<0>;
L_0x55df20d21ef0 .functor AND 1, L_0x55df20d21e80, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d21fb0 .functor NOT 1, L_0x55df20d21ef0, C4<0>, C4<0>, C4<0>;
L_0x55df20d22070 .functor AND 1, L_0x55df20d216e0, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d220e0 .functor NOT 1, L_0x55df20d22070, C4<0>, C4<0>, C4<0>;
L_0x55df20d221a0 .functor AND 1, L_0x55df20d21fb0, L_0x55df20d22480, C4<1>, C4<1>;
L_0x55df20d22260 .functor NOT 1, L_0x55df20d221a0, C4<0>, C4<0>, C4<0>;
L_0x55df20d22370 .functor AND 1, L_0x55df20d220e0, L_0x55df20d22260, C4<1>, C4<1>;
L_0x55df20d22480 .functor NOT 1, L_0x55df20d22370, C4<0>, C4<0>, C4<0>;
v0x55df20d14a70_0 .net "D", 0 0, L_0x55df20d216e0;  alias, 1 drivers
v0x55df20d14b30_0 .net "Q", 0 0, L_0x55df20d22260;  alias, 1 drivers
v0x55df20d14bd0_0 .net *"_ivl_0", 0 0, L_0x55df20d21e80;  1 drivers
v0x55df20d14cc0_0 .net *"_ivl_11", 0 0, L_0x55df20d221a0;  1 drivers
v0x55df20d14d80_0 .net *"_ivl_15", 0 0, L_0x55df20d22370;  1 drivers
v0x55df20d14e90_0 .net *"_ivl_3", 0 0, L_0x55df20d21ef0;  1 drivers
v0x55df20d14f50_0 .net *"_ivl_7", 0 0, L_0x55df20d22070;  1 drivers
v0x55df20d15010_0 .net "a", 0 0, L_0x55df20d21fb0;  1 drivers
v0x55df20d150d0_0 .net "b", 0 0, L_0x55df20d220e0;  1 drivers
v0x55df20d15220_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d152c0_0 .net "nq", 0 0, L_0x55df20d22480;  1 drivers
S_0x55df20d15700 .scope module, "d7" "D_FlipFlop" 2 19, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d22d20 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d170d0_0 .net "D", 0 0, L_0x55df20d1bef0;  alias, 1 drivers
v0x55df20d17170_0 .net "Q", 0 0, L_0x55df20d231b0;  1 drivers
v0x55df20d17240_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d17310_0 .net "mitte", 0 0, L_0x55df20d22a00;  1 drivers
S_0x55df20d15930 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d15700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d22590 .functor NOT 1, L_0x55df20d1bef0, C4<0>, C4<0>, C4<0>;
L_0x55df20d22690 .functor AND 1, L_0x55df20d22590, L_0x55df20d22d20, C4<1>, C4<1>;
L_0x55df20d22700 .functor NOT 1, L_0x55df20d22690, C4<0>, C4<0>, C4<0>;
L_0x55df20d227c0 .functor AND 1, L_0x55df20d1bef0, L_0x55df20d22d20, C4<1>, C4<1>;
L_0x55df20d22880 .functor NOT 1, L_0x55df20d227c0, C4<0>, C4<0>, C4<0>;
L_0x55df20d22940 .functor AND 1, L_0x55df20d22700, L_0x55df20d22c60, C4<1>, C4<1>;
L_0x55df20d22a00 .functor NOT 1, L_0x55df20d22940, C4<0>, C4<0>, C4<0>;
L_0x55df20d22ac0 .functor AND 1, L_0x55df20d22880, L_0x55df20d22a00, C4<1>, C4<1>;
L_0x55df20d22c60 .functor NOT 1, L_0x55df20d22ac0, C4<0>, C4<0>, C4<0>;
v0x55df20d15ba0_0 .net "D", 0 0, L_0x55df20d1bef0;  alias, 1 drivers
v0x55df20d15c80_0 .net "Q", 0 0, L_0x55df20d22a00;  alias, 1 drivers
v0x55df20d15d40_0 .net *"_ivl_0", 0 0, L_0x55df20d22590;  1 drivers
v0x55df20d15e00_0 .net *"_ivl_11", 0 0, L_0x55df20d22940;  1 drivers
v0x55df20d15ec0_0 .net *"_ivl_15", 0 0, L_0x55df20d22ac0;  1 drivers
v0x55df20d15fd0_0 .net *"_ivl_3", 0 0, L_0x55df20d22690;  1 drivers
v0x55df20d16090_0 .net *"_ivl_7", 0 0, L_0x55df20d227c0;  1 drivers
v0x55df20d16150_0 .net "a", 0 0, L_0x55df20d22700;  1 drivers
v0x55df20d16210_0 .net "b", 0 0, L_0x55df20d22880;  1 drivers
v0x55df20d16360_0 .net "clk", 0 0, L_0x55df20d22d20;  1 drivers
v0x55df20d16420_0 .net "nq", 0 0, L_0x55df20d22c60;  1 drivers
S_0x55df20d16560 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d15700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d22d90 .functor NOT 1, L_0x55df20d22a00, C4<0>, C4<0>, C4<0>;
L_0x55df20d22e20 .functor AND 1, L_0x55df20d22d90, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d22f00 .functor NOT 1, L_0x55df20d22e20, C4<0>, C4<0>, C4<0>;
L_0x55df20d22fc0 .functor AND 1, L_0x55df20d22a00, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d23030 .functor NOT 1, L_0x55df20d22fc0, C4<0>, C4<0>, C4<0>;
L_0x55df20d230f0 .functor AND 1, L_0x55df20d22f00, L_0x55df20d233d0, C4<1>, C4<1>;
L_0x55df20d231b0 .functor NOT 1, L_0x55df20d230f0, C4<0>, C4<0>, C4<0>;
L_0x55df20d232c0 .functor AND 1, L_0x55df20d23030, L_0x55df20d231b0, C4<1>, C4<1>;
L_0x55df20d233d0 .functor NOT 1, L_0x55df20d232c0, C4<0>, C4<0>, C4<0>;
v0x55df20d16740_0 .net "D", 0 0, L_0x55df20d22a00;  alias, 1 drivers
v0x55df20d16800_0 .net "Q", 0 0, L_0x55df20d231b0;  alias, 1 drivers
v0x55df20d168a0_0 .net *"_ivl_0", 0 0, L_0x55df20d22d90;  1 drivers
v0x55df20d16990_0 .net *"_ivl_11", 0 0, L_0x55df20d230f0;  1 drivers
v0x55df20d16a50_0 .net *"_ivl_15", 0 0, L_0x55df20d232c0;  1 drivers
v0x55df20d16b60_0 .net *"_ivl_3", 0 0, L_0x55df20d22e20;  1 drivers
v0x55df20d16c20_0 .net *"_ivl_7", 0 0, L_0x55df20d22fc0;  1 drivers
v0x55df20d16ce0_0 .net "a", 0 0, L_0x55df20d22f00;  1 drivers
v0x55df20d16da0_0 .net "b", 0 0, L_0x55df20d23030;  1 drivers
v0x55df20d16ef0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d16f90_0 .net "nq", 0 0, L_0x55df20d233d0;  1 drivers
S_0x55df20d173d0 .scope module, "d8" "D_FlipFlop" 2 20, 2 25 0, S_0x55df20ccf920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d23c90 .functor NOT 1, o0x7f710ba7f438, C4<0>, C4<0>, C4<0>;
v0x55df20d18da0_0 .net "D", 0 0, L_0x55df20d1c5d0;  alias, 1 drivers
v0x55df20d18e40_0 .net "Q", 0 0, L_0x55df20d24120;  1 drivers
v0x55df20d18f10_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d18fe0_0 .net "mitte", 0 0, L_0x55df20d23970;  1 drivers
S_0x55df20d17600 .scope module, "Latch" "D_Latch" 2 28, 2 33 0, S_0x55df20d173d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d234e0 .functor NOT 1, L_0x55df20d1c5d0, C4<0>, C4<0>, C4<0>;
L_0x55df20d235e0 .functor AND 1, L_0x55df20d234e0, L_0x55df20d23c90, C4<1>, C4<1>;
L_0x55df20d23670 .functor NOT 1, L_0x55df20d235e0, C4<0>, C4<0>, C4<0>;
L_0x55df20d23730 .functor AND 1, L_0x55df20d1c5d0, L_0x55df20d23c90, C4<1>, C4<1>;
L_0x55df20d237f0 .functor NOT 1, L_0x55df20d23730, C4<0>, C4<0>, C4<0>;
L_0x55df20d238b0 .functor AND 1, L_0x55df20d23670, L_0x55df20d23bd0, C4<1>, C4<1>;
L_0x55df20d23970 .functor NOT 1, L_0x55df20d238b0, C4<0>, C4<0>, C4<0>;
L_0x55df20d23a30 .functor AND 1, L_0x55df20d237f0, L_0x55df20d23970, C4<1>, C4<1>;
L_0x55df20d23bd0 .functor NOT 1, L_0x55df20d23a30, C4<0>, C4<0>, C4<0>;
v0x55df20d17870_0 .net "D", 0 0, L_0x55df20d1c5d0;  alias, 1 drivers
v0x55df20d17950_0 .net "Q", 0 0, L_0x55df20d23970;  alias, 1 drivers
v0x55df20d17a10_0 .net *"_ivl_0", 0 0, L_0x55df20d234e0;  1 drivers
v0x55df20d17ad0_0 .net *"_ivl_11", 0 0, L_0x55df20d238b0;  1 drivers
v0x55df20d17b90_0 .net *"_ivl_15", 0 0, L_0x55df20d23a30;  1 drivers
v0x55df20d17ca0_0 .net *"_ivl_3", 0 0, L_0x55df20d235e0;  1 drivers
v0x55df20d17d60_0 .net *"_ivl_7", 0 0, L_0x55df20d23730;  1 drivers
v0x55df20d17e20_0 .net "a", 0 0, L_0x55df20d23670;  1 drivers
v0x55df20d17ee0_0 .net "b", 0 0, L_0x55df20d237f0;  1 drivers
v0x55df20d18030_0 .net "clk", 0 0, L_0x55df20d23c90;  1 drivers
v0x55df20d180f0_0 .net "nq", 0 0, L_0x55df20d23bd0;  1 drivers
S_0x55df20d18230 .scope module, "catch" "D_Latch" 2 29, 2 33 0, S_0x55df20d173d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "Q";
L_0x55df20d23d00 .functor NOT 1, L_0x55df20d23970, C4<0>, C4<0>, C4<0>;
L_0x55df20d23d90 .functor AND 1, L_0x55df20d23d00, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d23e70 .functor NOT 1, L_0x55df20d23d90, C4<0>, C4<0>, C4<0>;
L_0x55df20d23f30 .functor AND 1, L_0x55df20d23970, o0x7f710ba7f438, C4<1>, C4<1>;
L_0x55df20d23fa0 .functor NOT 1, L_0x55df20d23f30, C4<0>, C4<0>, C4<0>;
L_0x55df20d24060 .functor AND 1, L_0x55df20d23e70, L_0x55df20d24340, C4<1>, C4<1>;
L_0x55df20d24120 .functor NOT 1, L_0x55df20d24060, C4<0>, C4<0>, C4<0>;
L_0x55df20d24230 .functor AND 1, L_0x55df20d23fa0, L_0x55df20d24120, C4<1>, C4<1>;
L_0x55df20d24340 .functor NOT 1, L_0x55df20d24230, C4<0>, C4<0>, C4<0>;
v0x55df20d18410_0 .net "D", 0 0, L_0x55df20d23970;  alias, 1 drivers
v0x55df20d184d0_0 .net "Q", 0 0, L_0x55df20d24120;  alias, 1 drivers
v0x55df20d18570_0 .net *"_ivl_0", 0 0, L_0x55df20d23d00;  1 drivers
v0x55df20d18660_0 .net *"_ivl_11", 0 0, L_0x55df20d24060;  1 drivers
v0x55df20d18720_0 .net *"_ivl_15", 0 0, L_0x55df20d24230;  1 drivers
v0x55df20d18830_0 .net *"_ivl_3", 0 0, L_0x55df20d23d90;  1 drivers
v0x55df20d188f0_0 .net *"_ivl_7", 0 0, L_0x55df20d23f30;  1 drivers
v0x55df20d189b0_0 .net "a", 0 0, L_0x55df20d23e70;  1 drivers
v0x55df20d18a70_0 .net "b", 0 0, L_0x55df20d23fa0;  1 drivers
v0x55df20d18bc0_0 .net "clk", 0 0, o0x7f710ba7f438;  alias, 0 drivers
v0x55df20d18c60_0 .net "nq", 0 0, L_0x55df20d24340;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register.v";
