// Seed: 2816840472
`timescale 1ps / 1 ps
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4;
endmodule
