# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Feb 10 2021 19:15:28

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Typical
Based on the following operating conditions 
Junction Temperature(degree Celsius): 25
Core Voltage(V): 1.2
Process Corner:  Typical
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: a[0]
			6.1.2::Path details for port: a[1]
			6.1.3::Path details for port: a[2]
			6.1.4::Path details for port: a[3]
			6.1.5::Path details for port: b[0]
			6.1.6::Path details for port: b[1]
			6.1.7::Path details for port: b[2]
			6.1.8::Path details for port: b[3]
			6.1.9::Path details for port: func[0]
			6.1.10::Path details for port: func[1]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: result[0]
			6.2.2::Path details for port: result[1]
			6.2.3::Path details for port: result[2]
			6.2.4::Path details for port: result[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: a[0]
			6.4.2::Path details for port: a[1]
			6.4.3::Path details for port: a[2]
			6.4.4::Path details for port: a[3]
			6.4.5::Path details for port: b[0]
			6.4.6::Path details for port: b[1]
			6.4.7::Path details for port: b[2]
			6.4.8::Path details for port: b[3]
			6.4.9::Path details for port: func[0]
			6.4.10::Path details for port: func[1]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: result[0]
			6.5.2::Path details for port: result[1]
			6.5.3::Path details for port: result[2]
			6.5.4::Path details for port: result[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|clk  | N/A  | Target: 0.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
a[0]       clk         2357         top|clk:R              
a[1]       clk         2139         top|clk:R              
a[2]       clk         1840         top|clk:R              
a[3]       clk         2220         top|clk:R              
b[0]       clk         3136         top|clk:R              
b[1]       clk         3124         top|clk:R              
b[2]       clk         2039         top|clk:R              
b[3]       clk         2320         top|clk:R              
func[0]    clk         3211         top|clk:R              
func[1]    clk         1023         top|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
result[0]  clk         4731          top|clk:R              
result[1]  clk         4731          top|clk:R              
result[2]  clk         4731          top|clk:R              
result[3]  clk         4731          top|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
a[0]       clk         -843        top|clk:R              
a[1]       clk         -294        top|clk:R              
a[2]       clk         -861        top|clk:R              
a[3]       clk         -1647       top|clk:R              
b[0]       clk         -880        top|clk:R              
b[1]       clk         -1659       top|clk:R              
b[2]       clk         -780        top|clk:R              
b[3]       clk         -1772       top|clk:R              
func[0]    clk         -893        top|clk:R              
func[1]    clk         -550        top|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
result[0]  clk         4644                  top|clk:R              
result[1]  clk         4644                  top|clk:R              
result[2]  clk         4644                  top|clk:R              
result[3]  clk         4644                  top|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary

===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 


===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2357


Data Path Delay                4542
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2357

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  RISE  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__40/I                               Odrv4                      0      1139               RISE  1       
I__40/O                               Odrv4                      312    1450               RISE  1       
I__41/I                               Span4Mux_v                 0      1450               RISE  1       
I__41/O                               Span4Mux_v                 312    1762               RISE  1       
I__42/I                               LocalMux                   0      1762               RISE  1       
I__42/O                               LocalMux                   293    2055               RISE  1       
I__44/I                               InMux                      0      2055               RISE  1       
I__44/O                               InMux                      231    2286               RISE  1       
result_RNO_1_0_LC_1_5_1/in1           LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  231    2516               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      2516               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  112    2628               RISE  2       
I__67/I                               InMux                      0      2628               RISE  1       
I__67/O                               InMux                      231    2859               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      2859               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  281    3140               RISE  1       
I__58/I                               LocalMux                   0      3140               RISE  1       
I__58/O                               LocalMux                   293    3433               RISE  1       
I__59/I                               InMux                      0      3433               RISE  1       
I__59/O                               InMux                      231    3663               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      3663               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    4018               RISE  1       
I__56/I                               LocalMux                   0      4018               RISE  1       
I__56/O                               LocalMux                   293    4311               RISE  1       
I__57/I                               IoInMux                    0      4311               RISE  1       
I__57/O                               IoInMux                    231    4542               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4542               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2139


Data Path Delay                4324
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2139

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  RISE  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__134/I                              Odrv4                      0      1139               RISE  1       
I__134/O                              Odrv4                      312    1450               RISE  1       
I__136/I                              Span4Mux_v                 0      1450               RISE  1       
I__136/O                              Span4Mux_v                 312    1762               RISE  1       
I__138/I                              LocalMux                   0      1762               RISE  1       
I__138/O                              LocalMux                   293    2055               RISE  1       
I__140/I                              InMux                      0      2055               RISE  1       
I__140/O                              InMux                      231    2286               RISE  1       
result_RNO_0_1_LC_1_6_4/in0           LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_RNO_0_1_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000  399    2684               RISE  1       
I__124/I                              Odrv4                      0      2684               RISE  1       
I__124/O                              Odrv4                      312    2996               RISE  1       
I__125/I                              LocalMux                   0      2996               RISE  1       
I__125/O                              LocalMux                   293    3289               RISE  1       
I__126/I                              InMux                      0      3289               RISE  1       
I__126/O                              InMux                      231    3520               RISE  1       
result_RNO_1_LC_1_5_5/in3             LogicCell40_SEQ_MODE_0000  0      3520               RISE  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  281    3800               RISE  1       
I__60/I                               LocalMux                   0      3800               RISE  1       
I__60/O                               LocalMux                   293    4093               RISE  1       
I__61/I                               IoInMux                    0      4093               RISE  1       
I__61/O                               IoInMux                    231    4324               RISE  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      4324               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 1840


Data Path Delay                4025
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 1840

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  RISE  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__110/I                              Odrv4                      0      1139               RISE  1       
I__110/O                              Odrv4                      312    1450               RISE  1       
I__111/I                              Span4Mux_v                 0      1450               RISE  1       
I__111/O                              Span4Mux_v                 312    1762               RISE  1       
I__112/I                              LocalMux                   0      1762               RISE  1       
I__112/O                              LocalMux                   293    2055               RISE  1       
I__114/I                              InMux                      0      2055               RISE  1       
I__114/O                              InMux                      231    2286               RISE  1       
I__117/I                              CascadeMux                 0      2286               RISE  1       
I__117/O                              CascadeMux                 0      2286               RISE  1       
result_RNO_1_2_LC_1_5_3/in2           LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  337    2622               RISE  1       
I__58/I                               LocalMux                   0      2622               RISE  1       
I__58/O                               LocalMux                   293    2915               RISE  1       
I__59/I                               InMux                      0      2915               RISE  1       
I__59/O                               InMux                      231    3146               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      3146               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    3501               RISE  1       
I__56/I                               LocalMux                   0      3501               RISE  1       
I__56/O                               LocalMux                   293    3794               RISE  1       
I__57/I                               IoInMux                    0      3794               RISE  1       
I__57/O                               IoInMux                    231    4025               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4025               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2220


Data Path Delay                4405
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2220

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  RISE  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__94/I                               Odrv4                      0      1139               RISE  1       
I__94/O                               Odrv4                      312    1450               RISE  1       
I__95/I                               IoSpan4Mux                 0      1450               RISE  1       
I__95/O                               IoSpan4Mux                 256    1706               RISE  1       
I__97/I                               LocalMux                   0      1706               RISE  1       
I__97/O                               LocalMux                   293    1999               RISE  1       
I__99/I                               InMux                      0      1999               RISE  1       
I__99/O                               InMux                      231    2229               RISE  1       
result_RNO_1_3_LC_1_7_1/in1           LogicCell40_SEQ_MODE_0000  0      2229               RISE  1       
result_RNO_1_3_LC_1_7_1/lcout         LogicCell40_SEQ_MODE_0000  355    2585               RISE  1       
I__70/I                               Odrv12                     0      2585               RISE  1       
I__70/O                               Odrv12                     436    3021               RISE  1       
I__71/I                               LocalMux                   0      3021               RISE  1       
I__71/O                               LocalMux                   293    3314               RISE  1       
I__72/I                               InMux                      0      3314               RISE  1       
I__72/O                               InMux                      231    3545               RISE  1       
I__73/I                               CascadeMux                 0      3545               RISE  1       
I__73/O                               CascadeMux                 0      3545               RISE  1       
result_RNO_3_LC_1_5_4/in2             LogicCell40_SEQ_MODE_0000  0      3545               RISE  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  337    3881               RISE  1       
I__64/I                               LocalMux                   0      3881               RISE  1       
I__64/O                               LocalMux                   293    4174               RISE  1       
I__65/I                               IoInMux                    0      4174               RISE  1       
I__65/O                               IoInMux                    231    4405               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4405               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3136


Data Path Delay                5321
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 3136

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  RISE  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__47/I                               Odrv4                      0      1139               RISE  1       
I__47/O                               Odrv4                      312    1450               RISE  1       
I__48/I                               Span4Mux_v                 0      1450               RISE  1       
I__48/O                               Span4Mux_v                 312    1762               RISE  1       
I__49/I                               LocalMux                   0      1762               RISE  1       
I__49/O                               LocalMux                   293    2055               RISE  1       
I__50/I                               InMux                      0      2055               RISE  1       
I__50/O                               InMux                      231    2286               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000  281    2566               RISE  1       
I__53/I                               LocalMux                   0      2566               RISE  1       
I__53/O                               LocalMux                   293    2859               RISE  1       
I__54/I                               InMux                      0      2859               RISE  1       
I__54/O                               InMux                      231    3090               RISE  1       
I__55/I                               CascadeMux                 0      3090               RISE  1       
I__55/O                               CascadeMux                 0      3090               RISE  1       
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000  0      3090               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  206    3295               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      3295               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  112    3408               RISE  2       
I__67/I                               InMux                      0      3408               RISE  1       
I__67/O                               InMux                      231    3638               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      3638               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  281    3919               RISE  1       
I__58/I                               LocalMux                   0      3919               RISE  1       
I__58/O                               LocalMux                   293    4212               RISE  1       
I__59/I                               InMux                      0      4212               RISE  1       
I__59/O                               InMux                      231    4442               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4442               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    4798               RISE  1       
I__56/I                               LocalMux                   0      4798               RISE  1       
I__56/O                               LocalMux                   293    5091               RISE  1       
I__57/I                               IoInMux                    0      5091               RISE  1       
I__57/O                               IoInMux                    231    5321               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5321               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3124


Data Path Delay                5309
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 3124

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  RISE  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__127/I                              Odrv4                      0      1139               RISE  1       
I__127/O                              Odrv4                      312    1450               RISE  1       
I__128/I                              Span4Mux_v                 0      1450               RISE  1       
I__128/O                              Span4Mux_v                 312    1762               RISE  1       
I__129/I                              LocalMux                   0      1762               RISE  1       
I__129/O                              LocalMux                   293    2055               RISE  1       
I__130/I                              InMux                      0      2055               RISE  1       
I__130/O                              InMux                      231    2286               RISE  1       
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000  355    2641               RISE  1       
I__141/I                              LocalMux                   0      2641               RISE  1       
I__141/O                              LocalMux                   293    2934               RISE  1       
I__142/I                              InMux                      0      2934               RISE  1       
I__142/O                              InMux                      231    3164               RISE  1       
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000  0      3164               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  231    3395               RISE  2       
I__67/I                               InMux                      0      3395               RISE  1       
I__67/O                               InMux                      231    3626               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      3626               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  281    3906               RISE  1       
I__58/I                               LocalMux                   0      3906               RISE  1       
I__58/O                               LocalMux                   293    4199               RISE  1       
I__59/I                               InMux                      0      4199               RISE  1       
I__59/O                               InMux                      231    4430               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4430               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    4785               RISE  1       
I__56/I                               LocalMux                   0      4785               RISE  1       
I__56/O                               LocalMux                   293    5078               RISE  1       
I__57/I                               IoInMux                    0      5078               RISE  1       
I__57/O                               IoInMux                    231    5309               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5309               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2039


Data Path Delay                4224
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2039

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  RISE  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__118/I                              LocalMux                   0      1139               RISE  1       
I__118/O                              LocalMux                   293    1432               RISE  1       
I__120/I                              InMux                      0      1432               RISE  1       
I__120/O                              InMux                      231    1662               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000  0      1662               RISE  1       
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000  281    1943               RISE  1       
I__122/I                              LocalMux                   0      1943               RISE  1       
I__122/O                              LocalMux                   293    2236               RISE  1       
I__123/I                              InMux                      0      2236               RISE  1       
I__123/O                              InMux                      231    2466               RISE  1       
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000  0      2466               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  355    2822               RISE  1       
I__58/I                               LocalMux                   0      2822               RISE  1       
I__58/O                               LocalMux                   293    3115               RISE  1       
I__59/I                               InMux                      0      3115               RISE  1       
I__59/O                               InMux                      231    3345               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      3345               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    3701               RISE  1       
I__56/I                               LocalMux                   0      3701               RISE  1       
I__56/O                               LocalMux                   293    3994               RISE  1       
I__57/I                               IoInMux                    0      3994               RISE  1       
I__57/O                               IoInMux                    231    4224               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      4224               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 2320


Data Path Delay                4505
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 2320

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  RISE  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     590    590                RISE  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__100/I                              Odrv4                      0      1139               RISE  1       
I__100/O                              Odrv4                      312    1450               RISE  1       
I__101/I                              Span4Mux_v                 0      1450               RISE  1       
I__101/O                              Span4Mux_v                 312    1762               RISE  1       
I__102/I                              LocalMux                   0      1762               RISE  1       
I__102/O                              LocalMux                   293    2055               RISE  1       
I__104/I                              InMux                      0      2055               RISE  1       
I__104/O                              InMux                      231    2286               RISE  1       
result_RNO_1_3_LC_1_7_1/in0           LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_RNO_1_3_LC_1_7_1/lcout         LogicCell40_SEQ_MODE_0000  399    2684               RISE  1       
I__70/I                               Odrv12                     0      2684               RISE  1       
I__70/O                               Odrv12                     436    3121               RISE  1       
I__71/I                               LocalMux                   0      3121               RISE  1       
I__71/O                               LocalMux                   293    3414               RISE  1       
I__72/I                               InMux                      0      3414               RISE  1       
I__72/O                               InMux                      231    3644               RISE  1       
I__73/I                               CascadeMux                 0      3644               RISE  1       
I__73/O                               CascadeMux                 0      3644               RISE  1       
result_RNO_3_LC_1_5_4/in2             LogicCell40_SEQ_MODE_0000  0      3644               RISE  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  337    3981               RISE  1       
I__64/I                               LocalMux                   0      3981               RISE  1       
I__64/O                               LocalMux                   293    4274               RISE  1       
I__65/I                               IoInMux                    0      4274               RISE  1       
I__65/O                               IoInMux                    231    4505               RISE  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4505               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 3211


Data Path Delay                5396
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 3211

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  RISE  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__74/I                               Odrv4                      0      1139               RISE  1       
I__74/O                               Odrv4                      312    1450               RISE  1       
I__76/I                               Span4Mux_v                 0      1450               RISE  1       
I__76/O                               Span4Mux_v                 312    1762               RISE  1       
I__80/I                               LocalMux                   0      1762               RISE  1       
I__80/O                               LocalMux                   293    2055               RISE  1       
I__85/I                               InMux                      0      2055               RISE  1       
I__85/O                               InMux                      231    2286               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/in1         LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000  355    2641               RISE  1       
I__53/I                               LocalMux                   0      2641               RISE  1       
I__53/O                               LocalMux                   293    2934               RISE  1       
I__54/I                               InMux                      0      2934               RISE  1       
I__54/O                               InMux                      231    3164               RISE  1       
I__55/I                               CascadeMux                 0      3164               RISE  1       
I__55/O                               CascadeMux                 0      3164               RISE  1       
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000  0      3164               RISE  1       
result_RNO_1_0_LC_1_5_1/carryout      LogicCell40_SEQ_MODE_0000  206    3370               RISE  2       
result_RNO_1_1_LC_1_5_2/carryin       LogicCell40_SEQ_MODE_0000  0      3370               RISE  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  112    3482               RISE  2       
I__67/I                               InMux                      0      3482               RISE  1       
I__67/O                               InMux                      231    3713               RISE  1       
result_RNO_1_2_LC_1_5_3/in3           LogicCell40_SEQ_MODE_0000  0      3713               RISE  1       
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000  281    3994               RISE  1       
I__58/I                               LocalMux                   0      3994               RISE  1       
I__58/O                               LocalMux                   293    4287               RISE  1       
I__59/I                               InMux                      0      4287               RISE  1       
I__59/O                               InMux                      231    4517               RISE  1       
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000  0      4517               RISE  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  355    4873               RISE  1       
I__56/I                               LocalMux                   0      4873               RISE  1       
I__56/O                               LocalMux                   293    5165               RISE  1       
I__57/I                               IoInMux                    0      5165               RISE  1       
I__57/O                               IoInMux                    231    5396               RISE  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      5396               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.1.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Setup Time        : 1023


Data Path Delay                3208
+ Setup Time                     69
- Capture Clock Path Delay    -2253
---------------------------- ------
Setup to Clock                 1023

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  RISE  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     590    590                RISE  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     549    1139               RISE  1       
I__145/I                              Odrv4                      0      1139               RISE  1       
I__145/O                              Odrv4                      312    1450               RISE  1       
I__146/I                              Span4Mux_v                 0      1450               RISE  1       
I__146/O                              Span4Mux_v                 312    1762               RISE  1       
I__147/I                              LocalMux                   0      1762               RISE  1       
I__147/O                              LocalMux                   293    2055               RISE  1       
I__149/I                              InMux                      0      2055               RISE  1       
I__149/O                              InMux                      231    2286               RISE  1       
result_RNO_1_LC_1_5_5/in0             LogicCell40_SEQ_MODE_0000  0      2286               RISE  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  399    2684               RISE  1       
I__60/I                               LocalMux                   0      2684               RISE  1       
I__60/O                               LocalMux                   293    2977               RISE  1       
I__61/I                               IoInMux                    0      2977               RISE  1       
I__61/O                               IoInMux                    231    3208               RISE  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      3208               RISE  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__37/I                                           ClkMux                  0      1979               RISE  1       
I__37/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[0]                              top                     0      4731               FALL  1       

6.2.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[1]                              top                     0      4731               FALL  1       

6.2.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[2]                              top                     0      4731               FALL  1       

6.2.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4731


Launch Clock Path Delay        2253
+ Clock To Q Delay              125
+ Data Path Delay              2353
---------------------------- ------
Clock To Out Delay             4731

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  125    2378               FALL  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2378               FALL  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2353   4731               FALL  1       
result[3]                              top                     0      4731               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: a[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -843


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3096
---------------------------- ------
Hold Time                      -843

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[0]                                  top                        0      0                  FALL  1       
a_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__40/I                               Odrv4                      0      951                FALL  1       
I__40/O                               Odrv4                      330    1282               FALL  1       
I__41/I                               Span4Mux_v                 0      1282               FALL  1       
I__41/O                               Span4Mux_v                 330    1612               FALL  1       
I__43/I                               LocalMux                   0      1612               FALL  1       
I__43/O                               LocalMux                   274    1886               FALL  1       
I__46/I                               InMux                      0      1886               FALL  1       
I__46/O                               InMux                      193    2080               FALL  1       
result_RNO_0_0_LC_1_6_1/in3           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  237    2317               RISE  1       
I__153/I                              CascadeMux                 0      2317               RISE  1       
I__153/O                              CascadeMux                 0      2317               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2317               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  312    2628               FALL  1       
I__143/I                              LocalMux                   0      2628               FALL  1       
I__143/O                              LocalMux                   274    2903               FALL  1       
I__144/I                              IoInMux                    0      2903               FALL  1       
I__144/O                              IoInMux                    193    3096               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3096               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__37/I                                           ClkMux                  0      1979               RISE  1       
I__37/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.2::Path details for port: a[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -294


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -2547
---------------------------- ------
Hold Time                      -294

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[1]                                  top                        0      0                  FALL  1       
a_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__133/I                              LocalMux                   0      951                FALL  1       
I__133/O                              LocalMux                   274    1226               FALL  1       
I__135/I                              InMux                      0      1226               FALL  1       
I__135/O                              InMux                      193    1419               FALL  1       
I__137/I                              CascadeMux                 0      1419               FALL  1       
I__137/O                              CascadeMux                 0      1419               FALL  1       
result_RNO_1_1_LC_1_5_2/in2           LogicCell40_SEQ_MODE_0000  0      1419               FALL  1       
result_RNO_1_1_LC_1_5_2/carryout      LogicCell40_SEQ_MODE_0000  118    1537               FALL  2       
result_RNO_1_2_LC_1_5_3/carryin       LogicCell40_SEQ_MODE_0000  0      1537               FALL  1       
result_RNO_1_2_LC_1_5_3/carryout      LogicCell40_SEQ_MODE_0000  94     1631               FALL  1       
I__66/I                               InMux                      0      1631               FALL  1       
I__66/O                               InMux                      193    1824               FALL  1       
result_RNO_3_LC_1_5_4/in3             LogicCell40_SEQ_MODE_0000  0      1824               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  256    2080               FALL  1       
I__64/I                               LocalMux                   0      2080               FALL  1       
I__64/O                               LocalMux                   274    2354               FALL  1       
I__65/I                               IoInMux                    0      2354               FALL  1       
I__65/O                               IoInMux                    193    2547               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      2547               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.3::Path details for port: a[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -861


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3114
---------------------------- ------
Hold Time                      -861

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[2]                                  top                        0      0                  FALL  1       
a_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__110/I                              Odrv4                      0      951                FALL  1       
I__110/O                              Odrv4                      330    1282               FALL  1       
I__111/I                              Span4Mux_v                 0      1282               FALL  1       
I__111/O                              Span4Mux_v                 330    1612               FALL  1       
I__112/I                              LocalMux                   0      1612               FALL  1       
I__112/O                              LocalMux                   274    1886               FALL  1       
I__114/I                              InMux                      0      1886               FALL  1       
I__114/O                              InMux                      193    2080               FALL  1       
I__117/I                              CascadeMux                 0      2080               FALL  1       
I__117/O                              CascadeMux                 0      2080               FALL  1       
result_RNO_1_2_LC_1_5_3/in2           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_1_2_LC_1_5_3/carryout      LogicCell40_SEQ_MODE_0000  118    2198               FALL  1       
I__66/I                               InMux                      0      2198               FALL  1       
I__66/O                               InMux                      193    2391               FALL  1       
result_RNO_3_LC_1_5_4/in3             LogicCell40_SEQ_MODE_0000  0      2391               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  256    2647               FALL  1       
I__64/I                               LocalMux                   0      2647               FALL  1       
I__64/O                               LocalMux                   274    2921               FALL  1       
I__65/I                               IoInMux                    0      2921               FALL  1       
I__65/O                               IoInMux                    193    3114               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      3114               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.4::Path details for port: a[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : a[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1647


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3900
---------------------------- ------
Hold Time                     -1647

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
a[3]                                  top                        0      0                  FALL  1       
a_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
a_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
a_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
a_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__94/I                               Odrv4                      0      951                FALL  1       
I__94/O                               Odrv4                      330    1282               FALL  1       
I__95/I                               IoSpan4Mux                 0      1282               FALL  1       
I__95/O                               IoSpan4Mux                 287    1569               FALL  1       
I__96/I                               LocalMux                   0      1569               FALL  1       
I__96/O                               LocalMux                   274    1843               FALL  1       
I__98/I                               InMux                      0      1843               FALL  1       
I__98/O                               InMux                      193    2036               FALL  1       
result_RNO_0_3_LC_1_7_0/in3           LogicCell40_SEQ_MODE_0000  0      2036               FALL  1       
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  256    2292               FALL  1       
I__105/I                              Odrv4                      0      2292               FALL  1       
I__105/O                              Odrv4                      330    2622               FALL  1       
I__106/I                              LocalMux                   0      2622               FALL  1       
I__106/O                              LocalMux                   274    2896               FALL  1       
I__107/I                              InMux                      0      2896               FALL  1       
I__107/O                              InMux                      193    3090               FALL  1       
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000  0      3090               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  343    3432               FALL  1       
I__64/I                               LocalMux                   0      3432               FALL  1       
I__64/O                               LocalMux                   274    3707               FALL  1       
I__65/I                               IoInMux                    0      3707               FALL  1       
I__65/O                               IoInMux                    193    3900               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      3900               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.5::Path details for port: b[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -880


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3133
---------------------------- ------
Hold Time                      -880

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[0]                                  top                        0      0                  FALL  1       
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_0_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__47/I                               Odrv4                      0      951                FALL  1       
I__47/O                               Odrv4                      330    1282               FALL  1       
I__48/I                               Span4Mux_v                 0      1282               FALL  1       
I__48/O                               Span4Mux_v                 330    1612               FALL  1       
I__49/I                               LocalMux                   0      1612               FALL  1       
I__49/O                               LocalMux                   274    1886               FALL  1       
I__51/I                               InMux                      0      1886               FALL  1       
I__51/O                               InMux                      193    2080               FALL  1       
I__52/I                               CascadeMux                 0      2080               FALL  1       
I__52/O                               CascadeMux                 0      2080               FALL  1       
result_RNO_0_0_LC_1_6_1/in2           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  274    2354               RISE  1       
I__153/I                              CascadeMux                 0      2354               RISE  1       
I__153/O                              CascadeMux                 0      2354               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2354               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  312    2666               FALL  1       
I__143/I                              LocalMux                   0      2666               FALL  1       
I__143/O                              LocalMux                   274    2940               FALL  1       
I__144/I                              IoInMux                    0      2940               FALL  1       
I__144/O                              IoInMux                    193    3133               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3133               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__37/I                                           ClkMux                  0      1979               RISE  1       
I__37/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.6::Path details for port: b[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1659


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3912
---------------------------- ------
Hold Time                     -1659

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[1]                                  top                        0      0                  FALL  1       
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_1_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__127/I                              Odrv4                      0      951                FALL  1       
I__127/O                              Odrv4                      330    1282               FALL  1       
I__128/I                              Span4Mux_v                 0      1282               FALL  1       
I__128/O                              Span4Mux_v                 330    1612               FALL  1       
I__129/I                              LocalMux                   0      1612               FALL  1       
I__129/O                              LocalMux                   274    1886               FALL  1       
I__131/I                              InMux                      0      1886               FALL  1       
I__131/O                              InMux                      193    2080               FALL  1       
I__132/I                              CascadeMux                 0      2080               FALL  1       
I__132/O                              CascadeMux                 0      2080               FALL  1       
result_RNO_0_1_LC_1_6_4/in2           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_1_LC_1_6_4/lcout         LogicCell40_SEQ_MODE_0000  312    2391               FALL  1       
I__124/I                              Odrv4                      0      2391               FALL  1       
I__124/O                              Odrv4                      330    2722               FALL  1       
I__125/I                              LocalMux                   0      2722               FALL  1       
I__125/O                              LocalMux                   274    2996               FALL  1       
I__126/I                              InMux                      0      2996               FALL  1       
I__126/O                              InMux                      193    3189               FALL  1       
result_RNO_1_LC_1_5_5/in3             LogicCell40_SEQ_MODE_0000  0      3189               FALL  1       
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000  256    3445               FALL  1       
I__60/I                               LocalMux                   0      3445               FALL  1       
I__60/O                               LocalMux                   274    3719               FALL  1       
I__61/I                               IoInMux                    0      3719               FALL  1       
I__61/O                               IoInMux                    193    3912               FALL  1       
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101     0      3912               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.7::Path details for port: b[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[2]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -780


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3033
---------------------------- ------
Hold Time                      -780

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[2]                                  top                        0      0                  FALL  1       
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_2_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__119/I                              LocalMux                   0      951                FALL  1       
I__119/O                              LocalMux                   274    1226               FALL  1       
I__121/I                              InMux                      0      1226               FALL  1       
I__121/O                              InMux                      193    1419               FALL  1       
result_RNO_0_2_LC_1_6_7/in1           LogicCell40_SEQ_MODE_0000  0      1419               FALL  1       
result_RNO_0_2_LC_1_6_7/lcout         LogicCell40_SEQ_MODE_0000  337    1756               FALL  1       
I__108/I                              LocalMux                   0      1756               FALL  1       
I__108/O                              LocalMux                   274    2030               FALL  1       
I__109/I                              InMux                      0      2030               FALL  1       
I__109/O                              InMux                      193    2223               FALL  1       
result_RNO_2_LC_1_5_6/in0             LogicCell40_SEQ_MODE_0000  0      2223               FALL  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  343    2566               FALL  1       
I__56/I                               LocalMux                   0      2566               FALL  1       
I__56/O                               LocalMux                   274    2840               FALL  1       
I__57/I                               IoInMux                    0      2840               FALL  1       
I__57/O                               IoInMux                    193    3033               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      3033               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.8::Path details for port: b[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : b[3]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -1772


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -4025
---------------------------- ------
Hold Time                     -1772

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
b[3]                                  top                        0      0                  FALL  1       
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
b_ibuf_3_iopad/DOUT                   IO_PAD                     540    540                FALL  1       
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__100/I                              Odrv4                      0      951                FALL  1       
I__100/O                              Odrv4                      330    1282               FALL  1       
I__101/I                              Span4Mux_v                 0      1282               FALL  1       
I__101/O                              Span4Mux_v                 330    1612               FALL  1       
I__102/I                              LocalMux                   0      1612               FALL  1       
I__102/O                              LocalMux                   274    1886               FALL  1       
I__103/I                              InMux                      0      1886               FALL  1       
I__103/O                              InMux                      193    2080               FALL  1       
result_RNO_0_3_LC_1_7_0/in1           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000  337    2416               FALL  1       
I__105/I                              Odrv4                      0      2416               FALL  1       
I__105/O                              Odrv4                      330    2747               FALL  1       
I__106/I                              LocalMux                   0      2747               FALL  1       
I__106/O                              LocalMux                   274    3021               FALL  1       
I__107/I                              InMux                      0      3021               FALL  1       
I__107/O                              InMux                      193    3214               FALL  1       
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000  0      3214               FALL  1       
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000  343    3557               FALL  1       
I__64/I                               LocalMux                   0      3557               FALL  1       
I__64/O                               LocalMux                   274    3831               FALL  1       
I__65/I                               IoInMux                    0      3831               FALL  1       
I__65/O                               IoInMux                    193    4025               FALL  1       
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101     0      4025               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.9::Path details for port: func[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[0]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -893


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -3146
---------------------------- ------
Hold Time                      -893

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[0]                               top                        0      0                  FALL  1       
func_ibuf_0_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_0_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_0_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_0_preio/DIN0                PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__74/I                               Odrv4                      0      951                FALL  1       
I__74/O                               Odrv4                      330    1282               FALL  1       
I__76/I                               Span4Mux_v                 0      1282               FALL  1       
I__76/O                               Span4Mux_v                 330    1612               FALL  1       
I__81/I                               LocalMux                   0      1612               FALL  1       
I__81/O                               LocalMux                   274    1886               FALL  1       
I__90/I                               InMux                      0      1886               FALL  1       
I__90/O                               InMux                      193    2080               FALL  1       
result_RNO_0_0_LC_1_6_1/in1           LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_0_0_LC_1_6_1/ltout         LogicCell40_SEQ_MODE_0000  287    2366               RISE  1       
I__153/I                              CascadeMux                 0      2366               RISE  1       
I__153/O                              CascadeMux                 0      2366               RISE  1       
result_RNO_0_LC_1_6_2/in2             LogicCell40_SEQ_MODE_0000  0      2366               RISE  1       
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000  312    2678               FALL  1       
I__143/I                              LocalMux                   0      2678               FALL  1       
I__143/O                              LocalMux                   274    2952               FALL  1       
I__144/I                              IoInMux                    0      2952               FALL  1       
I__144/O                              IoInMux                    193    3146               FALL  1       
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101     0      3146               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__37/I                                           ClkMux                  0      1979               RISE  1       
I__37/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.4.10::Path details for port: func[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : func[1]
Clock Port        : clk
Clock Reference   : top|clk:R
Hold Time         : -550


Capture Clock Path Delay       2253
+ Hold  Time                      0
- Data Path Delay             -2803
---------------------------- ------
Hold Time                      -550

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
func[1]                               top                        0      0                  FALL  1       
func_ibuf_1_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
func_ibuf_1_iopad/DOUT                IO_PAD                     540    540                FALL  1       
func_ibuf_1_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
func_ibuf_1_preio/DIN0                PRE_IO_PIN_TYPE_000001     411    951                FALL  1       
I__145/I                              Odrv4                      0      951                FALL  1       
I__145/O                              Odrv4                      330    1282               FALL  1       
I__146/I                              Span4Mux_v                 0      1282               FALL  1       
I__146/O                              Span4Mux_v                 330    1612               FALL  1       
I__147/I                              LocalMux                   0      1612               FALL  1       
I__147/O                              LocalMux                   274    1886               FALL  1       
I__150/I                              InMux                      0      1886               FALL  1       
I__150/O                              InMux                      193    2080               FALL  1       
result_RNO_2_LC_1_5_6/in3             LogicCell40_SEQ_MODE_0000  0      2080               FALL  1       
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000  256    2335               FALL  1       
I__56/I                               LocalMux                   0      2335               FALL  1       
I__56/O                               LocalMux                   274    2610               FALL  1       
I__57/I                               IoInMux                    0      2610               FALL  1       
I__57/O                               IoInMux                    193    2803               FALL  1       
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101     0      2803               FALL  1       

Capture Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: result[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[0]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__37/I                                           ClkMux                  0      1979               RISE  1       
I__37/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_0_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[0]                              top                     0      4644               RISE  1       

6.5.2::Path details for port: result[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[1]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_1_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[1]                              top                     0      4644               RISE  1       

6.5.3::Path details for port: result[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[2]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__38/I                                           ClkMux                  0      1979               RISE  1       
I__38/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_2_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[2]                              top                     0      4644               RISE  1       

6.5.4::Path details for port: result[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : result[3]
Clock Port         : clk
Clock Reference    : top|clk:R
Clock to Out Delay : 4644


Launch Clock Path Delay        2253
+ Clock To Q Delay              100
+ Data Path Delay              2291
---------------------------- ------
Clock To Out Delay             4644

Launch Clock Path
pin name                                          model name              delay  cummulative delay  edge  Fanout  
------------------------------------------------  ----------------------  -----  -----------------  ----  ------  
clk                                               top                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                  590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1252   1842               RISE  1       
I__35/I                                           gio2CtrlBuf             0      1842               RISE  1       
I__35/O                                           gio2CtrlBuf             0      1842               RISE  1       
I__36/I                                           GlobalMux               0      1842               RISE  1       
I__36/O                                           GlobalMux               137    1979               RISE  1       
I__39/I                                           ClkMux                  0      1979               RISE  1       
I__39/O                                           ClkMux                  274    2253               RISE  1       
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101  0      2253               RISE  1       

Data Path
pin name                               model name              delay  cummulative delay  edge  Fanout  
-------------------------------------  ----------------------  -----  -----------------  ----  ------  
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101  100    2353               RISE  1       
result_obuf_3_iopad/DIN                IO_PAD                  0      2353               RISE  1       
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                  2292   4644               RISE  1       
result[3]                              top                     0      4644               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4075
---------------------------------------   ---- 
End-of-path arrival time (ps)             4075
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__100/I                              Odrv4                          0              1001   +INF  FALL       1
I__100/O                              Odrv4                        330              1332   +INF  FALL       1
I__101/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__101/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__102/I                              LocalMux                       0              1662   +INF  FALL       1
I__102/O                              LocalMux                     274              1936   +INF  FALL       1
I__103/I                              InMux                          0              1936   +INF  FALL       1
I__103/O                              InMux                        193              2130   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/in1           LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__105/I                              Odrv4                          0              2466   +INF  FALL       1
I__105/O                              Odrv4                        330              2797   +INF  FALL       1
I__106/I                              LocalMux                       0              2797   +INF  FALL       1
I__106/O                              LocalMux                     274              3071   +INF  FALL       1
I__107/I                              InMux                          0              3071   +INF  FALL       1
I__107/O                              InMux                        193              3264   +INF  FALL       1
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3264   +INF  FALL       1
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000    343              3607   +INF  FALL       1
I__64/I                               LocalMux                       0              3607   +INF  FALL       1
I__64/O                               LocalMux                     274              3881   +INF  FALL       1
I__65/I                               IoInMux                        0              3881   +INF  FALL       1
I__65/O                               IoInMux                      193              4075   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4075   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__39/I                                           ClkMux                      0              1979  RISE       1
I__39/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3800
---------------------------------------   ---- 
End-of-path arrival time (ps)             3800
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__118/I                              LocalMux                       0              1001   +INF  FALL       1
I__118/O                              LocalMux                     274              1276   +INF  FALL       1
I__120/I                              InMux                          0              1276   +INF  FALL       1
I__120/O                              InMux                        193              1469   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000      0              1469   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000    256              1725   +INF  FALL       1
I__122/I                              LocalMux                       0              1725   +INF  FALL       1
I__122/O                              LocalMux                     274              1999   +INF  FALL       1
I__123/I                              InMux                          0              1999   +INF  FALL       1
I__123/O                              InMux                        193              2192   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2192   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000    337              2529   +INF  FALL       1
I__58/I                               LocalMux                       0              2529   +INF  FALL       1
I__58/O                               LocalMux                     274              2803   +INF  FALL       1
I__59/I                               InMux                          0              2803   +INF  FALL       1
I__59/O                               InMux                        193              2996   +INF  FALL       1
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000      0              2996   +INF  FALL       1
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000    337              3333   +INF  FALL       1
I__56/I                               LocalMux                       0              3333   +INF  FALL       1
I__56/O                               LocalMux                     274              3607   +INF  FALL       1
I__57/I                               IoInMux                        0              3607   +INF  FALL       1
I__57/O                               IoInMux                      193              3800   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              3800   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4542
---------------------------------------   ---- 
End-of-path arrival time (ps)             4542
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__127/I                              Odrv4                          0              1001   +INF  FALL       1
I__127/O                              Odrv4                        330              1332   +INF  FALL       1
I__128/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__128/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__129/I                              LocalMux                       0              1662   +INF  FALL       1
I__129/O                              LocalMux                     274              1936   +INF  FALL       1
I__130/I                              InMux                          0              1936   +INF  FALL       1
I__130/O                              InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__141/I                              LocalMux                       0              2466   +INF  FALL       1
I__141/O                              LocalMux                     274              2741   +INF  FALL       1
I__142/I                              InMux                          0              2741   +INF  FALL       1
I__142/O                              InMux                        193              2934   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000      0              2934   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/lcout         LogicCell40_SEQ_MODE_0000    337              3270   +INF  FALL       1
I__62/I                               LocalMux                       0              3270   +INF  FALL       1
I__62/O                               LocalMux                     274              3545   +INF  FALL       1
I__63/I                               InMux                          0              3545   +INF  FALL       1
I__63/O                               InMux                        193              3738   +INF  FALL       1
result_RNO_1_LC_1_5_5/in1             LogicCell40_SEQ_MODE_0000      0              3738   +INF  FALL       1
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000    337              4075   +INF  FALL       1
I__60/I                               LocalMux                       0              4075   +INF  FALL       1
I__60/O                               LocalMux                     274              4349   +INF  FALL       1
I__61/I                               IoInMux                        0              4349   +INF  FALL       1
I__61/O                               IoInMux                      193              4542   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              4542   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                 -62
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4436
---------------------------------------   ---- 
End-of-path arrival time (ps)             4436
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__47/I                               Odrv4                          0              1001   +INF  FALL       1
I__47/O                               Odrv4                        330              1332   +INF  FALL       1
I__48/I                               Span4Mux_v                     0              1332   +INF  FALL       1
I__48/O                               Span4Mux_v                   330              1662   +INF  FALL       1
I__49/I                               LocalMux                       0              1662   +INF  FALL       1
I__49/O                               LocalMux                     274              1936   +INF  FALL       1
I__50/I                               InMux                          0              1936   +INF  FALL       1
I__50/O                               InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000    256              2385   +INF  FALL       1
I__53/I                               LocalMux                       0              2385   +INF  FALL       1
I__53/O                               LocalMux                     274              2660   +INF  FALL       1
I__54/I                               InMux                          0              2660   +INF  FALL       1
I__54/O                               InMux                        193              2853   +INF  FALL       1
I__55/I                               CascadeMux                     0              2853   +INF  FALL       1
I__55/O                               CascadeMux                     0              2853   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000      0              2853   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/lcout         LogicCell40_SEQ_MODE_0000    312              3164   +INF  FALL       1
I__154/I                              LocalMux                       0              3164   +INF  FALL       1
I__154/O                              LocalMux                     274              3439   +INF  FALL       1
I__155/I                              InMux                          0              3439   +INF  FALL       1
I__155/O                              InMux                        193              3632   +INF  FALL       1
result_RNO_0_LC_1_6_2/in1             LogicCell40_SEQ_MODE_0000      0              3632   +INF  FALL       1
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000    337              3969   +INF  FALL       1
I__143/I                              LocalMux                       0              3969   +INF  FALL       1
I__143/O                              LocalMux                     274              4243   +INF  FALL       1
I__144/I                              IoInMux                        0              4243   +INF  FALL       1
I__144/O                              IoInMux                      193              4436   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              4436   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__37/I                                           ClkMux                      0              1979  RISE       1
I__37/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[1]                              top                         0              4644   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[2]                              top                         0              4644   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__39/I                                           ClkMux                      0              1979  RISE       1
I__39/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[3]                              top                         0              4644   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__37/I                                           ClkMux                      0              1979  RISE       1
I__37/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[0]                              top                         0              4644   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[3]
Path End         : result_obuf_3_preio/DOUT0(result[3])
Capture Clock    : result_obuf_3_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4075
---------------------------------------   ---- 
End-of-path arrival time (ps)             4075
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[3]                                  top                            0                 0   +INF  RISE       1
b_ibuf_3_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_3_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_3_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_3_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__100/I                              Odrv4                          0              1001   +INF  FALL       1
I__100/O                              Odrv4                        330              1332   +INF  FALL       1
I__101/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__101/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__102/I                              LocalMux                       0              1662   +INF  FALL       1
I__102/O                              LocalMux                     274              1936   +INF  FALL       1
I__103/I                              InMux                          0              1936   +INF  FALL       1
I__103/O                              InMux                        193              2130   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/in1           LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
result_RNO_0_3_LC_1_7_0/lcout         LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__105/I                              Odrv4                          0              2466   +INF  FALL       1
I__105/O                              Odrv4                        330              2797   +INF  FALL       1
I__106/I                              LocalMux                       0              2797   +INF  FALL       1
I__106/O                              LocalMux                     274              3071   +INF  FALL       1
I__107/I                              InMux                          0              3071   +INF  FALL       1
I__107/O                              InMux                        193              3264   +INF  FALL       1
result_RNO_3_LC_1_5_4/in0             LogicCell40_SEQ_MODE_0000      0              3264   +INF  FALL       1
result_RNO_3_LC_1_5_4/lcout           LogicCell40_SEQ_MODE_0000    343              3607   +INF  FALL       1
I__64/I                               LocalMux                       0              3607   +INF  FALL       1
I__64/O                               LocalMux                     274              3881   +INF  FALL       1
I__65/I                               IoInMux                        0              3881   +INF  FALL       1
I__65/O                               IoInMux                      193              4075   +INF  FALL       1
result_obuf_3_preio/DOUT0(result[3])  PRE_IO_PIN_TYPE_010101         0              4075   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__39/I                                           ClkMux                      0              1979  RISE       1
I__39/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[2]
Path End         : result_obuf_2_preio/DOUT0(result[2])
Capture Clock    : result_obuf_2_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3800
---------------------------------------   ---- 
End-of-path arrival time (ps)             3800
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[2]                                  top                            0                 0   +INF  RISE       1
b_ibuf_2_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_2_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_2_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_2_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__118/I                              LocalMux                       0              1001   +INF  FALL       1
I__118/O                              LocalMux                     274              1276   +INF  FALL       1
I__120/I                              InMux                          0              1276   +INF  FALL       1
I__120/O                              InMux                        193              1469   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/in3         LogicCell40_SEQ_MODE_0000      0              1469   +INF  FALL       1
b_ibuf_RNIQE6R_2_LC_1_6_6/lcout       LogicCell40_SEQ_MODE_0000    256              1725   +INF  FALL       1
I__122/I                              LocalMux                       0              1725   +INF  FALL       1
I__122/O                              LocalMux                     274              1999   +INF  FALL       1
I__123/I                              InMux                          0              1999   +INF  FALL       1
I__123/O                              InMux                        193              2192   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/in1           LogicCell40_SEQ_MODE_0000      0              2192   +INF  FALL       1
result_RNO_1_2_LC_1_5_3/lcout         LogicCell40_SEQ_MODE_0000    337              2529   +INF  FALL       1
I__58/I                               LocalMux                       0              2529   +INF  FALL       1
I__58/O                               LocalMux                     274              2803   +INF  FALL       1
I__59/I                               InMux                          0              2803   +INF  FALL       1
I__59/O                               InMux                        193              2996   +INF  FALL       1
result_RNO_2_LC_1_5_6/in1             LogicCell40_SEQ_MODE_0000      0              2996   +INF  FALL       1
result_RNO_2_LC_1_5_6/lcout           LogicCell40_SEQ_MODE_0000    337              3333   +INF  FALL       1
I__56/I                               LocalMux                       0              3333   +INF  FALL       1
I__56/O                               LocalMux                     274              3607   +INF  FALL       1
I__57/I                               IoInMux                        0              3607   +INF  FALL       1
I__57/O                               IoInMux                      193              3800   +INF  FALL       1
result_obuf_2_preio/DOUT0(result[2])  PRE_IO_PIN_TYPE_010101         0              3800   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[1]
Path End         : result_obuf_1_preio/DOUT0(result[1])
Capture Clock    : result_obuf_1_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4542
---------------------------------------   ---- 
End-of-path arrival time (ps)             4542
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[1]                                  top                            0                 0   +INF  RISE       1
b_ibuf_1_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_1_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_1_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_1_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__127/I                              Odrv4                          0              1001   +INF  FALL       1
I__127/O                              Odrv4                        330              1332   +INF  FALL       1
I__128/I                              Span4Mux_v                     0              1332   +INF  FALL       1
I__128/O                              Span4Mux_v                   330              1662   +INF  FALL       1
I__129/I                              LocalMux                       0              1662   +INF  FALL       1
I__129/O                              LocalMux                     274              1936   +INF  FALL       1
I__130/I                              InMux                          0              1936   +INF  FALL       1
I__130/O                              InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/in1         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIOC6R_1_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_0000    337              2466   +INF  FALL       1
I__141/I                              LocalMux                       0              2466   +INF  FALL       1
I__141/O                              LocalMux                     274              2741   +INF  FALL       1
I__142/I                              InMux                          0              2741   +INF  FALL       1
I__142/O                              InMux                        193              2934   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/in1           LogicCell40_SEQ_MODE_0000      0              2934   +INF  FALL       1
result_RNO_1_1_LC_1_5_2/lcout         LogicCell40_SEQ_MODE_0000    337              3270   +INF  FALL       1
I__62/I                               LocalMux                       0              3270   +INF  FALL       1
I__62/O                               LocalMux                     274              3545   +INF  FALL       1
I__63/I                               InMux                          0              3545   +INF  FALL       1
I__63/O                               InMux                        193              3738   +INF  FALL       1
result_RNO_1_LC_1_5_5/in1             LogicCell40_SEQ_MODE_0000      0              3738   +INF  FALL       1
result_RNO_1_LC_1_5_5/lcout           LogicCell40_SEQ_MODE_0000    337              4075   +INF  FALL       1
I__60/I                               LocalMux                       0              4075   +INF  FALL       1
I__60/O                               LocalMux                     274              4349   +INF  FALL       1
I__61/I                               IoInMux                        0              4349   +INF  FALL       1
I__61/O                               IoInMux                      193              4542   +INF  FALL       1
result_obuf_1_preio/DOUT0(result[1])  PRE_IO_PIN_TYPE_010101         0              4542   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : b[0]
Path End         : result_obuf_0_preio/DOUT0(result[0])
Capture Clock    : result_obuf_0_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  2253
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4436
---------------------------------------   ---- 
End-of-path arrival time (ps)             4436
 
Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
b[0]                                  top                            0                 0   +INF  RISE       1
b_ibuf_0_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
b_ibuf_0_iopad/DOUT                   IO_PAD                       590               590   +INF  RISE       1
b_ibuf_0_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
b_ibuf_0_preio/DIN0                   PRE_IO_PIN_TYPE_000001       411              1001   +INF  FALL       1
I__47/I                               Odrv4                          0              1001   +INF  FALL       1
I__47/O                               Odrv4                        330              1332   +INF  FALL       1
I__48/I                               Span4Mux_v                     0              1332   +INF  FALL       1
I__48/O                               Span4Mux_v                   330              1662   +INF  FALL       1
I__49/I                               LocalMux                       0              1662   +INF  FALL       1
I__49/O                               LocalMux                     274              1936   +INF  FALL       1
I__50/I                               InMux                          0              1936   +INF  FALL       1
I__50/O                               InMux                        193              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/in3         LogicCell40_SEQ_MODE_0000      0              2130   +INF  FALL       1
b_ibuf_RNIMA6R_0_LC_1_6_0/lcout       LogicCell40_SEQ_MODE_0000    256              2385   +INF  FALL       1
I__53/I                               LocalMux                       0              2385   +INF  FALL       1
I__53/O                               LocalMux                     274              2660   +INF  FALL       1
I__54/I                               InMux                          0              2660   +INF  FALL       1
I__54/O                               InMux                        193              2853   +INF  FALL       1
I__55/I                               CascadeMux                     0              2853   +INF  FALL       1
I__55/O                               CascadeMux                     0              2853   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/in2           LogicCell40_SEQ_MODE_0000      0              2853   +INF  FALL       1
result_RNO_1_0_LC_1_5_1/lcout         LogicCell40_SEQ_MODE_0000    312              3164   +INF  FALL       1
I__154/I                              LocalMux                       0              3164   +INF  FALL       1
I__154/O                              LocalMux                     274              3439   +INF  FALL       1
I__155/I                              InMux                          0              3439   +INF  FALL       1
I__155/O                              InMux                        193              3632   +INF  FALL       1
result_RNO_0_LC_1_6_2/in1             LogicCell40_SEQ_MODE_0000      0              3632   +INF  FALL       1
result_RNO_0_LC_1_6_2/lcout           LogicCell40_SEQ_MODE_0000    337              3969   +INF  FALL       1
I__143/I                              LocalMux                       0              3969   +INF  FALL       1
I__143/O                              LocalMux                     274              4243   +INF  FALL       1
I__144/I                              IoInMux                        0              4243   +INF  FALL       1
I__144/O                              IoInMux                      193              4436   +INF  FALL       1
result_obuf_0_preio/DOUT0(result[0])  PRE_IO_PIN_TYPE_010101         0              4436   +INF  FALL       1

Capture Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__37/I                                           ClkMux                      0              1979  RISE       1
I__37/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_1_preio/PADOUT(result[1])
Path End         : result[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_1_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_1_preio/PADOUT(result[1])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_1_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_1_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[1]                              top                         0              4644   +INF  RISE       1


++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_2_preio/PADOUT(result[2])
Path End         : result[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__38/I                                           ClkMux                      0              1979  RISE       1
I__38/O                                           ClkMux                    274              2253  RISE       1
result_obuf_2_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_2_preio/PADOUT(result[2])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_2_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_2_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[2]                              top                         0              4644   +INF  RISE       1


++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_3_preio/PADOUT(result[3])
Path End         : result[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__39/I                                           ClkMux                      0              1979  RISE       1
I__39/O                                           ClkMux                    274              2253  RISE       1
result_obuf_3_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_3_preio/PADOUT(result[3])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_3_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_3_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[3]                              top                         0              4644   +INF  RISE       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_obuf_0_preio/PADOUT(result[0])
Path End         : result[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 2253
+ Clock To Q                               100
+ Data Path Delay                         2291
---------------------------------------   ---- 
End-of-path arrival time (ps)             4644
 
Launch Clock Path
pin name                                          model name              delay  cumulative delay  edge  Fanout
------------------------------------------------  ----------------------  -----  ----------------  ----  ------
clk                                               top                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                    590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1252              1842  RISE       1
I__35/I                                           gio2CtrlBuf                 0              1842  RISE       1
I__35/O                                           gio2CtrlBuf                 0              1842  RISE       1
I__36/I                                           GlobalMux                   0              1842  RISE       1
I__36/O                                           GlobalMux                 137              1979  RISE       1
I__37/I                                           ClkMux                      0              1979  RISE       1
I__37/O                                           ClkMux                    274              2253  RISE       1
result_obuf_0_preio/OUTPUTCLK                     PRE_IO_PIN_TYPE_010101      0              2253  RISE       1

Data path
pin name                               model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
result_obuf_0_preio/PADOUT(result[0])  PRE_IO_PIN_TYPE_010101    100              2353   +INF  RISE       1
result_obuf_0_iopad/DIN                IO_PAD                      0              2353   +INF  RISE       1
result_obuf_0_iopad/PACKAGEPIN:out     IO_PAD                   2292              4644   +INF  RISE       1
result[0]                              top                         0              4644   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

