$date
	Mon Nov 10 21:20:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ArbiterLSBtoMSB_tb $end
$var wire 1 ! valid $end
$var wire 4 " gnt [3:0] $end
$var reg 4 # req [3:0] $end
$scope module arb $end
$var wire 4 $ req [3:0] $end
$var wire 1 ! valid $end
$var wire 4 % gnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 %
b1000 $
b1000 #
b1000 "
1!
$end
#10
b10 "
b10 %
b1110 #
b1110 $
#20
b1 "
b1 %
b11 #
b11 $
#30
b1 #
b1 $
#40
0!
b0 "
b0 %
b0 #
b0 $
#50
1!
b1 "
b1 %
b1 #
b1 $
#60
