--
--	Conversion of capteur_us.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Jan 05 16:40:14 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL Net_498 : bit;
TERMINAL Net_458 : bit;
SIGNAL \US_40kHz:PWMUDB:km_run\ : bit;
SIGNAL \US_40kHz:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_214 : bit;
SIGNAL one : bit;
SIGNAL \US_40kHz:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_enable\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:control_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCapture\ : bit;
SIGNAL \US_40kHz:PWMUDB:capt_rising\ : bit;
SIGNAL \US_40kHz:PWMUDB:capt_falling\ : bit;
SIGNAL \US_40kHz:PWMUDB:hwCapture\ : bit;
SIGNAL \US_40kHz:PWMUDB:hwEnable\ : bit;
SIGNAL Net_545 : bit;
SIGNAL \US_40kHz:PWMUDB:trig_last\ : bit;
SIGNAL \US_40kHz:PWMUDB:trig_rise\ : bit;
SIGNAL \US_40kHz:PWMUDB:trig_fall\ : bit;
SIGNAL \US_40kHz:PWMUDB:trig_out\ : bit;
SIGNAL \US_40kHz:PWMUDB:runmode_enable\ : bit;
SIGNAL \US_40kHz:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_enable\ : bit;
SIGNAL \US_40kHz:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \US_40kHz:PWMUDB:tc_i\ : bit;
SIGNAL \US_40kHz:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:sc_kill\ : bit;
SIGNAL \US_40kHz:PWMUDB:min_kill\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_kill\ : bit;
SIGNAL \US_40kHz:PWMUDB:km_tc\ : bit;
SIGNAL \US_40kHz:PWMUDB:db_tc\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_sel\ : bit;
SIGNAL \US_40kHz:PWMUDB:reset\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:status_0\ : bit;
SIGNAL \US_40kHz:Net_55\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCompare1\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_status\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCompare2\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_status\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_kill_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \US_40kHz:PWMUDB:fifo_full\ : bit;
SIGNAL \US_40kHz:PWMUDB:cs_addr_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:cs_addr_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:cs_addr_0\ : bit;
SIGNAL zero : bit;
SIGNAL \US_40kHz:PWMUDB:final_capture\ : bit;
SIGNAL \US_40kHz:PWMUDB:nc2\ : bit;
SIGNAL \US_40kHz:PWMUDB:nc3\ : bit;
SIGNAL \US_40kHz:PWMUDB:nc1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:nc4\ : bit;
SIGNAL \US_40kHz:PWMUDB:nc5\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:nc6\ : bit;
SIGNAL \US_40kHz:PWMUDB:nc7\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_eq\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_less\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:cmp2_eq\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_less\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:fifo_nempty\ : bit;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \US_40kHz:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \US_40kHz:PWMUDB:compare1\ : bit;
SIGNAL \US_40kHz:PWMUDB:compare2\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm_i\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm1_i\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm2_i\ : bit;
SIGNAL \US_40kHz:PWMUDB:tc_i_reg\ : bit;
SIGNAL \US_40kHz:Net_101\ : bit;
SIGNAL \US_40kHz:Net_96\ : bit;
SIGNAL Net_491 : bit;
SIGNAL Net_272 : bit;
SIGNAL \US_40kHz:PWMUDB:pwm_temp\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODIN1_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODIN1_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_386 : bit;
SIGNAL Net_380 : bit;
SIGNAL Net_379 : bit;
SIGNAL \US_40kHz:Net_113\ : bit;
SIGNAL \US_40kHz:Net_107\ : bit;
SIGNAL \US_40kHz:Net_114\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
TERMINAL Net_437 : bit;
TERMINAL Net_436 : bit;
SIGNAL \Detect_Seuil_Recept:clock\ : bit;
SIGNAL \Detect_Seuil_Recept:Net_1\ : bit;
SIGNAL Net_495 : bit;
SIGNAL \Detect_Seuil_Recept:Net_9\ : bit;
SIGNAL \V_seuil:Net_83\ : bit;
SIGNAL \V_seuil:Net_81\ : bit;
SIGNAL \V_seuil:Net_82\ : bit;
TERMINAL \V_seuil:Net_77\ : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
TERMINAL Net_389 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL Net_457 : bit;
SIGNAL \Timer_US:Net_260\ : bit;
SIGNAL Net_596 : bit;
SIGNAL \Timer_US:Net_55\ : bit;
SIGNAL Net_411 : bit;
SIGNAL \Timer_US:Net_53\ : bit;
SIGNAL \Timer_US:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_US:TimerUDB:control_7\ : bit;
SIGNAL \Timer_US:TimerUDB:control_6\ : bit;
SIGNAL \Timer_US:TimerUDB:control_5\ : bit;
SIGNAL \Timer_US:TimerUDB:control_4\ : bit;
SIGNAL \Timer_US:TimerUDB:control_3\ : bit;
SIGNAL \Timer_US:TimerUDB:control_2\ : bit;
SIGNAL \Timer_US:TimerUDB:control_1\ : bit;
SIGNAL \Timer_US:TimerUDB:control_0\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_US:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_US:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_515 : bit;
SIGNAL \Timer_US:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_US:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_US:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_US:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_US:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_US:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_US:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_US:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_US:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_US:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_US:TimerUDB:hwEnable_reg\ : bit;
SIGNAL Net_553 : bit;
SIGNAL \Timer_US:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_542 : bit;
SIGNAL \Timer_US:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL add_vv_vv_MODGEN_3_1 : bit;
SIGNAL \Timer_US:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_3_0 : bit;
SIGNAL \Timer_US:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_US:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sIntCapCount:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sIntCapCount:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sIntCapCount:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sIntCapCount:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sIntCapCount:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_US:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_US:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_US:TimerUDB:status_6\ : bit;
SIGNAL \Timer_US:TimerUDB:status_5\ : bit;
SIGNAL \Timer_US:TimerUDB:status_4\ : bit;
SIGNAL \Timer_US:TimerUDB:status_0\ : bit;
SIGNAL \Timer_US:TimerUDB:status_1\ : bit;
SIGNAL \Timer_US:TimerUDB:status_2\ : bit;
SIGNAL \Timer_US:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_US:TimerUDB:status_3\ : bit;
SIGNAL \Timer_US:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_US:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_US:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_US:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_US:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:nc0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:nc6\ : bit;
SIGNAL \Timer_US:TimerUDB:nc8\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:nc1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:nc5\ : bit;
SIGNAL \Timer_US:TimerUDB:nc7\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_US:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_US:Net_102\ : bit;
SIGNAL \Timer_US:Net_266\ : bit;
TERMINAL Net_439 : bit;
SIGNAL \Ampli_Recept:Net_36\ : bit;
SIGNAL \Ampli_Recept:Net_40\ : bit;
SIGNAL \Ampli_Recept:Net_37\ : bit;
SIGNAL \Ampli_Recept:Net_38\ : bit;
SIGNAL \Ampli_Recept:Net_30\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \CharLCD_1:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \CharLCD_1:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \CharLCD_1:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \CharLCD_1:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \CharLCD_1:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_497 : bit;
SIGNAL Net_503 : bit;
SIGNAL \Counter_1:Net_43\ : bit;
SIGNAL Net_500 : bit;
SIGNAL \Counter_1:Net_49\ : bit;
SIGNAL \Counter_1:Net_82\ : bit;
SIGNAL \Counter_1:Net_89\ : bit;
SIGNAL \Counter_1:Net_95\ : bit;
SIGNAL \Counter_1:Net_91\ : bit;
SIGNAL \Counter_1:Net_102\ : bit;
SIGNAL \Counter_1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Counter_1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Counter_1:CounterUDB:control_7\ : bit;
SIGNAL \Counter_1:CounterUDB:control_6\ : bit;
SIGNAL \Counter_1:CounterUDB:control_5\ : bit;
SIGNAL \Counter_1:CounterUDB:control_4\ : bit;
SIGNAL \Counter_1:CounterUDB:control_3\ : bit;
SIGNAL \Counter_1:CounterUDB:control_2\ : bit;
SIGNAL \Counter_1:CounterUDB:control_1\ : bit;
SIGNAL \Counter_1:CounterUDB:control_0\ : bit;
SIGNAL \Counter_1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_rising\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_falling\ : bit;
SIGNAL \Counter_1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Counter_1:CounterUDB:hwCapture\ : bit;
SIGNAL \Counter_1:CounterUDB:reload\ : bit;
SIGNAL \Counter_1:CounterUDB:reload_tc\ : bit;
SIGNAL \Counter_1:CounterUDB:final_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:counter_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:status_0\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_1\ : bit;
SIGNAL \Counter_1:CounterUDB:per_zero\ : bit;
SIGNAL \Counter_1:CounterUDB:status_2\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_3\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_status\ : bit;
SIGNAL \Counter_1:CounterUDB:status_4\ : bit;
SIGNAL \Counter_1:CounterUDB:status_5\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_full\ : bit;
SIGNAL \Counter_1:CounterUDB:status_6\ : bit;
SIGNAL \Counter_1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Counter_1:CounterUDB:reset\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow\ : bit;
SIGNAL \Counter_1:CounterUDB:dp_dir\ : bit;
SIGNAL \Counter_1:CounterUDB:per_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_i\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_equal\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_501 : bit;
SIGNAL \Counter_1:CounterUDB:count_stored_i\ : bit;
SIGNAL \Counter_1:CounterUDB:count_enable\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Counter_1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Counter_1:CounterUDB:nc42\ : bit;
SIGNAL \Counter_1:CounterUDB:per_FF\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_less\ : bit;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Counter_1:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Counter_1:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_479 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_480 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_481 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_483 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_484 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_485 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_486 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_periode:Net_260\ : bit;
SIGNAL Net_562 : bit;
SIGNAL \Timer_periode:Net_55\ : bit;
SIGNAL Net_567 : bit;
SIGNAL \Timer_periode:Net_53\ : bit;
SIGNAL \Timer_periode:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_periode:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_7\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_6\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_5\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_4\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_3\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_2\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:control_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_periode:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_periode:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_periode:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_periode:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_periode:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_periode:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_periode:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_periode:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_periode:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_periode:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_periode:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_566 : bit;
SIGNAL \Timer_periode:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_periode:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_periode:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_6\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_5\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_4\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_2\ : bit;
SIGNAL \Timer_periode:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_periode:TimerUDB:status_3\ : bit;
SIGNAL \Timer_periode:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_periode:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_periode:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:nc0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:nc6\ : bit;
SIGNAL \Timer_periode:TimerUDB:nc8\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:nc1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:nc5\ : bit;
SIGNAL \Timer_periode:TimerUDB:nc7\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_periode:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_periode:Net_102\ : bit;
SIGNAL \Timer_periode:Net_266\ : bit;
SIGNAL \US_40kHz:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:trig_last\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \US_40kHz:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_US:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Counter_1:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \Timer_periode:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_periode:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_periode:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_periode:TimerUDB:capture_out_reg_i\\D\ : bit;
BEGIN

one <=  ('1') ;

\US_40kHz:PWMUDB:sc_kill_tmp\\D\ <= (not \US_40kHz:PWMUDB:tc_i\);

\US_40kHz:PWMUDB:dith_count_1\\D\ <= ((not \US_40kHz:PWMUDB:dith_count_1\ and \US_40kHz:PWMUDB:tc_i\ and \US_40kHz:PWMUDB:dith_count_0\)
	OR (not \US_40kHz:PWMUDB:dith_count_0\ and \US_40kHz:PWMUDB:dith_count_1\)
	OR (not \US_40kHz:PWMUDB:tc_i\ and \US_40kHz:PWMUDB:dith_count_1\));

\US_40kHz:PWMUDB:dith_count_0\\D\ <= ((not \US_40kHz:PWMUDB:dith_count_0\ and \US_40kHz:PWMUDB:tc_i\)
	OR (not \US_40kHz:PWMUDB:tc_i\ and \US_40kHz:PWMUDB:dith_count_0\));

\US_40kHz:PWMUDB:cmp1_status\ <= ((not \US_40kHz:PWMUDB:prevCompare1\ and \US_40kHz:PWMUDB:cmp1_less\));

\US_40kHz:PWMUDB:cmp2_status\ <= ((not \US_40kHz:PWMUDB:prevCompare2\ and not \US_40kHz:PWMUDB:cmp2_less\));

\US_40kHz:PWMUDB:status_2\ <= ((\US_40kHz:PWMUDB:runmode_enable\ and \US_40kHz:PWMUDB:tc_i\));

zero <=  ('0') ;

\US_40kHz:PWMUDB:pwm1_i\ <= ((\US_40kHz:PWMUDB:runmode_enable\ and \US_40kHz:PWMUDB:cmp1_less\));

\US_40kHz:PWMUDB:pwm2_i\ <= ((not \US_40kHz:PWMUDB:cmp2_less\ and \US_40kHz:PWMUDB:runmode_enable\));

\US_40kHz:PWMUDB:cmp2\ <= (not \US_40kHz:PWMUDB:cmp2_less\);

\Timer_US:TimerUDB:capt_fifo_load\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and Net_495 and Net_553));

\Timer_US:TimerUDB:status_tc\ <= ((\Timer_US:TimerUDB:per_zero\ and Net_553));

\Timer_US:TimerUDB:int_capt_count_1\\D\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and not MODIN2_1 and Net_495 and Net_553 and MODIN2_0)
	OR (not Net_545 and not MODIN2_0 and MODIN2_1)
	OR (not Net_545 and not Net_553 and MODIN2_1)
	OR (not Net_545 and \Timer_US:TimerUDB:capture_last\ and MODIN2_1)
	OR (not Net_545 and not Net_495 and MODIN2_1));

\Timer_US:TimerUDB:int_capt_count_0\\D\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and not MODIN2_0 and Net_495 and Net_553 and MODIN2_1)
	OR (not Net_545 and not Net_553 and MODIN2_0)
	OR (not Net_545 and \Timer_US:TimerUDB:capture_last\ and MODIN2_0)
	OR (not Net_545 and not Net_495 and MODIN2_0));

\Timer_US:TimerUDB:capt_int_temp\\D\ <= ((not Net_545 and not \Timer_US:TimerUDB:capture_last\ and not MODIN2_1 and not MODIN2_0 and Net_495 and Net_553));

Net_515 <= ((not Net_545 and Net_495));

\Counter_1:CounterUDB:status_0\ <= ((not \Counter_1:CounterUDB:prevCompare\ and \Counter_1:CounterUDB:cmp_out_i\));

\Counter_1:CounterUDB:status_3\ <= ((not \Counter_1:CounterUDB:underflow_reg_i\ and \Counter_1:CounterUDB:reload\));

\Counter_1:CounterUDB:count_enable\ <= ((not \Counter_1:CounterUDB:count_stored_i\ and Net_272 and \Counter_1:CounterUDB:control_7\));

cy_srff_1D <= ((not Net_596 and Net_553)
	OR (not Net_596 and Net_545));

\Timer_periode:TimerUDB:status_tc\ <= ((\Timer_periode:TimerUDB:control_7\ and \Timer_periode:TimerUDB:per_zero\));

SPK_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Speaker_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_498, Net_458));
\US_40kHz:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_214,
		enable=>one,
		clock_out=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\);
\US_40kHz:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \US_40kHz:PWMUDB:status_5\, zero, \US_40kHz:PWMUDB:status_3\,
			\US_40kHz:PWMUDB:status_2\, \US_40kHz:PWMUDB:status_1\, \US_40kHz:PWMUDB:status_0\),
		interrupt=>\US_40kHz:Net_55\);
\US_40kHz:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\US_40kHz:PWMUDB:tc_i\, \US_40kHz:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\US_40kHz:PWMUDB:nc2\,
		cl0=>\US_40kHz:PWMUDB:nc3\,
		z0=>\US_40kHz:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\US_40kHz:PWMUDB:nc4\,
		cl1=>\US_40kHz:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\US_40kHz:PWMUDB:nc6\,
		f1_blk_stat=>\US_40kHz:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\US_40kHz:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\US_40kHz:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\US_40kHz:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\US_40kHz:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\US_40kHz:PWMUDB:sP16:pwmdp:cap_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\US_40kHz:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\US_40kHz:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\US_40kHz:PWMUDB:tc_i\, \US_40kHz:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\US_40kHz:PWMUDB:cmp1_eq\,
		cl0=>\US_40kHz:PWMUDB:cmp1_less\,
		z0=>\US_40kHz:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\US_40kHz:PWMUDB:cmp2_eq\,
		cl1=>\US_40kHz:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\US_40kHz:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\US_40kHz:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\US_40kHz:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\US_40kHz:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\US_40kHz:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\US_40kHz:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\US_40kHz:PWMUDB:sP16:pwmdp:cap_1\, \US_40kHz:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\US_40kHz:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\US_40kHz:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f4287e24-531c-45bb-86c5-3acf0704c321",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_214,
		dig_domain_out=>open);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ea0a4d1-dd66-49e7-accf-66c4a2f46ef7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_272,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_491,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\Detect_Seuil_Recept:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_437,
		vminus=>Net_436,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>Net_495);
\V_seuil:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_436,
		iout=>\V_seuil:Net_77\);
\V_seuil:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\V_seuil:Net_77\);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>Net_389,
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_457,
		dig_domain_out=>open);
\Timer_US:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_457,
		enable=>one,
		clock_out=>\Timer_US:TimerUDB:ClockOutFromEnBlock\);
\Timer_US:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_545,
		clock=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_US:TimerUDB:status_3\,
			\Timer_US:TimerUDB:status_2\, \Timer_US:TimerUDB:capt_int_temp\, \Timer_US:TimerUDB:status_tc\),
		interrupt=>Net_596);
\Timer_US:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_545, Net_553, \Timer_US:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_US:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_US:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_US:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_US:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_US:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_US:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_US:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_US:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_US:TimerUDB:sT24:timerdp:cap0_1\, \Timer_US:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_US:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_US:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_545, Net_553, \Timer_US:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_US:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_US:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_US:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_US:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_US:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_US:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_US:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_US:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_US:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_US:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_US:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_US:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_US:TimerUDB:sT24:timerdp:cap0_1\, \Timer_US:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_US:TimerUDB:sT24:timerdp:cap1_1\, \Timer_US:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_US:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_US:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_US:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_545, Net_553, \Timer_US:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_US:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_US:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_US:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_US:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_US:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_US:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_US:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_US:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_US:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_US:TimerUDB:sT24:timerdp:cap1_1\, \Timer_US:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_US:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Ampli_Recept:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_439,
		vin=>Net_389,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\Ampli_Recept:Net_30\,
		vout=>Net_437);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_439);
TimerISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_596);
\CharLCD_1:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e321a527-eb7b-41db-b527-e0b404e3c9c0/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\CharLCD_1:tmpFB_6__LCDPort_net_6\, \CharLCD_1:tmpFB_6__LCDPort_net_5\, \CharLCD_1:tmpFB_6__LCDPort_net_4\, \CharLCD_1:tmpFB_6__LCDPort_net_3\,
			\CharLCD_1:tmpFB_6__LCDPort_net_2\, \CharLCD_1:tmpFB_6__LCDPort_net_1\, \CharLCD_1:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\CharLCD_1:tmpIO_6__LCDPort_net_6\, \CharLCD_1:tmpIO_6__LCDPort_net_5\, \CharLCD_1:tmpIO_6__LCDPort_net_4\, \CharLCD_1:tmpIO_6__LCDPort_net_3\,
			\CharLCD_1:tmpIO_6__LCDPort_net_2\, \CharLCD_1:tmpIO_6__LCDPort_net_1\, \CharLCD_1:tmpIO_6__LCDPort_net_0\),
		siovref=>(\CharLCD_1:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\CharLCD_1:tmpINTERRUPT_0__LCDPort_net_0\);
\Counter_1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_457,
		enable=>one,
		clock_out=>\Counter_1:CounterUDB:ClockOutFromEnBlock\);
\Counter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_457,
		enable=>one,
		clock_out=>\Counter_1:CounterUDB:Clk_Ctl_i\);
\Counter_1:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:Clk_Ctl_i\,
		control=>(\Counter_1:CounterUDB:control_7\, \Counter_1:CounterUDB:control_6\, \Counter_1:CounterUDB:control_5\, \Counter_1:CounterUDB:control_4\,
			\Counter_1:CounterUDB:control_3\, \Counter_1:CounterUDB:control_2\, \Counter_1:CounterUDB:control_1\, \Counter_1:CounterUDB:control_0\));
\Counter_1:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Counter_1:CounterUDB:status_6\, \Counter_1:CounterUDB:status_5\, zero, \Counter_1:CounterUDB:status_3\,
			zero, \Counter_1:CounterUDB:reload\, \Counter_1:CounterUDB:status_0\),
		interrupt=>\Counter_1:Net_43\);
\Counter_1:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Counter_1:CounterUDB:count_enable\, \Counter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Counter_1:CounterUDB:per_equal\,
		cl0=>\Counter_1:CounterUDB:nc42\,
		z0=>\Counter_1:CounterUDB:reload\,
		ff0=>\Counter_1:CounterUDB:per_FF\,
		ce1=>\Counter_1:CounterUDB:cmp_out_i\,
		cl1=>\Counter_1:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Counter_1:CounterUDB:status_6\,
		f0_blk_stat=>\Counter_1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CounterISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_500);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, \Control_Reg_1:control_1\, Net_545));
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd6d5dd0-5c6b-431b-b74b-56a418831888",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_553,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d70a34f4-5508-48e2-b4d6-427813aafdee",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_periode:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\);
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_periode:TimerUDB:Clk_Ctl_i\);
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_periode:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_periode:TimerUDB:control_7\, \Timer_periode:TimerUDB:control_6\, \Timer_periode:TimerUDB:control_5\, \Timer_periode:TimerUDB:control_4\,
			\Timer_periode:TimerUDB:control_3\, \Timer_periode:TimerUDB:control_2\, \Timer_periode:TimerUDB:control_1\, \Timer_periode:TimerUDB:control_0\));
\Timer_periode:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_periode:TimerUDB:status_3\,
			\Timer_periode:TimerUDB:status_2\, zero, \Timer_periode:TimerUDB:status_tc\),
		interrupt=>Net_562);
\Timer_periode:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_periode:TimerUDB:control_7\, \Timer_periode:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_periode:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_periode:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_periode:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_periode:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_periode:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_periode:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_periode:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_periode:TimerUDB:sT24:timerdp:cap0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_periode:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_periode:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_periode:TimerUDB:control_7\, \Timer_periode:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_periode:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_periode:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_periode:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_periode:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_periode:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_periode:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_periode:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_periode:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_periode:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_periode:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_periode:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_periode:TimerUDB:sT24:timerdp:cap0_1\, \Timer_periode:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_periode:TimerUDB:sT24:timerdp:cap1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_periode:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_periode:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_periode:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_periode:TimerUDB:control_7\, \Timer_periode:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_periode:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_periode:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_periode:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_periode:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_periode:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_periode:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_periode:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_periode:TimerUDB:sT24:timerdp:cap1_1\, \Timer_periode:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_periode:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
periodeISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_562);
\US_40kHz:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:min_kill_reg\);
\US_40kHz:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:prevCapture\);
\US_40kHz:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:trig_last\);
\US_40kHz:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>Net_545,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:runmode_enable\);
\US_40kHz:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:sc_kill_tmp\\D\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:sc_kill_tmp\);
\US_40kHz:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:ltch_kill_reg\);
\US_40kHz:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\US_40kHz:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:dith_count_1\);
\US_40kHz:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\US_40kHz:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:dith_count_0\);
\US_40kHz:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:cmp1_less\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:prevCompare1\);
\US_40kHz:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:cmp2\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:prevCompare2\);
\US_40kHz:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\US_40kHz:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:status_0\);
\US_40kHz:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\US_40kHz:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:status_1\);
\US_40kHz:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:status_5\);
\US_40kHz:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:pwm_i_reg\);
\US_40kHz:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:pwm1_i\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_491);
\US_40kHz:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:pwm2_i\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_272);
\US_40kHz:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\US_40kHz:PWMUDB:status_2\,
		clk=>\US_40kHz:PWMUDB:ClockOutFromEnBlock\,
		q=>\US_40kHz:PWMUDB:tc_i_reg\);
\Timer_US:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_515,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_US:TimerUDB:capture_last\);
\Timer_US:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_US:TimerUDB:status_tc\,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_US:TimerUDB:tc_reg_i\);
\Timer_US:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_553,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_US:TimerUDB:hwEnable_reg\);
\Timer_US:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_US:TimerUDB:capt_fifo_load\,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_US:TimerUDB:capture_out_reg_i\);
\Timer_US:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_US:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_1);
\Timer_US:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_US:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN2_0);
\Timer_US:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_US:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_US:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_US:TimerUDB:capt_int_temp\);
\Counter_1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCapture\);
\Counter_1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:overflow_reg_i\);
\Counter_1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:reload\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:underflow_reg_i\);
\Counter_1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:reload\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_500);
\Counter_1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:prevCompare\);
\Counter_1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Counter_1:CounterUDB:cmp_out_i\,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:cmp_out_reg_i\);
\Counter_1:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_272,
		clk=>\Counter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\Counter_1:CounterUDB:count_stored_i\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_214,
		q=>Net_553);
\Timer_periode:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_periode:TimerUDB:capture_last\);
\Timer_periode:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_periode:TimerUDB:status_tc\,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_periode:TimerUDB:tc_reg_i\);
\Timer_periode:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_periode:TimerUDB:control_7\,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_periode:TimerUDB:hwEnable_reg\);
\Timer_periode:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_periode:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_periode:TimerUDB:capture_out_reg_i\);

END R_T_L;
