$date
	Tue Oct 15 00:40:56 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ns
$end

$scope module test_bench $end
$var reg 1 ! P_clk $end
$var reg 1 " P_rst $end
$var reg 32 # P_addr [31:0] $end
$var reg 1 $ P_selx $end
$var reg 1 % P_enable $end
$var reg 1 & P_write $end
$var reg 32 ' P_wdata [31:0] $end
$var wire 1 ( P_ready $end
$var wire 1 ) P_slverr $end
$var wire 1 * P_rdata [31] $end
$var wire 1 + P_rdata [30] $end
$var wire 1 , P_rdata [29] $end
$var wire 1 - P_rdata [28] $end
$var wire 1 . P_rdata [27] $end
$var wire 1 / P_rdata [26] $end
$var wire 1 0 P_rdata [25] $end
$var wire 1 1 P_rdata [24] $end
$var wire 1 2 P_rdata [23] $end
$var wire 1 3 P_rdata [22] $end
$var wire 1 4 P_rdata [21] $end
$var wire 1 5 P_rdata [20] $end
$var wire 1 6 P_rdata [19] $end
$var wire 1 7 P_rdata [18] $end
$var wire 1 8 P_rdata [17] $end
$var wire 1 9 P_rdata [16] $end
$var wire 1 : P_rdata [15] $end
$var wire 1 ; P_rdata [14] $end
$var wire 1 < P_rdata [13] $end
$var wire 1 = P_rdata [12] $end
$var wire 1 > P_rdata [11] $end
$var wire 1 ? P_rdata [10] $end
$var wire 1 @ P_rdata [9] $end
$var wire 1 A P_rdata [8] $end
$var wire 1 B P_rdata [7] $end
$var wire 1 C P_rdata [6] $end
$var wire 1 D P_rdata [5] $end
$var wire 1 E P_rdata [4] $end
$var wire 1 F P_rdata [3] $end
$var wire 1 G P_rdata [2] $end
$var wire 1 H P_rdata [1] $end
$var wire 1 I P_rdata [0] $end

$scope task initialization $end
$upscope $end

$scope task reset $end
$upscope $end

$scope task write_stimulus $end
$upscope $end

$scope task read_stimulus $end
$upscope $end

$scope task read_write $end
$upscope $end

$scope module dut1 $end
$var parameter 2 J idle $end
$var parameter 2 K setup $end
$var parameter 2 L access $end
$var wire 1 M P_clk $end
$var wire 1 N P_rst $end
$var wire 1 O P_addr [31] $end
$var wire 1 P P_addr [30] $end
$var wire 1 Q P_addr [29] $end
$var wire 1 R P_addr [28] $end
$var wire 1 S P_addr [27] $end
$var wire 1 T P_addr [26] $end
$var wire 1 U P_addr [25] $end
$var wire 1 V P_addr [24] $end
$var wire 1 W P_addr [23] $end
$var wire 1 X P_addr [22] $end
$var wire 1 Y P_addr [21] $end
$var wire 1 Z P_addr [20] $end
$var wire 1 [ P_addr [19] $end
$var wire 1 \ P_addr [18] $end
$var wire 1 ] P_addr [17] $end
$var wire 1 ^ P_addr [16] $end
$var wire 1 _ P_addr [15] $end
$var wire 1 ` P_addr [14] $end
$var wire 1 a P_addr [13] $end
$var wire 1 b P_addr [12] $end
$var wire 1 c P_addr [11] $end
$var wire 1 d P_addr [10] $end
$var wire 1 e P_addr [9] $end
$var wire 1 f P_addr [8] $end
$var wire 1 g P_addr [7] $end
$var wire 1 h P_addr [6] $end
$var wire 1 i P_addr [5] $end
$var wire 1 j P_addr [4] $end
$var wire 1 k P_addr [3] $end
$var wire 1 l P_addr [2] $end
$var wire 1 m P_addr [1] $end
$var wire 1 n P_addr [0] $end
$var wire 1 o P_selx $end
$var wire 1 p P_enable $end
$var wire 1 q P_write $end
$var wire 1 r P_wdata [31] $end
$var wire 1 s P_wdata [30] $end
$var wire 1 t P_wdata [29] $end
$var wire 1 u P_wdata [28] $end
$var wire 1 v P_wdata [27] $end
$var wire 1 w P_wdata [26] $end
$var wire 1 x P_wdata [25] $end
$var wire 1 y P_wdata [24] $end
$var wire 1 z P_wdata [23] $end
$var wire 1 { P_wdata [22] $end
$var wire 1 | P_wdata [21] $end
$var wire 1 } P_wdata [20] $end
$var wire 1 ~ P_wdata [19] $end
$var wire 1 !! P_wdata [18] $end
$var wire 1 "! P_wdata [17] $end
$var wire 1 #! P_wdata [16] $end
$var wire 1 $! P_wdata [15] $end
$var wire 1 %! P_wdata [14] $end
$var wire 1 &! P_wdata [13] $end
$var wire 1 '! P_wdata [12] $end
$var wire 1 (! P_wdata [11] $end
$var wire 1 )! P_wdata [10] $end
$var wire 1 *! P_wdata [9] $end
$var wire 1 +! P_wdata [8] $end
$var wire 1 ,! P_wdata [7] $end
$var wire 1 -! P_wdata [6] $end
$var wire 1 .! P_wdata [5] $end
$var wire 1 /! P_wdata [4] $end
$var wire 1 0! P_wdata [3] $end
$var wire 1 1! P_wdata [2] $end
$var wire 1 2! P_wdata [1] $end
$var wire 1 3! P_wdata [0] $end
$var reg 1 4! P_ready $end
$var reg 1 5! P_slverr $end
$var reg 32 6! P_rdata [31:0] $end
$var reg 2 7! present_state [1:0] $end
$var reg 2 8! next_state [1:0] $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
0$
0%
0&
bx '
x4!
x5!
bx 6!
bx 7!
bx 8!
b0 J
b1 K
b10 L
x(
x)
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x3!
x2!
x1!
x0!
x/!
x.!
x-!
x,!
x+!
x*!
x)!
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
1N
0M
$end
#5
1!
1M
b0 7!
04!
0(
#10
0"
0!
0N
0M
#15
1!
1M
1$
1&
b1000 '
b1 #
1o
1q
1n
03!
02!
01!
10!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
b1 8!
bx 7!
#20
0!
0M
#25
1!
1M
1%
1p
b1 7!
b10 8!
14!
05!
1(
0)
#30
0!
0M
#35
1!
1M
0%
0$
0p
0o
b0 8!
b10 7!
04!
0(
#40
0!
0M
#45
1!
1M
b0 7!
#50
0!
0M
#55
1!
1M
1$
b111 '
b10 #
1o
0n
1m
13!
12!
11!
00!
b1 8!
#60
0!
0M
#65
1!
1M
1%
1p
b1 7!
b10 8!
14!
1(
#70
0!
0M
#75
1!
1M
0%
0$
0p
0o
b0 8!
b10 7!
04!
0(
#80
0!
0M
#85
1!
1M
b0 7!
#86
b0 #
0m
#90
0!
0M
#95
1!
1M
0&
1$
0q
1o
b1 8!
#100
0!
0M
#105
1!
1M
1%
1p
b1 7!
b1 #
1n
b10 8!
b1000 6!
14!
0I
0H
0G
1F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
1(
#110
0!
0M
#115
1!
1M
0%
0$
0p
0o
b0 8!
b10 7!
04!
0(
#120
0!
0M
#125
1!
1M
b0 7!
#130
0!
0M
#135
1!
1M
1$
1o
b1 8!
#140
0!
0M
#145
1!
1M
1%
1p
b1 7!
b10 #
0n
1m
b10 8!
b111 6!
14!
1I
1H
1G
0F
1(
#150
0!
0M
#155
1!
1M
0%
0$
0p
0o
b0 8!
b10 7!
04!
0(
#160
0!
0M
#165
1!
1M
b0 7!
#170
0!
0M
#175
1!
1M
1$
1o
b1 8!
#180
0!
0M
#185
1!
1M
1%
1p
b1 7!
b11 #
1n
b10 8!
bx 6!
14!
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
1(
#190
0!
0M
#195
1!
1M
0%
0$
0p
0o
b0 8!
b10 7!
04!
0(
#200
0!
0M
#205
1!
1M
b0 7!
#210
0!
0M
#215
1!
1M
#220
0!
0M
#225
1!
1M
#230
0!
0M
#235
1!
1M
#240
0!
0M
#245
1!
1M
#250
0!
0M
#255
1!
1M
#260
0!
0M
#265
1!
1M
#270
0!
0M
#275
1!
1M
#280
0!
0M
