#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 17 17:01:52 2021
# Process ID: 11028
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/top.vds
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 728.344 ; gain = 178.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:47]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CLKDIV' of component 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:129]
INFO: [Synth 8-638] synthesizing module 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter' (1#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter g_CLKS_PER_BIT bound to: 435 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/uart_rx.vhd:18' bound to instance 'RX' of component 'UART_RX' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/uart_rx.vhd:31]
	Parameter g_CLKS_PER_BIT bound to: 435 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/uart_rx.vhd:31]
INFO: [Synth 8-3491] module 'SHA1_CORE' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/SHA1_CORE.vhd:5' bound to instance 'SHA1' of component 'SHA1_CORE' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'SHA1_CORE' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/SHA1_CORE.vhd:18]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/SHA1_CORE.vhd:109]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/SHA1_CORE.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'SHA1_CORE' (3#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/SHA1_CORE.vhd:18]
	Parameter CLKDIV bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'ctrl7seg' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:34' bound to instance 'C7S' of component 'ctrl7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ctrl7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:54]
	Parameter CLKDIV bound to: 13 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'muxNbits8x1' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/muxNbits8x1.vhd:34' bound to instance 'MUX' of component 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:98]
INFO: [Synth 8-638] synthesizing module 'muxNbits8x1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/muxNbits8x1.vhd:50]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/muxNbits8x1.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'muxNbits8x1' (4#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/muxNbits8x1.vhd:50]
INFO: [Synth 8-3491] module 'decoder8bit' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/decoder8bit.vhd:37' bound to instance 'DEC' of component 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:114]
INFO: [Synth 8-638] synthesizing module 'decoder8bit' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/decoder8bit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'decoder8bit' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/decoder8bit.vhd:44]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'upcounter' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:37' bound to instance 'CNT' of component 'upcounter' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:121]
INFO: [Synth 8-638] synthesizing module 'upcounter__parameterized1' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:44]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcounter__parameterized1' (5#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/upcounter.vhd:44]
INFO: [Synth 8-3491] module 'hex7seg' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/hex7seg.vhd:34' bound to instance 'H7S' of component 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hex7seg' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/hex7seg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'hex7seg' (6#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/hex7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ctrl7seg' (7#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/ctrl7seg.vhd:54]
	Parameter top_length bound to: 160 - type: integer 
INFO: [Synth 8-3491] module 'pong_top' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:5' bound to instance 'VGA' of component 'pong_top' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:180]
INFO: [Synth 8-638] synthesizing module 'pong_top' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:15]
	Parameter top_length bound to: 160 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/.Xil/Vivado-11028-DESKTOP-6CH2PUK/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'CLK_GEN_PLL' of component 'clk_wiz_0' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:48]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/.Xil/Vivado-11028-DESKTOP-6CH2PUK/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'vga_driver' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/vga_driver.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vga_driver' (8#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/vga_driver.vhd:14]
INFO: [Synth 8-638] synthesizing module 'text_gen' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:18]
	Parameter length bound to: 160 - type: integer 
WARNING: [Synth 8-614] signal 'sha_digest' is read in the process but is not in the sensitivity list [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:113]
INFO: [Synth 8-638] synthesizing module 'font_gen' [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/font_gen.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'font_gen' (9#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/font_gen.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:150]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:151]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:152]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:153]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:154]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:155]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:156]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:157]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:158]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:159]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:160]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:161]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:162]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:163]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:164]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:165]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:166]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:167]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:168]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:169]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:170]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:171]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:172]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:173]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:174]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:175]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:176]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:177]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:178]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:179]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:180]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:181]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:182]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:183]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:184]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:185]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:186]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:187]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:188]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:189]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:190]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:191]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:192]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:193]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:194]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:195]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:196]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:197]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 7 wide and choice expression is 6 wide [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:198]
WARNING: [Synth 8-3848] Net bit_addr_o in module/entity text_gen does not have driver. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:28]
WARNING: [Synth 8-3848] Net row_addr_o in module/entity text_gen does not have driver. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'text_gen' (10#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/text_gen.vhd:18]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:75]
WARNING: [Synth 8-3848] Net state_next in module/entity pong_top does not have driver. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:22]
WARNING: [Synth 8-3848] Net ball_next in module/entity pong_top does not have driver. [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pong_top' (11#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top_vga.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element sha_ena_reg was removed.  [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'top' (12#1) [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/new/top.vhd:47]
WARNING: [Synth 8-3331] design text_gen has unconnected port reset
WARNING: [Synth 8-3331] design text_gen has unconnected port ball[1]
WARNING: [Synth 8-3331] design text_gen has unconnected port ball[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 795.195 ; gain = 245.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 795.195 ; gain = 245.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 795.195 ; gain = 245.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/CLK_GEN_PLL'
Finished Parsing XDC File [d:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'VGA/CLK_GEN_PLL'
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 929.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 929.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for top_clk. (constraint file  d:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for top_clk. (constraint file  d:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VGA/CLK_GEN_PLL. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module SHA1_CORE 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module vga_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module font_gen 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module text_gen 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module pong_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[0]' (FDCE) to 'VGA/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[1]' (FDCE) to 'VGA/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[2]' (FDCE) to 'VGA/rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[3]' (FDCE) to 'VGA/rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[4]' (FDCE) to 'VGA/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[5]' (FDCE) to 'VGA/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[6]' (FDCE) to 'VGA/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[7]' (FDCE) to 'VGA/rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[8]' (FDCE) to 'VGA/rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[9]' (FDCE) to 'VGA/rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'VGA/rgb_reg_reg[10]' (FDCE) to 'VGA/rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|text_gen    | RULE_ROM[0]                      | 64x7          | LUT            | 
|pong_top    | text_unit/RULE_ROM[0]            | 64x7          | LUT            | 
|pong_top    | text_unit/font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_15/VGA/text_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VGA/CLK_GEN_PLL/clk_out1' to pin 'VGA/CLK_GEN_PLL/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 929.293 ; gain = 379.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 969.055 ; gain = 419.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VGA/text_unit/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 969.055 ; gain = 419.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | SHA1/wreg_reg[3][31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | SHA1/wreg_reg[8][31]  | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | SHA1/wreg_reg[14][31] | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |   108|
|4     |LUT1             |     6|
|5     |LUT2             |   220|
|6     |LUT3             |   266|
|7     |LUT4             |   112|
|8     |LUT5             |    84|
|9     |LUT6             |   153|
|10    |MUXF7            |    22|
|11    |MUXF8            |     8|
|12    |RAMB18E1         |     1|
|13    |SRL16E           |    96|
|14    |FDCE             |    41|
|15    |FDRE             |   615|
|16    |FDSE             |   160|
|17    |IBUF             |     3|
|18    |OBUF             |    31|
+------+-----------------+------+

Report Instance Areas: 
+------+------------------+--------------------------+------+
|      |Instance          |Module                    |Cells |
+------+------------------+--------------------------+------+
|1     |top               |                          |  1929|
|2     |  C7S             |ctrl7seg                  |    48|
|3     |    CNT           |upcounter__parameterized1 |    48|
|4     |  CLKDIV          |upcounter                 |     2|
|5     |  RX              |UART_RX                   |    76|
|6     |  SHA1            |SHA1_CORE                 |  1416|
|7     |  VGA             |pong_top                  |   180|
|8     |    text_unit     |text_gen                  |     3|
|9     |      font_unit   |font_gen                  |     3|
|10    |    vga_sync_unit |vga_driver                |   174|
+------+------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 972.398 ; gain = 288.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 972.398 ; gain = 422.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 972.398 ; gain = 671.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 972.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_SHA1/ECE4304L_SHA1_VHDL/ECE4304L_SHA1_IMPL/ECE4304L_SHA1_IMPL.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 17 17:02:31 2021...
