<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ADS131A04 Example C Code: ads131b04-q1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript">
function addCSSRule(sheet, selector, rules, index) {
  if("insertRule" in sheet) {
    sheet.insertRule(selector + "{" + rules + "}", index);
  }
  else if("addRule" in sheet) {
    sheet.addRule(selector, rules, index);
  }
}
function addNavrowStyle() {
  // console.log(document.getElementById("navrow3"));
  if(document.getElementById("navrow3")==null)
  {
    var newStyles = 'background: -moz-linear-gradient(top, #fff 0%, #f9f9f9 100%);'
                  + 'background: -webkit-linear-gradient(top, #fff 0%, #f9f9f9 100%);'
                  + 'background: -ms-linear-gradient(top, #fff 0%, #f9f9f9 100%);'
                  + 'border: 1px solid #e0e0e0;'
                  + 'border-top: 0;'
    addCSSRule(document.styleSheets[0], "div#navrow2.tabs2", newStyles);
  }
}
window.onload = addNavrowStyle;
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">ADS131A04 Example C Code
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Home</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_633c19a8ddcf344f9768591a99d3e337.html">example code</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ads131b04-q1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ads131b04-q1_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef ADS131B04_Q1_H_</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define ADS131B04_Q1_H_</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// Standard libraries</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// Custom libraries</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="hal_8h.html">hal.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// Select the device variant to use...</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a29e42927003b0aa647ee45965f4ccb07">   54</a></span>&#160;<span class="preprocessor">#define CHANNEL_COUNT (4)   // ADS131B04-Q1 -&gt; 4 Channels</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#if ((CHANNEL_COUNT &lt; 1) || (CHANNEL_COUNT &gt; 4))</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">    #error Invalid channel count configured in &#39;ads131b04-q1.h&#39;.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Select the desired MODE register settings...</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// NOTE: These settings will be enforced and not modifiable during runtime!</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Pick one (and only one) mode to use... */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//#define WORD_LENGTH_16BIT_TRUNCATED</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aba59e9ceecc936635d069a78b0d9d2d3">   71</a></span>&#160;<span class="preprocessor">#define WORD_LENGTH_24BIT</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//#define WORD_LENGTH_32BIT_SIGN_EXTEND</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//#define WORD_LENGTH_32BIT_ZERO_PADDED</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Enable this define statement to use CRC on DIN */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a85c0a60200ff740ffb1f1963ac903724">   76</a></span>&#160;<span class="preprocessor">#define ENABLE_CRC_IN</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Select CRC type */</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a1c8431dfbf144f68548fcdcb09b605f4">   79</a></span>&#160;<span class="preprocessor">#define CRC_CCITT</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//#define CRC_ANSI</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Disable assertions when not in the CCS &quot;Debug&quot; configuration */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#ifndef _DEBUG</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8de3ed741dadc9c979a4ff17c0a9116e">   84</a></span>&#160;<span class="preprocessor">    #define NDEBUG</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// Validation</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// Throw an error if no WORD_LENGTH mode was selected above</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if !defined WORD_LENGTH_16BIT_TRUNCATED &amp;&amp;  \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">    !defined WORD_LENGTH_24BIT &amp;&amp; \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">    !defined WORD_LENGTH_32BIT_SIGN_EXTEND &amp;&amp; \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    !defined WORD_LENGTH_32BIT_ZERO_PADDED</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#error Must define at least one WORD_LENGTH mode</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Throw an error if none or both CRC types are selected</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if !defined CRC_CCITT &amp;&amp; !defined CRC_ANSI</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#error Must define at least one CRC type</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if defined CRC_CCITT &amp;&amp; defined CRC_ANSI</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#error Must define only one CRC type</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Constants</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5efff3a4a48efbf589e3a2320997d9b9">  116</a></span>&#160;<span class="preprocessor">#define NUM_REGISTERS                           ((uint8_t) 63)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// SPI command opcodes</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae97bfa5a7cc5382200177ae4328abc6d">  126</a></span>&#160;<span class="preprocessor">#define OPCODE_NULL                             ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a69c14247c6edbaa41a68f8486fab194a">  127</a></span>&#160;<span class="preprocessor">#define OPCODE_RESET                            ((uint16_t) 0x0011)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0da8677d1ff26d403a5bcb9e98103cff">  128</a></span>&#160;<span class="preprocessor">#define OPCODE_STANDBY                          ((uint16_t) 0x0022)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab981c99d6722257a27ad82571086fdc2">  129</a></span>&#160;<span class="preprocessor">#define OPCODE_WAKEUP                           ((uint16_t) 0x0033)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abe977062576629c1f59a4cdd8cd2cf6a">  130</a></span>&#160;<span class="preprocessor">#define OPCODE_LOCK                             ((uint16_t) 0x0555)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8fc470272f636e2bb150a208cd6f84e0">  131</a></span>&#160;<span class="preprocessor">#define OPCODE_UNLOCK                           ((uint16_t) 0x0655)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a97a254fe064934da943d0ceae3c65550">  132</a></span>&#160;<span class="preprocessor">#define OPCODE_RREG                             ((uint16_t) 0xA000)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5f805cad49fbfe8481e9754a339b889b">  133</a></span>&#160;<span class="preprocessor">#define OPCODE_WREG                             ((uint16_t) 0x6000)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Register definitions</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* NOTE: Whenever possible, macro names (defined below) were derived from</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * data sheet defined names; however, updates to documentation may cause</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * mismatches between names defined here in example code from those shown</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * in the device data sheet.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Register 0x00 (ID) definition - READ ONLY</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * |                    RESERVED0[3:0]                 |                    CHANCNT[3:0]                   |                                               RESERVED1[7:0]                                          |</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  NOTE 1: Bits 8 through 11 are fixed on the ADS131B04-Q1. These bits will always read 0100b.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">/* ID register address &amp; default value */</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4394326cae1c8f63e68f25db0bb53e41">  160</a></span>&#160;<span class="preprocessor">    #define ID_ADDRESS                                                      ((uint8_t)  0x00)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac1cef138404e8b6ca16f328a0c999a1b">  161</a></span>&#160;<span class="preprocessor">    #define ID_DEFAULT                                                      ((uint16_t) 0x4000 | (CHANNEL_COUNT &lt;&lt; 8))  // NOTE: May change with future device revisions!</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">/* RESERVED field mask */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4521266f6613fae5670fed2758b5c2f7">  164</a></span>&#160;<span class="preprocessor">    #define ID_RESERVED0_MASK                                               ((uint16_t) 0xF000)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4cec11b2da5dcb534a5b5412c712ad91">  165</a></span>&#160;<span class="preprocessor">    #define ID_RESERVED1_MASK                                               ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">/* CHANCNT field mask &amp; values */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af763e43fbdd317e8a809ec49682f859d">  168</a></span>&#160;<span class="preprocessor">    #define ID_CHANCNT_MASK                                                 ((uint16_t) 0x0F00)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4bbc71c8c3f3b9716b66fc2046609a86">  169</a></span>&#160;<span class="preprocessor">    #define ID_CHANCNT_4CH                                                  ((uint16_t) 0x0004 &lt;&lt; 8)    // DEFAULT</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* Register 0x01 (STATUS) definition - READ ONLY</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * |    LOCK    |  F_RESYNC  |   REG_MAP  |   CRC_ERR  |  CRC_TYPE  |    RESET   |       WLENGTH[1:0]      |                   RESERVED[3:0]                   |    DRDY3   |    DRDY2   |    DRDY1   |    DRDY0   |</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *  NOTE 1: Bits 4 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0000b.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">/* STATUS register address &amp; default value */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a42fe678537a2dc6d7ad87b6ff10f4fd6">  183</a></span>&#160;<span class="preprocessor">    #define STATUS_ADDRESS                                                  ((uint8_t)  0x01)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a756de0813009c68b3cfc24fb645f3000">  184</a></span>&#160;<span class="preprocessor">    #define STATUS_DEFAULT                                                  ((uint16_t) 0x0500)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">/* LOCK field mask &amp; values */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a39cadad91793c56f400a2049abcdeba5">  187</a></span>&#160;<span class="preprocessor">    #define STATUS_LOCK_MASK                                                ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8f58e6bc9a1607ca3743265d017d3a12">  188</a></span>&#160;<span class="preprocessor">    #define STATUS_LOCK_UNLOCKED                                            ((uint16_t) 0x0000 &lt;&lt; 15)   // DEFAULT</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aeca2d16fdd346d25da24ec426c0ae82c">  189</a></span>&#160;<span class="preprocessor">    #define STATUS_LOCK_LOCKED                                              ((uint16_t) 0x0001 &lt;&lt; 15)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">/* F_RESYNC field mask &amp; values */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa686b46dba94d4672aca652cfb92cddf">  192</a></span>&#160;<span class="preprocessor">    #define STATUS_F_RESYNC_MASK                                            ((uint16_t) 0x4000)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a96064808b93854c6bccb9ba273aab9e8">  193</a></span>&#160;<span class="preprocessor">    #define STATUS_F_RESYNC_NO_FAULT                                        ((uint16_t) 0x0000 &lt;&lt; 14)   // DEFAULT</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab57aa8eb1581f9f5ecdd5f2e08f7a1fe">  194</a></span>&#160;<span class="preprocessor">    #define STATUS_F_RESYNC_FAULT                                           ((uint16_t) 0x0001 &lt;&lt; 14)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/* REG_MAP field mask &amp; values */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7aae8cbda5ecac3582313933d7b47b6a">  197</a></span>&#160;<span class="preprocessor">    #define STATUS_REG_MAP_MASK                                             ((uint16_t) 0x2000)</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a04fb035d9156d1f65605043ba465b32f">  198</a></span>&#160;<span class="preprocessor">    #define STATUS_REG_MAP_NO_CHANGE_CRC                                    ((uint16_t) 0x0000 &lt;&lt; 13)   // DEFAULT</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#add3b6324fa01cc2351726ae1aa1f74e4">  199</a></span>&#160;<span class="preprocessor">    #define STATUS_REG_MAP_CHANGED_CRC                                      ((uint16_t) 0x0001 &lt;&lt; 13)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="comment">/* CRC_ERR field mask &amp; values */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3e4d05d0fbc835eec535dbfb2e724f6a">  202</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_ERR_MASK                                             ((uint16_t) 0x1000)</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aba41bba372a40d9e4f1783c9be3bb4e7">  203</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_ERR_NO_CRC_ERROR                                     ((uint16_t) 0x0000 &lt;&lt; 12)   // DEFAULT</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abf728cd52f0c062fcf78a4dd997ca3bf">  204</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_ERR_INPUT_CRC_ERROR                                  ((uint16_t) 0x0001 &lt;&lt; 12)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">/* CRC_TYPE field mask &amp; values */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a608cbff5867d6420489ae21bd376f059">  207</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_TYPE_MASK                                            ((uint16_t) 0x0800)</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#adda3a3d6b771bb4f880c8dc2627f040d">  208</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_TYPE_16BIT_CCITT                                     ((uint16_t) 0x0000 &lt;&lt; 11)   // DEFAULT</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a92c128742bc8d8c31aa5e6457c88451c">  209</a></span>&#160;<span class="preprocessor">    #define STATUS_CRC_TYPE_16BIT_ANSI                                      ((uint16_t) 0x0001 &lt;&lt; 11)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* RESET field mask &amp; values */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afc804d93e4e5322440360ef9c98e2b57">  212</a></span>&#160;<span class="preprocessor">    #define STATUS_RESET_MASK                                               ((uint16_t) 0x0400)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6e0bb682a5f0c29e41b364be9d5bc539">  213</a></span>&#160;<span class="preprocessor">    #define STATUS_RESET_NO_RESET                                           ((uint16_t) 0x0000 &lt;&lt; 10)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abd6130a99e6bb0d68c1fccbde153dbb8">  214</a></span>&#160;<span class="preprocessor">    #define STATUS_RESET_RESET_OCCURRED                                     ((uint16_t) 0x0001 &lt;&lt; 10)   // DEFAULT</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">/* WLENGTH field mask &amp; values */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a21a5817452d6deb697d32876edc57f92">  217</a></span>&#160;<span class="preprocessor">    #define STATUS_WLENGTH_MASK                                             ((uint16_t) 0x0300)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa4d7db47009ca73256368a60efeaf997">  218</a></span>&#160;<span class="preprocessor">    #define STATUS_WLENGTH_16BIT                                            ((uint16_t) 0x0000 &lt;&lt; 8)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a143d17745f00c1a6930983de91ebaffc">  219</a></span>&#160;<span class="preprocessor">    #define STATUS_WLENGTH_24BIT                                            ((uint16_t) 0x0001 &lt;&lt; 8)    // DEFAULT</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af60f6c0477ddbbec58e61ba8e7991483">  220</a></span>&#160;<span class="preprocessor">    #define STATUS_WLENGTH_32BIT_LSB_ZEROES                                 ((uint16_t) 0x0002 &lt;&lt; 8)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a693e5b2cc6663142cb3abe49d9a81ef9">  221</a></span>&#160;<span class="preprocessor">    #define STATUS_WLENGTH_32BIT_MSB_SIGN_EXT                               ((uint16_t) 0x0003 &lt;&lt; 8)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">/* RESERVED field mask */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae70277bf7d1f59bca655ab16f4ea6837">  224</a></span>&#160;<span class="preprocessor">    #define STATUS_RESERVED_MASK                                            ((uint16_t) 0x00F0)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">/* DRDY3 field mask &amp; values */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a61c3e8c1c4649f057ebd73513fe08ee1">  227</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY3_MASK                                               ((uint16_t) 0x0008)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4251e7bd98b8de24d669936b2bb78ecf">  228</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY3_NO_NEW_DATA                                        ((uint16_t) 0x0000 &lt;&lt; 3)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aae510800ef532dc592835bb68a814a20">  229</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY3_NEW_DATA                                           ((uint16_t) 0x0001 &lt;&lt; 3)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">/* DRDY2 field mask &amp; values */</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a24bf3a197b2694d07cb0189c6fb8a68e">  232</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY2_MASK                                               ((uint16_t) 0x0004)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afb7e9db8c005009f1446f8910bdc25ec">  233</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY2_NO_NEW_DATA                                        ((uint16_t) 0x0000 &lt;&lt; 2)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a87426d54098391226f2a23309072c1e3">  234</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY2_NEW_DATA                                           ((uint16_t) 0x0001 &lt;&lt; 2)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">/* DRDY1 field mask &amp; values */</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a55eeadaec496745fcddfeb617bf60f1f">  237</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY1_MASK                                               ((uint16_t) 0x0002)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a757253fb9ff9bf475d104c0cef5e1dbb">  238</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY1_NO_NEW_DATA                                        ((uint16_t) 0x0000 &lt;&lt; 1)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad0ff8041979a96db0c60e6e2d5132b2c">  239</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY1_NEW_DATA                                           ((uint16_t) 0x0001 &lt;&lt; 1)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">/* DRDY0 field mask &amp; values */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4411b83e289065ed58c6ab46c79eac8c">  242</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY0_MASK                                               ((uint16_t) 0x0001)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af342fa33f8b69c783b5a9a5c3d991786">  243</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY0_NO_NEW_DATA                                        ((uint16_t) 0x0000 &lt;&lt; 0)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a27d4023eac042432d952a3f3b101972d">  244</a></span>&#160;<span class="preprocessor">    #define STATUS_DRDY0_NEW_DATA                                           ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Register 0x02 (MODE) definition</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * |      RESERVED0[1:0]     | REG_CRC_EN |  RX_CRC_EN |  CRC_TYPE  |    RESET   |       WLENGTH[1:0]      |             RESERVED1[2:0]           |   TIMEOUT  |      RESERVED2[1:0]     |  DRDY_HiZ  | RESERVED3  |</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> *  NOTE 1: Bits 14 through 15 are reserved on the ADS131B04-Q1. Always write 00b to these bits.</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *  NOTE 2: Bits 5 through 7 are reserved on the ADS131B04-Q1. Always write 000b to these bits.</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> *  NOTE 3: Bits 2 through 3 are reserved on the ADS131B04-Q1. Always write 00b to these bits.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *  NOTE 4: Bit 0 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">/* MODE register address &amp; default value */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4d080e3b69ce6d39672fbc4141cace40">  261</a></span>&#160;<span class="preprocessor">    #define MODE_ADDRESS                                                    ((uint8_t)  0x02)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa2ac0f45d353352c766262721c40e3b8">  262</a></span>&#160;<span class="preprocessor">    #define MODE_DEFAULT                                                    ((uint16_t) 0x0510)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">/* RESERVED0 field mask */</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2683ca075b952f1aafbcc9949bdd421c">  265</a></span>&#160;<span class="preprocessor">    #define MODE_RESERVED0_MASK                                             ((uint16_t) 0xC000)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* REG_CRC_EN field mask &amp; values */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abfd94fe7c5a2987052788d247a389967">  268</a></span>&#160;<span class="preprocessor">    #define MODE_REG_CRC_EN_MASK                                            ((uint16_t) 0x2000)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4b75a246ccb090ab666fde7e745b3a04">  269</a></span>&#160;<span class="preprocessor">    #define MODE_REG_CRC_EN_DISABLED                                        ((uint16_t) 0x0000 &lt;&lt; 13)   // DEFAULT</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a264112578008988c28cc8c02a2f2918f">  270</a></span>&#160;<span class="preprocessor">    #define MODE_REG_CRC_EN_ENABLED                                         ((uint16_t) 0x0001 &lt;&lt; 13)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* RX_CRC_EN field mask &amp; values */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9a607247315b88d496364a5038390595">  273</a></span>&#160;<span class="preprocessor">    #define MODE_RX_CRC_EN_MASK                                             ((uint16_t) 0x1000)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4716e9bcf69bdc000d7e1b0a6dcb4d24">  274</a></span>&#160;<span class="preprocessor">    #define MODE_RX_CRC_EN_DISABLED                                         ((uint16_t) 0x0000 &lt;&lt; 12)   // DEFAULT</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a04b3e5c2436bc13734535ef9975f230c">  275</a></span>&#160;<span class="preprocessor">    #define MODE_RX_CRC_EN_ENABLED                                          ((uint16_t) 0x0001 &lt;&lt; 12)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* CRC_TYPE field mask &amp; values */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a17e00e7d352ed5295d22d4b973022f4d">  278</a></span>&#160;<span class="preprocessor">    #define MODE_CRC_TYPE_MASK                                              ((uint16_t) 0x0800)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac93b0ef60e40248606399876a0cda464">  279</a></span>&#160;<span class="preprocessor">    #define MODE_CRC_TYPE_16BIT_CCITT                                       ((uint16_t) 0x0000 &lt;&lt; 11)   // DEFAULT</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a37f8d9d9bd3b3a96b5e64cb332531525">  280</a></span>&#160;<span class="preprocessor">    #define MODE_CRC_TYPE_16BIT_ANSI                                        ((uint16_t) 0x0001 &lt;&lt; 11)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* RESET field mask &amp; values */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae9528f3130f01385a44cfde4d72f0a07">  283</a></span>&#160;<span class="preprocessor">    #define MODE_RESET_MASK                                                 ((uint16_t) 0x0400)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a91fb132a0ff3d70d24165a10686dafb2">  284</a></span>&#160;<span class="preprocessor">    #define MODE_RESET_NO_RESET                                             ((uint16_t) 0x0000 &lt;&lt; 10)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae5a0fd6c589665d974eebc403f50e0f2">  285</a></span>&#160;<span class="preprocessor">    #define MODE_RESET_RESET_OCCURRED                                       ((uint16_t) 0x0001 &lt;&lt; 10)   // DEFAULT</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* WLENGTH field mask &amp; values */</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a081bd6e1d41537f8f9674afec0eca4b8">  288</a></span>&#160;<span class="preprocessor">    #define MODE_WLENGTH_MASK                                               ((uint16_t) 0x0300)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af9210ed9eda90a2e88199b647611c112">  289</a></span>&#160;<span class="preprocessor">    #define MODE_WLENGTH_16BIT                                              ((uint16_t) 0x0000 &lt;&lt; 8)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab4ab11b366e9a16e4f754e4d103f5905">  290</a></span>&#160;<span class="preprocessor">    #define MODE_WLENGTH_24BIT                                              ((uint16_t) 0x0001 &lt;&lt; 8)    // DEFAULT</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a71e36cc878dd86b239e466113a3c21d8">  291</a></span>&#160;<span class="preprocessor">    #define MODE_WLENGTH_32BIT_LSB_ZEROES                                   ((uint16_t) 0x0002 &lt;&lt; 8)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5b320449bba3d4fd0fec0371ee837f48">  292</a></span>&#160;<span class="preprocessor">    #define MODE_WLENGTH_32BIT_MSB_SIGN_EXT                                 ((uint16_t) 0x0003 &lt;&lt; 8)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* RESERVED1 field mask */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a945b0bca714b8e438c1aafe772509167">  295</a></span>&#160;<span class="preprocessor">    #define MODE_RESERVED1_MASK                                             ((uint16_t) 0x00E0)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* TIMEOUT field mask &amp; values */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#addeec149b5e2cec4ac573036c7cdc099">  298</a></span>&#160;<span class="preprocessor">    #define MODE_TIMEOUT_MASK                                               ((uint16_t) 0x0010)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a1df89c9aa320c2e6df4fe58911d1f251">  299</a></span>&#160;<span class="preprocessor">    #define MODE_TIMEOUT_DISABLED                                           ((uint16_t) 0x0000 &lt;&lt; 4)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aaa2ae3be5255033d3bfc952bfc784825">  300</a></span>&#160;<span class="preprocessor">    #define MODE_TIMEOUT_ENABLED                                            ((uint16_t) 0x0001 &lt;&lt; 4)    // DEFAULT</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* RESERVED2 field mask */</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae7d884bcd6fefa581a5b121bc35b292b">  303</a></span>&#160;<span class="preprocessor">    #define MODE_RESERVED2_MASK                                             ((uint16_t) 0x000C)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">/* DRDY_HiZ field mask &amp; values */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af918d210c3588405004187c47a961a5c">  306</a></span>&#160;<span class="preprocessor">    #define MODE_DRDY_HiZ_MASK                                              ((uint16_t) 0x0002)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3d4a6970d7dece43ca6455233533e114">  307</a></span>&#160;<span class="preprocessor">    #define MODE_DRDY_HiZ_LOGIC_HIGH                                        ((uint16_t) 0x0000 &lt;&lt; 1)    // DEFAULT</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abeeff99009883104dfbc5763603a7639">  308</a></span>&#160;<span class="preprocessor">    #define MODE_DRDY_HiZ_HIGH_IMPEDANCE                                    ((uint16_t) 0x0001 &lt;&lt; 1)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* RESERVED3 field mask */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac2a8647cda57d489562eb62c173f6eb5">  311</a></span>&#160;<span class="preprocessor">    #define MODE_RESERVED3_MASK                                             ((uint16_t) 0x0001)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/* Register 0x03 (CLOCK) definition</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> * |                  RESERVED0[3:0]                   |   CH3_EN   |   CH2_EN   |   CH1_EN   |   CH0_EN   |   CLK_SEL  |     RESERVED1[1:0]      |               OSR[2:0]               |         PWR[1:0]        |</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> *  NOTE 1: Bits 12 through 15 are reserved on the ADS131B04-Q1. These bits will always read 0000b.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> *  NOTE 2: Bits 5 through 6 are reserved on the ADS131B04-Q1. Always write 00b to these bits.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">/* CLOCK register address &amp; default value */</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a93c9ec12847b22f693cc41872c0ababe">  326</a></span>&#160;<span class="preprocessor">    #define CLOCK_ADDRESS                                                   ((uint8_t)  0x03)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa8b7436aae524a6ca97ab73537a9da5d">  327</a></span>&#160;<span class="preprocessor">    #define CLOCK_DEFAULT                                                   ((uint16_t) 0x0F0E)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">/* RESERVED0 field mask */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5bae4516b742099ba36e13fd8ebf3cc4">  330</a></span>&#160;<span class="preprocessor">    #define CLOCK_RESERVED0_MASK                                             ((uint16_t) 0xE000)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">/* CH3_EN field mask &amp; values */</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a82ae2c2149f5700102a8f6ebee22ae06">  333</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH3_EN_MASK                                               ((uint16_t) 0x0800)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#accfbfd6dd484ad5527e28705897d99d8">  334</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH3_EN_DISABLED                                           ((uint16_t) 0x0000 &lt;&lt; 11)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afd880d3800e62a00d1371c228a71eff6">  335</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH3_EN_ENABLED                                            ((uint16_t) 0x0001 &lt;&lt; 11)   // DEFAULT</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">/* CH2_EN field mask &amp; values */</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af072222563b3d3c9014d3d9c02a9fc3a">  338</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH2_EN_MASK                                               ((uint16_t) 0x0400)</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aff0987ca04405c526022e39203f099f7">  339</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH2_EN_DISABLED                                           ((uint16_t) 0x0000 &lt;&lt; 10)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab6a3527aceb75c4a8678b46f8e303727">  340</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH2_EN_ENABLED                                            ((uint16_t) 0x0001 &lt;&lt; 10)   // DEFAULT</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">/* CH1_EN field mask &amp; values */</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3a0483d8ee4673c62841ffb5e7fe24e1">  343</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH1_EN_MASK                                               ((uint16_t) 0x0200)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aab0349ec1302aa5c179952dbd38520d7">  344</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH1_EN_DISABLED                                           ((uint16_t) 0x0000 &lt;&lt; 9)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a16390d13d8efd4d03f324fa0ac51869b">  345</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH1_EN_ENABLED                                            ((uint16_t) 0x0001 &lt;&lt; 9)    // DEFAULT</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="comment">/* CH0_EN field mask &amp; values */</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a52deca969af994015bfd255407032a40">  348</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH0_EN_MASK                                               ((uint16_t) 0x0100)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a575838dc4e097d315152cf149ba43cd8">  349</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH0_EN_DISABLED                                           ((uint16_t) 0x0000 &lt;&lt; 8)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa540b253626fa5c183e5189d61f787e1">  350</a></span>&#160;<span class="preprocessor">    #define CLOCK_CH0_EN_ENABLED                                            ((uint16_t) 0x0001 &lt;&lt; 8)    // DEFAULT</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="comment">/* CLKSEL field mask */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aae41371a7bcbbeb84a3c5dcba03e0d8a">  353</a></span>&#160;<span class="preprocessor">    #define CLOCK_CLK_SEL_MASK                                              ((uint16_t) 0x0080)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abe204a644982a0ce1bd56307f0238e75">  354</a></span>&#160;<span class="preprocessor">    #define CLOCK_CLK_SEL_INTERNAL                                          ((uint16_t) 0x0000 &lt;&lt; 7)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a37428d2415d8151aae58da9f785def47">  355</a></span>&#160;<span class="preprocessor">    #define CLOCK_CLK_SEL_EXTERNAL                                          ((uint16_t) 0x0001 &lt;&lt; 7)    // DEFAULT</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">/* RESERVED1 field mask */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac16e24206547c1898e44de44339f08cf">  358</a></span>&#160;<span class="preprocessor">    #define CLOCK_RESERVED1_MASK                                            ((uint16_t) 0x0060)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="comment">/* OSR field mask &amp; values */</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5eb289305c87e031a4332dfa7d52adf0">  361</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_MASK                                                  ((uint16_t) 0x001C)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac9b2cee3323063de61e55cfba670d771">  362</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_128                                                   ((uint16_t) 0x0000 &lt;&lt; 2)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8f8301272c74e815ba55b6d9e03642fa">  363</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_256                                                   ((uint16_t) 0x0001 &lt;&lt; 2)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af5edbeb6466fdf315d3c49a589e0e68f">  364</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_512                                                   ((uint16_t) 0x0002 &lt;&lt; 2)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad3eda5f67634358225e1e66740c3ec83">  365</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_1024                                                  ((uint16_t) 0x0003 &lt;&lt; 2)    // DEFAULT</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a372a3f1c1e690ded76c4fdf660fa6cb4">  366</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_2048                                                  ((uint16_t) 0x0004 &lt;&lt; 2)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af73b7d7c6edc7d1ba32db11bde57c25f">  367</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_4096                                                  ((uint16_t) 0x0005 &lt;&lt; 2)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a41c23f67eb94778e451328a4e7f98dc2">  368</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_8192                                                  ((uint16_t) 0x0006 &lt;&lt; 2)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a52c482f97dac8dba5eb377775e44f853">  369</a></span>&#160;<span class="preprocessor">    #define CLOCK_OSR_16384                                                 ((uint16_t) 0x0007 &lt;&lt; 2)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">/* PWR field mask &amp; values */</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af0c4e71716f59211f2e07dc7f4c04ad6">  372</a></span>&#160;<span class="preprocessor">    #define CLOCK_PWR_MASK                                                  ((uint16_t) 0x0003)</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4f8c9db651cb239203bbc55b457f5c3a">  373</a></span>&#160;<span class="preprocessor">    #define CLOCK_PWR_VLP                                                   ((uint16_t) 0x0000 &lt;&lt; 0)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3217e0b50caa940ad1c7e0cd40100f09">  374</a></span>&#160;<span class="preprocessor">    #define CLOCK_PWR_LP                                                    ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9a1ed6e5760e84b6a44a9f3a6aab48cb">  375</a></span>&#160;<span class="preprocessor">    #define CLOCK_PWR_HR                                                    ((uint16_t) 0x0002 &lt;&lt; 0)    // DEFAULT, Alternative value: ((uint16_t) 0x0003 &lt;&lt; 2)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Register 0x04 (GAIN) definition</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> * |  RESERVED0 |             PGAGAIN3[2:0]            |  RESERVED1 |             PGAGAIN2[2:0]            |  RESERVED2 |             PGAGAIN1[2:0]            |  RESERVED3 |             PGAGAIN0[2:0]            |</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> *  NOTE 1: Bit 15 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> *  NOTE 2: Bit 11 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> *  NOTE 3: Bit 7 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *  NOTE 4: Bit 3 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">/* GAIN register address &amp; default value */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a98b2f6938f3474267d0eb4d6846675d2">  392</a></span>&#160;<span class="preprocessor">    #define GAIN_ADDRESS                                                   ((uint8_t)  0x04)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a11124a215bf4251aa9cce15311130c51">  393</a></span>&#160;<span class="preprocessor">    #define GAIN_DEFAULT                                                   ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afa998d3ccf108bc8c20bbb73a8785169">  396</a></span>&#160;<span class="preprocessor">    #define GAIN_RESERVED0_MASK                                            ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="comment">/* PGAGAIN3 field mask &amp; values */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7d7a00c16f8d90f36c13e8e41dad6dee">  399</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_MASK                                             ((uint16_t) 0x7000)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aadf15ccd77aceb4ef744bd935037cc4c">  400</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_1                                                ((uint16_t) 0x0000 &lt;&lt; 12)    // DEFAULT</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae101bc9f20737ee83acfc3390bf197cb">  401</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_2                                                ((uint16_t) 0x0001 &lt;&lt; 12)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac04c08e03bbee1d9a4becb8e9315636f">  402</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_4                                                ((uint16_t) 0x0002 &lt;&lt; 12)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aef10d7ea5b2271ddbfce76aa490e9d27">  403</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_8                                                ((uint16_t) 0x0003 &lt;&lt; 12)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afc9f29e100d3148a5874142b57e41a68">  404</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_16                                               ((uint16_t) 0x0004 &lt;&lt; 12)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2803fceacfdd5417f782bf2de1ab2dc3">  405</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_32                                               ((uint16_t) 0x0005 &lt;&lt; 12)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0a3b05d79d9e954d0c47554f2415105b">  406</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_64                                               ((uint16_t) 0x0006 &lt;&lt; 12)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afa144eab7400438f11058b56c384e60a">  407</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN3_128                                              ((uint16_t) 0x0007 &lt;&lt; 12)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#acb85ed2116c65b5a05bfcd9cd81e4d0b">  410</a></span>&#160;<span class="preprocessor">    #define GAIN_RESERVED1_MASK                                            ((uint16_t) 0x0800)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="comment">/* PGAGAIN2 field mask &amp; values */</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a400d84f2b3b09f3ff78384fb57bb11f6">  413</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_MASK                                             ((uint16_t) 0x0700)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#acfc035238719e398805a37271688910b">  414</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_1                                                ((uint16_t) 0x0000 &lt;&lt; 8)     // DEFAULT</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0e290364480da1cc7cf80bf820c67b3f">  415</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_2                                                ((uint16_t) 0x0001 &lt;&lt; 8)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a221b59190c282ce771dc10a7710f8244">  416</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_4                                                ((uint16_t) 0x0002 &lt;&lt; 8)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a265cc5e479aa773316c27a473b94f2ec">  417</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_8                                                ((uint16_t) 0x0003 &lt;&lt; 8)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a35ef28d77f4f63292237a192aabd487c">  418</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_16                                               ((uint16_t) 0x0004 &lt;&lt; 8)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2425ed9573f04e1a77b7fa6e488f98c3">  419</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_32                                               ((uint16_t) 0x0005 &lt;&lt; 8)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a717be96c73dafc68ffe7a0e8bfbf79b9">  420</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_64                                               ((uint16_t) 0x0006 &lt;&lt; 8)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a18b052741f2ac2552339f7ca739f40b1">  421</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN2_128                                              ((uint16_t) 0x0007 &lt;&lt; 8)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">/* RESERVED2 field mask &amp; values */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a42370f07026c564f32fcd79527665c19">  424</a></span>&#160;<span class="preprocessor">    #define GAIN_RESERVED2_MASK                                            ((uint16_t) 0x0080)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">/* PGAGAIN field mask &amp; values */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5b6ee1c092f2baffa1427b0cecdb0446">  427</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_MASK                                             ((uint16_t) 0x0070)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa86d9640c4d7260d1f90e243c68dbfc4">  428</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_1                                                ((uint16_t) 0x0000 &lt;&lt; 4)     // DEFAULT</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad75a2ced659f12d25d170c812ca13231">  429</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_2                                                ((uint16_t) 0x0001 &lt;&lt; 4)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#acf0871ec19a98f14b9b3fd609e3d35eb">  430</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_4                                                ((uint16_t) 0x0002 &lt;&lt; 4)</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#adb6d8d385fd03d1f9fcfab375eb75846">  431</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_8                                                ((uint16_t) 0x0003 &lt;&lt; 4)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a15c9729dc3070a28b01825012d631037">  432</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_16                                               ((uint16_t) 0x0004 &lt;&lt; 4)</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6c3fe127d29299afe1055f92b1e76f20">  433</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_32                                               ((uint16_t) 0x0005 &lt;&lt; 4)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5d10d6ec579e325fb8e719157e3b4196">  434</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_64                                               ((uint16_t) 0x0006 &lt;&lt; 4)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2204314ccfe10aa9b229891a0d3b7a3c">  435</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN1_128                                              ((uint16_t) 0x0007 &lt;&lt; 4)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">/* RESERVED3 field mask &amp; values */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a92df485652d67aec01c5f6dda752af2d">  438</a></span>&#160;<span class="preprocessor">    #define GAIN_RESERVED3_MASK                                            ((uint16_t) 0x0008)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="comment">/* PGAGAIN0 field mask &amp; values */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a805d014031130b8b4a454133565b1543">  441</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_MASK                                             ((uint16_t) 0x0007)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aba36ea44c0abfac5b760e2ee1c49f3ef">  442</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_1                                                ((uint16_t) 0x0000 &lt;&lt; 0)     // DEFAULT</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a97beb1d7f4747ddaf450dacd927bf70c">  443</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_2                                                ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2463909f5faa256b168f1858e10cb84c">  444</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_4                                                ((uint16_t) 0x0002 &lt;&lt; 0)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afabf467ef4db5acdfd970432a0b6726c">  445</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_8                                                ((uint16_t) 0x0003 &lt;&lt; 0)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2cbb7e47c5f7cb19ff9b3669bb4bdb74">  446</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_16                                               ((uint16_t) 0x0004 &lt;&lt; 0)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae52308f37cbb20bf02b732266984c1b6">  447</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_32                                               ((uint16_t) 0x0005 &lt;&lt; 0)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0abcad65fa4ff9560f96f412a9dfabd5">  448</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_64                                               ((uint16_t) 0x0006 &lt;&lt; 0)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2f86109696092110802683022921a567">  449</a></span>&#160;<span class="preprocessor">    #define GAIN_PGAGAIN0_128                                              ((uint16_t) 0x0007 &lt;&lt; 0)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* Register 0x05 (RESERVED) definition</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * |                                                                                                RESERVED[15:0]                                                                                                 |</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *  NOTE 1: This register is reserved on the ADS131B04-Q1. Always write 0x0000 to this register.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">/* RESERVED_05h register address &amp; default value */</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a02190102adfcfeba61512cd7316f8cfd">  463</a></span>&#160;<span class="preprocessor">    #define RESERVED_05H_ADDRESS                                            ((uint8_t)  0x05)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2938863aade98dfc7e9f8624c76e9d36">  464</a></span>&#160;<span class="preprocessor">    #define RESERVED_05H_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Register 0x06 (CFG) definition</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * |            RESERVED0[2:0]            |                    GC_DLY[3:0]                    |    GC_EN   |                                            RESERVED1[7:0]                                             |</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> *  NOTE 1: Bits 13 through 15 are reserved on the ADS131B04-Q1. Always write 000b to these bits.</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> *  NOTE 2: Bits 0 through 7 are reserved on the ADS131B04-Q1. Always write 0x00 to these bits.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* CFG register address &amp; default value */</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a06934ca9df42b680b841e1342afedbbb">  479</a></span>&#160;<span class="preprocessor">    #define CFG_ADDRESS                                                     ((uint8_t)  0x06)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4959abbca9b136d64c129a48d4ab6c25">  480</a></span>&#160;<span class="preprocessor">    #define CFG_DEFAULT                                                     ((uint16_t) 0x0600)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a01d7b7466b759a15cc13b91ddb52ddd1">  483</a></span>&#160;<span class="preprocessor">    #define CFG_RESERVED0_MASK                                              ((uint16_t) 0xE000)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">/* GC_DLY field mask &amp; values */</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a58b923c74b9689e5ab608d300afe27e7">  486</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_MASK                                                 ((uint16_t) 0x1E00)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a612006441632fde856e81e69e891d7c4">  487</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_2                                                    ((uint16_t) 0x0000 &lt;&lt; 9)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#adb32d4e6bcfca13100de70b8a960363e">  488</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_4                                                    ((uint16_t) 0x0001 &lt;&lt; 9)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a36e57cb8e5e093cedc98288350c5daae">  489</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_8                                                    ((uint16_t) 0x0002 &lt;&lt; 9)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7dcccebb8546aaf66f6340793a54b34f">  490</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_16                                                   ((uint16_t) 0x0003 &lt;&lt; 9)    // DEFAULT</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aeb9e4eeac2282d8a3ab51c2a437ecef2">  491</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_32                                                   ((uint16_t) 0x0004 &lt;&lt; 9)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a047f27e42b970182028efa8b5e2a24af">  492</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_64                                                   ((uint16_t) 0x0005 &lt;&lt; 9)</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac6ab8e19efa4b390b93b890c153fb010">  493</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_128                                                  ((uint16_t) 0x0006 &lt;&lt; 9)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a234733d4ed045de88a63e502984ee310">  494</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_256                                                  ((uint16_t) 0x0007 &lt;&lt; 9)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a55eac47146d3ed037a1f2b2a400e34fd">  495</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_512                                                  ((uint16_t) 0x0008 &lt;&lt; 9)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a33fc3c52f0637bf0b76654353090ebcb">  496</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_1024                                                 ((uint16_t) 0x0009 &lt;&lt; 9)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a95113818ef7836b1b3abd0e8ffd2af5c">  497</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_2048                                                 ((uint16_t) 0x000A &lt;&lt; 9)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a951107c98bde51ef121336840a0b5997">  498</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_4096                                                 ((uint16_t) 0x000B &lt;&lt; 9)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a315f8b274fc19417779cd7c7a8087c9f">  499</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_8192                                                 ((uint16_t) 0x000C &lt;&lt; 9)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4ed76631762beb200a14e320539b7df1">  500</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_16484                                                ((uint16_t) 0x000D &lt;&lt; 9)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2c277d4144f8ac5d0a328393220d3b88">  501</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_32768                                                ((uint16_t) 0x000E &lt;&lt; 9)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4386d0ad58501c9bbbaec4ba0d33c393">  502</a></span>&#160;<span class="preprocessor">    #define CFG_GC_DLY_65536                                                ((uint16_t) 0x000F &lt;&lt; 9)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="comment">/* GC_EN field mask &amp; values */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a69b8aee86677e345e4c301747bf26199">  505</a></span>&#160;<span class="preprocessor">    #define CFG_GC_EN_MASK                                                  ((uint16_t) 0x0100)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad04f0dfc7d8b1ce580dd2cd635a43d4d">  506</a></span>&#160;<span class="preprocessor">    #define CFG_GC_EN_DISABLED                                              ((uint16_t) 0x0000 &lt;&lt; 8)    // DEFAULT</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9c400e0abca22647e03e847ccd92cd1d">  507</a></span>&#160;<span class="preprocessor">    #define CFG_GC_EN_ENABLED                                               ((uint16_t) 0x0001 &lt;&lt; 8)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6d6c2256a9e6f21b9198516318cb327a">  510</a></span>&#160;<span class="preprocessor">    #define CFG_RESERVED1_MASK                                              ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Register 0x07 (RESERVED) definition</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * |                                                                                                RESERVED[15:0]                                                                                                 |</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> *  NOTE 1: This register is reserved on the ADS131B04-Q1. Always write 0x0000 to this register.</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">/* RESERVED register address &amp; default value */</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a442cebb2b6562ac9c7472153e3bbb43b">  524</a></span>&#160;<span class="preprocessor">    #define RESERVED_07H_ADDRESS                                            ((uint8_t)  0x07)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a31cb42aed67a91cdc8525ae448dc6c66">  525</a></span>&#160;<span class="preprocessor">    #define RESERVED_07H_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Register 0x08 (RESERVED) definition</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * |                                            RESERVED0[15:8]                                            |                  RESERVED1[7:4]                   |                  RESERVED2[3:0]                   |</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> *  NOTE 1: Bits 8 through 15 are reserved on the ADS131B04-Q1. Always write 0x00 to these bits.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> *  NOTE 2: Bits 4 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0000b.</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *  NOTE 3: Bits 0 through 3 are reserved on the ADS131B04-Q1. Always write 0000b to these bits.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">/* RESERVED register address &amp; default value */</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a080628d7973693a39fd07311d3ea2820">  541</a></span>&#160;<span class="preprocessor">    #define RESERVED_08H_ADDRESS                                            ((uint8_t)  0x08)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a22e730825983d62e1a949874a69073f0">  542</a></span>&#160;<span class="preprocessor">    #define RESERVED_08H_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* Register 0x09 (CH0_CFG) definition</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * |                                                        RESERVED0[15:6]                                                          |         RESERVED1[5:3]               |RESERVED2[2]|        MUX0[1:0]        |</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> *  NOTE 1: Bits 6 through 15 are reserved on the ADS131B04-Q1. Always write 0000000000b to these bits.</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> *  NOTE 2: Bits 3 through 5 are reserved on the ADS131B04-Q1. These bits will always read 000b.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> *  NOTE 3: Bit 2 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">/* CH0_CFG register address &amp; default value */</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abad8fb3523ff0e9ef40ad5f993129ec8">  558</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_ADDRESS                                                 ((uint8_t)  0x09)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a09a3460edb6bbc85bda0871833b1de08">  559</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_DEFAULT                                                 ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9ba32be3c08d2b7e286809ca6201fe91">  562</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_RESERVED0_MASK                                          ((uint16_t) 0xFFC0)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8b1cb2aa97030b13b78025bfab55685d">  565</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_RESERVED1_MASK                                          ((uint16_t) 0x0038)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="comment">/* RESERVED2 field mask &amp; values */</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5fe8a528259ddd0c1008f6a2be4e2fcb">  568</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_RESERVED2_MASK                                          ((uint16_t) 0x0004)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">/* MUX0 field mask &amp; values */</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7d568bee2908f11ad44f8bfadd31d09b">  571</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_MUX0_MASK                                               ((uint16_t) 0x0003)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a95ca1559a59f54e3fae731632c027943">  572</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_MUX0_AIN0P_AIN0N                                        ((uint16_t) 0x0000 &lt;&lt; 0)    // DEFAULT</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afd3a92e43d9a7894d46a26f4937c6f12">  573</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_MUX0_ADC_INPUT_SHORT                                    ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8df776cca8fe86fe62c9c334fe465001">  574</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_MUX0_POSITIVE_DC_TEST                                   ((uint16_t) 0x0002 &lt;&lt; 0)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9424b86f27c230eda705b45bb1cc37a5">  575</a></span>&#160;<span class="preprocessor">    #define CH0_CFG_MUX0_NEGATIVE_DC_TEST                                   ((uint16_t) 0x0003 &lt;&lt; 0)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">/* Register 0x0A (CH0_OCAL_MSB) definition</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * |                                                                                                OCAL0_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">/* CH0_OCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a308c67274dad31d76830c20f33156746">  588</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_MSB_ADDRESS                                            ((uint8_t)  0x0A)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a274b31e115e0ebf92f4297853b0391e5">  589</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_MSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">/* OCAL0_MSB field mask &amp; values */</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a168d827a82d94821c764729eeb5dc950">  592</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_MSB_OCAL0_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/* Register 0x0B (CH0_OCAL_LSB) definition</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> * |                                             OCAL0_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="comment">/* CH0_OCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6f5836fc20473a2f79d4cf94353f8b11">  606</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_LSB_ADDRESS                                            ((uint8_t)  0x0B)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a528ef78f23498ebfee5635a191eb1b6e">  607</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">/* OCAL0_LSB field mask &amp; values */</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af0399835b952fe86affd00247d098e0d">  610</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_LSB_OCAL0_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abcd58c7fa65ebc64a1488870878d2259">  613</a></span>&#160;<span class="preprocessor">    #define CH0_OCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/* Register 0x0C (CH0_GCAL_MSB) definition</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> * |                                                                                                GCAL0_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">/* CH0_GCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a993bf8a4fce849cc942750de2291e3ac">  626</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_MSB_ADDRESS                                            ((uint8_t)  0x0C)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#acb575cf3a60802c7839d8333b8add5e0">  627</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_MSB_DEFAULT                                            ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">/* GCAL0_MSB field mask &amp; values */</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a132292c11f8c3b18cfbcc5e39cff6dc4">  630</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_MSB_GCAL0_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* Register 0x0D (CH0_GCAL_LSB) definition</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * |                                             GCAL0_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">/* CH0_GCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab7beda0efeb3d5917e0ed48ccd7dc68c">  644</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_LSB_ADDRESS                                            ((uint8_t)  0x0D)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae074f47486824b49b1befe2b77a273b9">  645</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="comment">/* GCAL0_LSB field mask &amp; values */</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a00d48d716398e53b03ed698b9205374f">  648</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_LSB_GCAL0_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a222410bc3051de87ca57212c7fb908a8">  651</a></span>&#160;<span class="preprocessor">    #define CH0_GCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* Register 0x0E (CH1_CFG) definition</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> * |                                                        RESERVED0[15:6]                                                          |         RESERVED1[5:3]               |RESERVED2[2]|        MUX1[1:0]        |</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> *  NOTE 1: Bits 6 through 15 are reserved on the ADS131B04-Q1. Always write 0000000000b to these bits.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> *  NOTE 2: Bits 3 through 5 are reserved on the ADS131B04-Q1. These bits will always read 000b.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> *  NOTE 3: Bit 2 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">/* CH1_CFG register address &amp; default value */</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a648ebcd82c5310eb4fac786dcb9c1289">  667</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_ADDRESS                                                 ((uint8_t)  0x0E)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a1cc9454832da119e7e0a17cca1705cef">  668</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_DEFAULT                                                 ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#accbb8d634cc81f234142f747a71db4e4">  671</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_RESERVED0_MASK                                          ((uint16_t) 0xFFC0)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a47bd4add833b428c67c15b2c17d42b1c">  674</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_RESERVED1_MASK                                          ((uint16_t) 0x0038)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">/* RESERVED2 field mask &amp; values */</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2bea86eae5a4e3009ea7665947f3ef95">  677</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_RESERVED2_MASK                                          ((uint16_t) 0x0004)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="comment">/* MUX1 field mask &amp; values */</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6fe7d59c01ef98d0c91f5c98be372215">  680</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_MUX1_MASK                                               ((uint16_t) 0x0003)</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a53c7d192749538e69052c4af779d872b">  681</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_MUX1_AIN1P_AIN1N                                        ((uint16_t) 0x0000 &lt;&lt; 0)    // DEFAULT</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aedcf34219780e8db2f948287aaade62d">  682</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_MUX1_ADC_INPUT_SHORT                                    ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2434c6793981697ae9e676ba807dfb40">  683</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_MUX1_POSITIVE_DC_TEST                                   ((uint16_t) 0x0002 &lt;&lt; 0)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af48a0a0311b23e604c768b7802a733c4">  684</a></span>&#160;<span class="preprocessor">    #define CH1_CFG_MUX1_NEGATIVE_DC_TEST                                   ((uint16_t) 0x0003 &lt;&lt; 0)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* Register 0x0F (CH1_OCAL_MSB) definition</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"> * |                                                                                                OCAL1_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="comment">/* CH1_OCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a008aabd38dd6f6043970583be4512125">  697</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_MSB_ADDRESS                                            ((uint8_t)  0x0F)</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aed7eb49d6fbd4b8fc597b61ec80c0f1c">  698</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_MSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">/* OCAL1_MSB field mask &amp; values */</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aab3a136ff71415f09ec755889c4174d9">  701</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_MSB_OCAL1_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">/* Register 0x10 (CH1_OCAL_LSB) definition</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"> * |                                             OCAL1_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">/* CH1_OCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aec12cabc03a22ac671b7dba470379289">  715</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_LSB_ADDRESS                                            ((uint8_t)  0x10)</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4628c454bca51f77aacdc9c545972dac">  716</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">/* OCAL1_LSB field mask &amp; values */</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3d22f11ff82a1679aa294b38964fe2e7">  719</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_LSB_OCAL1_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa7b6ee867cfe273f8c9b2d97d37a1006">  722</a></span>&#160;<span class="preprocessor">    #define CH1_OCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/* Register 0x11 (CH1_GCAL_MSB) definition</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * |                                                                                                GCAL1_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">/* CH0_GCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9b6fed84d1636428b970bf9ca98e33d5">  735</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_MSB_ADDRESS                                            ((uint8_t)  0x11)</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8396c5e2f9efbe5b9876fd3c4b1fbd71">  736</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_MSB_DEFAULT                                            ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">/* GCAL1_MSB field mask &amp; values */</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae2af88e7d49e971be13236e85f144d0a">  739</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_MSB_GCAL1_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* Register 0x12 (CH1_GCAL_LSB) definition</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> * |                                             GCAL1_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">/* CH1_GCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7eb6e8efe9a524da69bd8133915decb8">  753</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_LSB_ADDRESS                                            ((uint8_t)  0x12)</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a3a8e03fd6a52d83237ca947d36870d4a">  754</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="comment">/* GCAL1_LSB field mask &amp; values */</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a8cf5c624373e3862abf190dc4f01c329">  757</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_LSB_GCAL1_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2ac8efd373a74d5b75eca58b7ba5b56a">  760</a></span>&#160;<span class="preprocessor">    #define CH1_GCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/* Register 0x13 (CH2_CFG) definition</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> * |                                                        RESERVED0[15:6]                                                          |         RESERVED1[5:3]               |RESERVED2[2]|        MUX2[1:0]        |</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> *  NOTE 1: Bits 6 through 15 are reserved on the ADS131B04-Q1. Always write 0000000000b to these bits.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> *  NOTE 2: Bits 3 through 5 are reserved on the ADS131B04-Q1. These bits will always read 000b.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> *  NOTE 3: Bit 2 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">/* CH2_CFG register address &amp; default value */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5e59b2ab480f1985278a6ca222754695">  776</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_ADDRESS                                                 ((uint8_t)  0x13)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa0e7811021c3a7809952342a1e1cf175">  777</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_DEFAULT                                                 ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a089947dfe1545dca57da8c3cbc0d3637">  781</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_RESERVED0_MASK                                          ((uint16_t) 0xFFC0)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac71611b0c8c211d8929b10ac61452829">  784</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_RESERVED1_MASK                                          ((uint16_t) 0x0038)</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="comment">/* RESERVED2 field mask &amp; values */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae1d61b8bca9d114b0493e985274de609">  787</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_RESERVED2_MASK                                          ((uint16_t) 0x0004)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">/* MUX2 field mask &amp; values */</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af1b0bd5678addd1e6b6aea5708b4fad2">  790</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_MUX2_MASK                                               ((uint16_t) 0x0003)</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#afbecb52910b44be3744bc8f65449cab3">  791</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_MUX2_AIN2P_AIN2N                                        ((uint16_t) 0x0000 &lt;&lt; 0)    // DEFAULT</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ac17e92dbc44826569b5e567eea852d98">  792</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_MUX2_ADC_INPUT_SHORT                                    ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2d58ff075f292c6e6164bc166e35bf77">  793</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_MUX2_POSITIVE_DC_TEST                                   ((uint16_t) 0x0002 &lt;&lt; 0)</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae7740211a405f652d40f7e9e3f97551d">  794</a></span>&#160;<span class="preprocessor">    #define CH2_CFG_MUX2_NEGATIVE_DC_TEST                                   ((uint16_t) 0x0003 &lt;&lt; 0)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/* Register 0x14 (CH2_OCAL_MSB) definition</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * |                                                                                                OCAL2_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="comment">/* CH2_OCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0c6e930a8095b9c17bdeb18633a1d1ad">  807</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_MSB_ADDRESS                                            ((uint8_t)  0x14)</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a169de11d7a8f1f9b0e983f080b50f673">  808</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_MSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="comment">/* OCAL2_MSB field mask &amp; values */</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2ae5e31e035c89bd34c0fc5c67505fa1">  811</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_MSB_OCAL2_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/* Register 0x15 (CH2_OCAL_LSB) definition</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"> * |                                             OCAL2_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="comment">/* CH2_OCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a72ac5ef92cb3a27db906082623c3f87a">  825</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_LSB_ADDRESS                                            ((uint8_t)  0x15)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9ffb840b3dde2d1c3bd5ac5cc671093c">  826</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="comment">/* OCAL2_LSB field mask &amp; values */</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7b02f90594103a6ba93519fab9c274d0">  829</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_LSB_OCAL2_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a05c8786ccd347ea0b010cb5075273d6d">  832</a></span>&#160;<span class="preprocessor">    #define CH2_OCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/* Register 0x16 (CH2_GCAL_MSB) definition</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"> * |                                                                                                GCAL2_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="comment">/* CH2_GCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af75f1a5ba984945d6310e8c89f39fbac">  845</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_MSB_ADDRESS                                            ((uint8_t)  0x16)</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7020f7d9d135872c2a5056e53e76ac43">  846</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_MSB_DEFAULT                                            ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="comment">/* GCAL2_MSB field mask &amp; values */</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7f9970b74a367ebaa33e6273aa32134d">  849</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_MSB_GCAL2_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* Register 0x17 (CH2_GCAL_LSB) definition</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> * |                                             GCAL2_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="comment">/* CH2_GCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad2444cb9c8fd530d5dd36062dcfbf797">  863</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_LSB_ADDRESS                                            ((uint8_t)  0x17)</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ab13bffd6addaa0c261732c6644699058">  864</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="comment">/* GCAL2_LSB field mask &amp; values */</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae485891732690bf5a8f781287dc5fe86">  867</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_LSB_GCAL2_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae13ea0ff24fc42988bab3ef4416393d9">  870</a></span>&#160;<span class="preprocessor">    #define CH2_GCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">/* Register 0x18 (CH3_CFG) definition</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * |                                                        RESERVED0[15:6]                                                          |         RESERVED1[5:3]               |RESERVED2[2]|        MUX3[1:0]        |</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> *  NOTE 1: Bits 6 through 15 are reserved on the ADS131B04-Q1. Always write 0000000000b to these bits.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> *  NOTE 2: Bits 3 through 5 are reserved on the ADS131B04-Q1. These bits will always read 000b.</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> *  NOTE 3: Bit 2 is reserved on the ADS131B04-Q1. Always write 0b to this bit.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="comment">/* CH3_CFG register address &amp; default value */</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a69cdc3a72d48e53f324da73e743a17d4">  886</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_ADDRESS                                                 ((uint8_t)  0x18)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#add70d71e5ad47c93c2c7c619e6667a9c">  887</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_DEFAULT                                                 ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a6a7c97a70c35a9b4db6357655836237f">  890</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_RESERVED0_MASK                                          ((uint16_t) 0xFFC0)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="comment">/* RESERVED1 field mask &amp; values */</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a7f616938ee61a9ba0bb98d19fb937a6f">  893</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_RESERVED1_MASK                                          ((uint16_t) 0x0038)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="comment">/* RESERVED2 field mask &amp; values */</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aabc2b36855f0d896aeb6f17d0195f52b">  896</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_RESERVED2_MASK                                          ((uint16_t) 0x0004)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="comment">/* MUX3 field mask &amp; values */</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5f37163aef19f191e0df466a569631aa">  899</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_MUX3_MASK                                               ((uint16_t) 0x0003)</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a08ca8b9252d0f03c206c0eafdf654dfc">  900</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_MUX3_AIN3P_AIN3N                                        ((uint16_t) 0x0000 &lt;&lt; 0)    // DEFAULT</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a59b199c20fd47d3779a280c2a33ffa33">  901</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_MUX3_ADC_INPUT_SHORT                                    ((uint16_t) 0x0001 &lt;&lt; 0)</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a267759673824430b36e29f1232824fba">  902</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_MUX3_POSITIVE_DC_TEST                                   ((uint16_t) 0x0002 &lt;&lt; 0)</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af3ceb453d7a00504ab9e065f309255cd">  903</a></span>&#160;<span class="preprocessor">    #define CH3_CFG_MUX3_NEGATIVE_DC_TEST                                   ((uint16_t) 0x0003 &lt;&lt; 0)</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/* Register 0x19 (CH3_OCAL_MSB) definition</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> * |                                                                                                OCAL3_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="comment">/* CH3_OCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a63dd86e745fa48633fcb5d21ae12c41b">  916</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_MSB_ADDRESS                                            ((uint8_t)  0x19)</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#af7b9e8d9ac1ef6454e4b233289e647c5">  917</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_MSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">/* OCAL3_MSB field mask &amp; values */</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5b88b2781b56a994248ba20ef5110fef">  920</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_MSB_OCAL3_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* Register 0x1A (CH3_OCAL_LSB) definition</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> * |                                             OCAL3_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="comment">/* CH3_OCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa5c72ec2388a3627eb9928e750467315">  934</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_LSB_ADDRESS                                            ((uint8_t)  0x1A)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a0bef0658b33cd2d76df949c93acf62af">  935</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">/* OCAL3_LSB field mask &amp; values */</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#adf1817ec661689a7715e31c24037b7f0">  938</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_LSB_OCAL3_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad0807aa768adba2d3c59b3073c2c092a">  941</a></span>&#160;<span class="preprocessor">    #define CH3_OCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* Register 0x1B (CH3_GCAL_MSB) definition</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * |                                                                                                GCAL3_MSB[15:0]                                                                                                |</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="comment">/* CH3_GCAL_MSB register address &amp; default value */</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a749b3967379f62da19fb44e46d6373b8">  954</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_MSB_ADDRESS                                            ((uint8_t)  0x1B)</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ae97f369db186d2568aec65d52894df70">  955</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_MSB_DEFAULT                                            ((uint16_t) 0x8000)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="comment">/* GCAL3_MSB field mask &amp; values */</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5a751f7aeebd1ac112034cd350ee2453">  958</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_MSB_GCAL3_MSB_MASK                                     ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/* Register 0x1C (CH3_GCAL_LSB) definition</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment"> * |                                             GCAL3_LSB[7:0]                                            |                                             RESERVED0[7:0]                                            |</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"> *  NOTE 1: Bits 0 through 7 are reserved on the ADS131B04-Q1. These bits will always read 0x00.</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="comment">/* CH3_GCAL_LSB register address &amp; default value */</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aa415aad0192ac290c74ac612ab8e2743">  972</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_LSB_ADDRESS                                            ((uint8_t)  0x1C)</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a64bce8f9595ef75efa0320dc6baae643">  973</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_LSB_DEFAULT                                            ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="comment">/* GCAL3_LSB field mask &amp; values */</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5d3f1916648d24226b05fbe97f5d0eba">  976</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_LSB_GCAL3_LSB_MASK                                     ((uint16_t) 0xFF00)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">/* RESERVED0 field mask &amp; values */</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#adbc06af12ccffd6fe79ab66cd96eb6a9">  979</a></span>&#160;<span class="preprocessor">    #define CH3_GCAL_LSB_RESERVED0_MASK                                     ((uint16_t) 0x00FF)</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* Register 0x3E (REGMAP_CRC) definition</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> * |   Bit 15   |   Bit 14   |   Bit 13   |   Bit 12   |   Bit 11   |   Bit 10   |    Bit 9   |    Bit 8   |    Bit 7   |    Bit 6   |    Bit 5   |    Bit 4   |    Bit 3   |    Bit 2   |    Bit 1   |    Bit 0   |</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"> * |                                                                                                 REG_CRC[15:0]                                                                                                 |</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"> * -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">/* REGMAP_CRC register address &amp; default value */</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2fd720ce02454b21827cf6a8f499c294">  992</a></span>&#160;<span class="preprocessor">    #define REGMAP_CRC_ADDRESS                                              ((uint8_t)  0x3E)</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ad71f4d0577b407aae7f40588e53f5b75">  993</a></span>&#160;<span class="preprocessor">    #define REGMAP_CRC_DEFAULT                                              ((uint16_t) 0x0000)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="comment">/* REG_CRC field mask &amp; values */</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#ade8d42c2a9ebe65949692c4c5c93d509">  996</a></span>&#160;<span class="preprocessor">    #define REGMAP_CRC_REG_CRC_MASK                                         ((uint16_t) 0xFFFF)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// Channel data structure</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="structadc__channel__data.html"> 1006</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#a03b5319a3533cdd78d06a0a5230a842e"> 1008</a></span>&#160;    uint16_t <a class="code" href="structadc__channel__data.html#a03b5319a3533cdd78d06a0a5230a842e">response</a>;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#aca50777fa6635fb66d4c20cf1aaefbe8"> 1009</a></span>&#160;    uint16_t <a class="code" href="structadc__channel__data.html#aca50777fa6635fb66d4c20cf1aaefbe8">crc</a>;</div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#aba78dcca0e9d8b9242f19e0018e3cd1a"> 1010</a></span>&#160;    int32_t <a class="code" href="structadc__channel__data.html#aba78dcca0e9d8b9242f19e0018e3cd1a">channel0</a>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#if (CHANNEL_COUNT &gt; 1)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#af04c7aed6297366e45e9d77721864cb1"> 1013</a></span>&#160;    int32_t <a class="code" href="structadc__channel__data.html#af04c7aed6297366e45e9d77721864cb1">channel1</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#if (CHANNEL_COUNT &gt; 2)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#a1e8b058203ebbff31e5f33a6dd04c396"> 1016</a></span>&#160;    int32_t <a class="code" href="structadc__channel__data.html#a1e8b058203ebbff31e5f33a6dd04c396">channel2</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#if (CHANNEL_COUNT &gt; 3)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="structadc__channel__data.html#a1667ee415a21a5c7937dbaf807366039"> 1019</a></span>&#160;    int32_t <a class="code" href="structadc__channel__data.html#a1667ee415a21a5c7937dbaf807366039">channel3</a>;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;} <a class="code" href="structadc__channel__data.html">adc_channel_data</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// Function prototypes</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="ads131b04-q1_8h.html#a54b2058be64bee68c87b0103dc5897bc">adcStartup</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#a479fdcb1498167d1a3f2c988b3a28894">sendCommand</a>(uint16_t op_code);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="keywordtype">bool</span>        <a class="code" href="ads131b04-q1_8h.html#a82507d9dcabb67865d2ad77a5dbbd07c">readData</a>(<a class="code" href="structadc__channel__data.html">adc_channel_data</a> *DataStruct);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#ab435401437068646e9e754d766f05236">readSingleRegister</a>(uint8_t address);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="ads131b04-q1_8h.html#a3b1136cc268346515e5abbc9d3e09957">writeSingleRegister</a>(uint8_t address, uint16_t data);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="keywordtype">bool</span>        <a class="code" href="ads131b04-q1_8h.html#a737db447eef6ca21908cb4b55ee6a806">lockRegisters</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="keywordtype">bool</span>        <a class="code" href="ads131b04-q1_8h.html#ac55df9c89809c0ad303815d61335ed20">unlockRegisters</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#a257e7c2646af31be21b1b38c94e5d106">resetDevice</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="keywordtype">void</span>        <a class="code" href="ads131b04-q1_8h.html#ac4f76ae3a80f28d1aada3028b97d7f0f">restoreRegisterDefaults</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#aa3da137cfd0b2c940b7280adf1dac3c6">calculateCRC</a>(<span class="keyword">const</span> uint8_t dataBytes[], uint8_t numberBytes, uint16_t initialValue);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">// Getter functions</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#ac72e5c36a2e572be7cc600cf5a49a01f">getRegisterValue</a>(uint8_t address);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// Helper functions</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;uint8_t     <a class="code" href="ads131b04-q1_8h.html#ae22ba9edbcb89f0397f691e5df4ebf5e">upperByte</a>(uint16_t uint16_Word);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;uint8_t     <a class="code" href="ads131b04-q1_8h.html#a2ab715b48990b41aeb27e1dcc139faca">lowerByte</a>(uint16_t uint16_Word);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;uint16_t    <a class="code" href="ads131b04-q1_8h.html#a3dd5f54fa61b9126aae613c6bdda9a01">combineBytes</a>(uint8_t <a class="code" href="ads131b04-q1_8h.html#ae22ba9edbcb89f0397f691e5df4ebf5e">upperByte</a>, uint8_t <a class="code" href="ads131b04-q1_8h.html#a2ab715b48990b41aeb27e1dcc139faca">lowerByte</a>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;int32_t     <a class="code" href="ads131b04-q1_8h.html#ac6c9f43c15b9f5590ab57971a0e91cb7">signExtend</a>(<span class="keyword">const</span> uint8_t dataBytes[]);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">// Register macros</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">//****************************************************************************</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#abed777d7dd83eace38c93bab388d2471"> 1060</a></span>&#160;<span class="preprocessor">#define CHANCNT             ((uint8_t) ((getRegisterValue(ID_ADDRESS) &amp; ID_CHANCNT_MASK) &gt;&gt; 8))</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a9b9a9dbac175c133a061f3514656bc11"> 1063</a></span>&#160;<span class="preprocessor">#define REVISION_ID         ((uint8_t) ((getRegisterValue(ID_ADDRESS) &amp; ID_REVID_MASK) &gt;&gt; 0))</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aecf6456c2421e5002f271c8a8a1d4f3f"> 1066</a></span>&#160;<span class="preprocessor">#define SPI_LOCKED          ((bool) (getRegisterValue(STATUS_ADDRESS) &amp; STATUS_LOCK_LOCKED))</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a5d6e2f0b53b6f997441978f29938a383"> 1069</a></span>&#160;<span class="preprocessor">#define WLENGTH             ((uint8_t) ((getRegisterValue(MODE_ADDRESS) &amp; STATUS_WLENGTH_MASK) &gt;&gt; 8))</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#aec93f758c8d4a3ac00c9fde3e494668b"> 1072</a></span>&#160;<span class="preprocessor">#define REGMAP_CRC_ENABLED  ((bool) (getRegisterValue(MODE_ADDRESS) &amp; MODE_REG_CRC_EN_ENABLED))</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a2eaad30e6a2e292d7e51623ae3cbc5d8"> 1075</a></span>&#160;<span class="preprocessor">#define SPI_CRC_ENABLED     ((bool) (getRegisterValue(MODE_ADDRESS) &amp; MODE_RX_CRC_EN_ENABLED))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a81f13edd76a63dae60f9737e39f718f0"> 1078</a></span>&#160;<span class="preprocessor">#define SPI_CRC_TYPE        ((bool) (getRegisterValue(MODE_ADDRESS) &amp; MODE_CRC_TYPE_MASK))</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a390926f3f170af15d48558714a82f1b6"> 1081</a></span>&#160;<span class="preprocessor">#define OSR_INDEX           ((uint8_t) ((getRegisterValue(CLOCK_ADDRESS) &amp; CLOCK_OSR_MASK) &gt;&gt; 2))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="ads131b04-q1_8h.html#a4e7bf0c205872c6db180b06792a62118"> 1084</a></span>&#160;<span class="preprocessor">#define POWER_MODE          ((uint8_t) ((getRegisterValue(CLOCK_ADDRESS) &amp; CLOCK_PWR_MASK) &gt;&gt; 0))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADS131B04_Q1_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="ads131b04-q1_8h_html_ab435401437068646e9e754d766f05236"><div class="ttname"><a href="ads131b04-q1_8h.html#ab435401437068646e9e754d766f05236">readSingleRegister</a></div><div class="ttdeci">uint16_t readSingleRegister(uint8_t address)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:146</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_ac55df9c89809c0ad303815d61335ed20"><div class="ttname"><a href="ads131b04-q1_8h.html#ac55df9c89809c0ad303815d61335ed20">unlockRegisters</a></div><div class="ttdeci">bool unlockRegisters(void)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:514</div></div>
<div class="ttc" id="structadc__channel__data_html_aca50777fa6635fb66d4c20cf1aaefbe8"><div class="ttname"><a href="structadc__channel__data.html#aca50777fa6635fb66d4c20cf1aaefbe8">adc_channel_data::crc</a></div><div class="ttdeci">uint16_t crc</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1009</div></div>
<div class="ttc" id="structadc__channel__data_html_a1667ee415a21a5c7937dbaf807366039"><div class="ttname"><a href="structadc__channel__data.html#a1667ee415a21a5c7937dbaf807366039">adc_channel_data::channel3</a></div><div class="ttdeci">int32_t channel3</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1019</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a3b1136cc268346515e5abbc9d3e09957"><div class="ttname"><a href="ads131b04-q1_8h.html#a3b1136cc268346515e5abbc9d3e09957">writeSingleRegister</a></div><div class="ttdeci">void writeSingleRegister(uint8_t address, uint16_t data)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:187</div></div>
<div class="ttc" id="hal_8h_html"><div class="ttname"><a href="hal_8h.html">hal.h</a></div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a479fdcb1498167d1a3f2c988b3a28894"><div class="ttname"><a href="ads131b04-q1_8h.html#a479fdcb1498167d1a3f2c988b3a28894">sendCommand</a></div><div class="ttdeci">uint16_t sendCommand(uint16_t op_code)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:350</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_aa3da137cfd0b2c940b7280adf1dac3c6"><div class="ttname"><a href="ads131b04-q1_8h.html#aa3da137cfd0b2c940b7280adf1dac3c6">calculateCRC</a></div><div class="ttdeci">uint16_t calculateCRC(const uint8_t dataBytes[], uint8_t numberBytes, uint16_t initialValue)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:568</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_ac4f76ae3a80f28d1aada3028b97d7f0f"><div class="ttname"><a href="ads131b04-q1_8h.html#ac4f76ae3a80f28d1aada3028b97d7f0f">restoreRegisterDefaults</a></div><div class="ttdeci">void restoreRegisterDefaults(void)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:653</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_ae22ba9edbcb89f0397f691e5df4ebf5e"><div class="ttname"><a href="ads131b04-q1_8h.html#ae22ba9edbcb89f0397f691e5df4ebf5e">upperByte</a></div><div class="ttdeci">uint8_t upperByte(uint16_t uint16_Word)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:715</div></div>
<div class="ttc" id="structadc__channel__data_html_aba78dcca0e9d8b9242f19e0018e3cd1a"><div class="ttname"><a href="structadc__channel__data.html#aba78dcca0e9d8b9242f19e0018e3cd1a">adc_channel_data::channel0</a></div><div class="ttdeci">int32_t channel0</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1010</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a54b2058be64bee68c87b0103dc5897bc"><div class="ttname"><a href="ads131b04-q1_8h.html#a54b2058be64bee68c87b0103dc5897bc">adcStartup</a></div><div class="ttdeci">void adcStartup(void)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:101</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a737db447eef6ca21908cb4b55ee6a806"><div class="ttname"><a href="ads131b04-q1_8h.html#a737db447eef6ca21908cb4b55ee6a806">lockRegisters</a></div><div class="ttdeci">bool lockRegisters(void)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:466</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a2ab715b48990b41aeb27e1dcc139faca"><div class="ttname"><a href="ads131b04-q1_8h.html#a2ab715b48990b41aeb27e1dcc139faca">lowerByte</a></div><div class="ttdeci">uint8_t lowerByte(uint16_t uint16_Word)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:736</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a82507d9dcabb67865d2ad77a5dbbd07c"><div class="ttname"><a href="ads131b04-q1_8h.html#a82507d9dcabb67865d2ad77a5dbbd07c">readData</a></div><div class="ttdeci">bool readData(adc_channel_data *DataStruct)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:242</div></div>
<div class="ttc" id="structadc__channel__data_html"><div class="ttname"><a href="structadc__channel__data.html">adc_channel_data</a></div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1006</div></div>
<div class="ttc" id="structadc__channel__data_html_a03b5319a3533cdd78d06a0a5230a842e"><div class="ttname"><a href="structadc__channel__data.html#a03b5319a3533cdd78d06a0a5230a842e">adc_channel_data::response</a></div><div class="ttdeci">uint16_t response</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1008</div></div>
<div class="ttc" id="structadc__channel__data_html_a1e8b058203ebbff31e5f33a6dd04c396"><div class="ttname"><a href="structadc__channel__data.html#a1e8b058203ebbff31e5f33a6dd04c396">adc_channel_data::channel2</a></div><div class="ttdeci">int32_t channel2</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1016</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_ac6c9f43c15b9f5590ab57971a0e91cb7"><div class="ttname"><a href="ads131b04-q1_8h.html#ac6c9f43c15b9f5590ab57971a0e91cb7">signExtend</a></div><div class="ttdeci">int32_t signExtend(const uint8_t dataBytes[])</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:779</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a3dd5f54fa61b9126aae613c6bdda9a01"><div class="ttname"><a href="ads131b04-q1_8h.html#a3dd5f54fa61b9126aae613c6bdda9a01">combineBytes</a></div><div class="ttdeci">uint16_t combineBytes(uint8_t upperByte, uint8_t lowerByte)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:758</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_a257e7c2646af31be21b1b38c94e5d106"><div class="ttname"><a href="ads131b04-q1_8h.html#a257e7c2646af31be21b1b38c94e5d106">resetDevice</a></div><div class="ttdeci">uint16_t resetDevice(void)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:401</div></div>
<div class="ttc" id="structadc__channel__data_html_af04c7aed6297366e45e9d77721864cb1"><div class="ttname"><a href="structadc__channel__data.html#af04c7aed6297366e45e9d77721864cb1">adc_channel_data::channel1</a></div><div class="ttdeci">int32_t channel1</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.h:1013</div></div>
<div class="ttc" id="ads131b04-q1_8h_html_ac72e5c36a2e572be7cc600cf5a49a01f"><div class="ttname"><a href="ads131b04-q1_8h.html#ac72e5c36a2e572be7cc600cf5a49a01f">getRegisterValue</a></div><div class="ttdeci">uint16_t getRegisterValue(uint8_t address)</div><div class="ttdef"><b>Definition:</b> ads131b04-q1.c:80</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><address class="footer">
Generated by&#160;<a href="http://www.doxygen.org/index.html">
doxygen
</a> 1.8.11
</address>
</body>
</html>
