#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_ADC_SAR */
#define ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_Clock */
#define ADC_Clock__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_Clock__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_Clock__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_Clock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Clock__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_Clock__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_Clock__INDEX 0x00u
#define ADC_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_Clock__PM_ACT_MSK 0x01u
#define ADC_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_Clock__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x08u
#define ADC_IRQ__INTC_NUMBER 3u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_POS */
#define ADC_POS__0__MASK 0x80u
#define ADC_POS__0__PC CYREG_PRT1_PC7
#define ADC_POS__0__PORT 1u
#define ADC_POS__0__SHIFT 7
#define ADC_POS__AG CYREG_PRT1_AG
#define ADC_POS__AMUX CYREG_PRT1_AMUX
#define ADC_POS__BIE CYREG_PRT1_BIE
#define ADC_POS__BIT_MASK CYREG_PRT1_BIT_MASK
#define ADC_POS__BYP CYREG_PRT1_BYP
#define ADC_POS__CTL CYREG_PRT1_CTL
#define ADC_POS__DM0 CYREG_PRT1_DM0
#define ADC_POS__DM1 CYREG_PRT1_DM1
#define ADC_POS__DM2 CYREG_PRT1_DM2
#define ADC_POS__DR CYREG_PRT1_DR
#define ADC_POS__INP_DIS CYREG_PRT1_INP_DIS
#define ADC_POS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ADC_POS__LCD_EN CYREG_PRT1_LCD_EN
#define ADC_POS__MASK 0x80u
#define ADC_POS__PORT 1u
#define ADC_POS__PRT CYREG_PRT1_PRT
#define ADC_POS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ADC_POS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ADC_POS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ADC_POS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ADC_POS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ADC_POS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ADC_POS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ADC_POS__PS CYREG_PRT1_PS
#define ADC_POS__SHIFT 7
#define ADC_POS__SLW CYREG_PRT1_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* UART_RX */
#define UART_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RX__INTC_MASK 0x04u
#define UART_RX__INTC_NUMBER 2u
#define UART_RX__INTC_PRIOR_NUM 7u
#define UART_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DAC_1_DacClk */
#define DAC_1_DacClk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define DAC_1_DacClk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define DAC_1_DacClk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define DAC_1_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define DAC_1_DacClk__INDEX 0x01u
#define DAC_1_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DAC_1_DacClk__PM_ACT_MSK 0x02u
#define DAC_1_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DAC_1_DacClk__PM_STBY_MSK 0x02u

/* DAC_1_VDAC8_viDAC8 */
#define DAC_1_VDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define DAC_1_VDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define DAC_1_VDAC8_viDAC8__D CYREG_DAC0_D
#define DAC_1_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_1_VDAC8_viDAC8__PM_ACT_MSK 0x01u
#define DAC_1_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_1_VDAC8_viDAC8__PM_STBY_MSK 0x01u
#define DAC_1_VDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define DAC_1_VDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define DAC_1_VDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define DAC_1_VDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define DAC_1_VDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define DAC_1_VDAC8_viDAC8__TR CYREG_DAC0_TR
#define DAC_1_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define DAC_1_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define DAC_1_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define DAC_1_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define DAC_1_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define DAC_1_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define DAC_1_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define DAC_1_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define DAC_1_VDAC8_viDAC8__TST CYREG_DAC0_TST

/* DAC_1_Wave1_DMA */
#define DAC_1_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DAC_1_Wave1_DMA__DRQ_NUMBER 1u
#define DAC_1_Wave1_DMA__NUMBEROF_TDS 0u
#define DAC_1_Wave1_DMA__PRIORITY 2u
#define DAC_1_Wave1_DMA__TERMIN_EN 0u
#define DAC_1_Wave1_DMA__TERMIN_SEL 0u
#define DAC_1_Wave1_DMA__TERMOUT0_EN 0u
#define DAC_1_Wave1_DMA__TERMOUT0_SEL 0u
#define DAC_1_Wave1_DMA__TERMOUT1_EN 0u
#define DAC_1_Wave1_DMA__TERMOUT1_SEL 0u

/* DAC_1_Wave2_DMA */
#define DAC_1_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DAC_1_Wave2_DMA__DRQ_NUMBER 2u
#define DAC_1_Wave2_DMA__NUMBEROF_TDS 0u
#define DAC_1_Wave2_DMA__PRIORITY 2u
#define DAC_1_Wave2_DMA__TERMIN_EN 0u
#define DAC_1_Wave2_DMA__TERMIN_SEL 0u
#define DAC_1_Wave2_DMA__TERMOUT0_EN 0u
#define DAC_1_Wave2_DMA__TERMOUT0_SEL 0u
#define DAC_1_Wave2_DMA__TERMOUT1_EN 0u
#define DAC_1_Wave2_DMA__TERMOUT1_SEL 0u

/* DAC_2_BuffAmp_ABuf */
#define DAC_2_BuffAmp_ABuf__CR CYREG_OPAMP3_CR
#define DAC_2_BuffAmp_ABuf__MX CYREG_OPAMP3_MX
#define DAC_2_BuffAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define DAC_2_BuffAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define DAC_2_BuffAmp_ABuf__PM_ACT_MSK 0x08u
#define DAC_2_BuffAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define DAC_2_BuffAmp_ABuf__PM_STBY_MSK 0x08u
#define DAC_2_BuffAmp_ABuf__RSVD CYREG_OPAMP3_RSVD
#define DAC_2_BuffAmp_ABuf__SW CYREG_OPAMP3_SW
#define DAC_2_BuffAmp_ABuf__TR0 CYREG_OPAMP3_TR0
#define DAC_2_BuffAmp_ABuf__TR1 CYREG_OPAMP3_TR1

/* DAC_2_DacClk */
#define DAC_2_DacClk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define DAC_2_DacClk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define DAC_2_DacClk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define DAC_2_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define DAC_2_DacClk__INDEX 0x02u
#define DAC_2_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DAC_2_DacClk__PM_ACT_MSK 0x04u
#define DAC_2_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DAC_2_DacClk__PM_STBY_MSK 0x04u

/* DAC_2_VDAC8_viDAC8 */
#define DAC_2_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define DAC_2_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define DAC_2_VDAC8_viDAC8__D CYREG_DAC3_D
#define DAC_2_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_2_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define DAC_2_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_2_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define DAC_2_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define DAC_2_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define DAC_2_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define DAC_2_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define DAC_2_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define DAC_2_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define DAC_2_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DAC_2_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DAC_2_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DAC_2_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DAC_2_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DAC_2_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DAC_2_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DAC_2_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DAC_2_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* DAC_2_Wave1_DMA */
#define DAC_2_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DAC_2_Wave1_DMA__DRQ_NUMBER 3u
#define DAC_2_Wave1_DMA__NUMBEROF_TDS 0u
#define DAC_2_Wave1_DMA__PRIORITY 2u
#define DAC_2_Wave1_DMA__TERMIN_EN 0u
#define DAC_2_Wave1_DMA__TERMIN_SEL 0u
#define DAC_2_Wave1_DMA__TERMOUT0_EN 0u
#define DAC_2_Wave1_DMA__TERMOUT0_SEL 0u
#define DAC_2_Wave1_DMA__TERMOUT1_EN 0u
#define DAC_2_Wave1_DMA__TERMOUT1_SEL 0u

/* DAC_2_Wave2_DMA */
#define DAC_2_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DAC_2_Wave2_DMA__DRQ_NUMBER 4u
#define DAC_2_Wave2_DMA__NUMBEROF_TDS 0u
#define DAC_2_Wave2_DMA__PRIORITY 2u
#define DAC_2_Wave2_DMA__TERMIN_EN 0u
#define DAC_2_Wave2_DMA__TERMIN_SEL 0u
#define DAC_2_Wave2_DMA__TERMOUT0_EN 0u
#define DAC_2_Wave2_DMA__TERMOUT0_SEL 0u
#define DAC_2_Wave2_DMA__TERMOUT1_EN 0u
#define DAC_2_Wave2_DMA__TERMOUT1_SEL 0u

/* DAC_POS */
#define DAC_POS__0__MASK 0x02u
#define DAC_POS__0__PC CYREG_PRT2_PC1
#define DAC_POS__0__PORT 2u
#define DAC_POS__0__SHIFT 1
#define DAC_POS__AG CYREG_PRT2_AG
#define DAC_POS__AMUX CYREG_PRT2_AMUX
#define DAC_POS__BIE CYREG_PRT2_BIE
#define DAC_POS__BIT_MASK CYREG_PRT2_BIT_MASK
#define DAC_POS__BYP CYREG_PRT2_BYP
#define DAC_POS__CTL CYREG_PRT2_CTL
#define DAC_POS__DM0 CYREG_PRT2_DM0
#define DAC_POS__DM1 CYREG_PRT2_DM1
#define DAC_POS__DM2 CYREG_PRT2_DM2
#define DAC_POS__DR CYREG_PRT2_DR
#define DAC_POS__INP_DIS CYREG_PRT2_INP_DIS
#define DAC_POS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DAC_POS__LCD_EN CYREG_PRT2_LCD_EN
#define DAC_POS__MASK 0x02u
#define DAC_POS__PORT 2u
#define DAC_POS__PRT CYREG_PRT2_PRT
#define DAC_POS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DAC_POS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DAC_POS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DAC_POS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DAC_POS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DAC_POS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DAC_POS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DAC_POS__PS CYREG_PRT2_PS
#define DAC_POS__SHIFT 1
#define DAC_POS__SLW CYREG_PRT2_SLW

/* TIMER_DMA_TimerUDB */
#define TIMER_DMA_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TIMER_DMA_TimerUDB_rstSts_stsreg__0__POS 0
#define TIMER_DMA_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER_DMA_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define TIMER_DMA_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TIMER_DMA_TimerUDB_rstSts_stsreg__2__POS 2
#define TIMER_DMA_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TIMER_DMA_TimerUDB_rstSts_stsreg__3__POS 3
#define TIMER_DMA_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TIMER_DMA_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define TIMER_DMA_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* DMA_ENABLE */
#define DMA_ENABLE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DMA_ENABLE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DMA_ENABLE__INTC_MASK 0x02u
#define DMA_ENABLE__INTC_NUMBER 1u
#define DMA_ENABLE__INTC_PRIOR_NUM 7u
#define DMA_ENABLE__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DMA_ENABLE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DMA_ENABLE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_DAC */
#define Control_DAC_Sync_ctrl_reg__0__MASK 0x01u
#define Control_DAC_Sync_ctrl_reg__0__POS 0
#define Control_DAC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Control_DAC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_DAC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_DAC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_DAC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_DAC_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_DAC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_DAC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_DAC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_DAC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Control_DAC_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Control_DAC_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_DAC_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Control_DAC_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_DAC_Sync_ctrl_reg__MASK 0x01u
#define Control_DAC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_DAC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_DAC_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* DMA_ADC_MEM */
#define DMA_ADC_MEM__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_ADC_MEM__DRQ_NUMBER 0u
#define DMA_ADC_MEM__NUMBEROF_TDS 0u
#define DMA_ADC_MEM__PRIORITY 2u
#define DMA_ADC_MEM__TERMIN_EN 0u
#define DMA_ADC_MEM__TERMIN_SEL 0u
#define DMA_ADC_MEM__TERMOUT0_EN 1u
#define DMA_ADC_MEM__TERMOUT0_SEL 0u
#define DMA_ADC_MEM__TERMOUT1_EN 0u
#define DMA_ADC_MEM__TERMOUT1_SEL 0u

/* DMA_FRAME_READY */
#define DMA_FRAME_READY__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DMA_FRAME_READY__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DMA_FRAME_READY__INTC_MASK 0x01u
#define DMA_FRAME_READY__INTC_NUMBER 0u
#define DMA_FRAME_READY__INTC_PRIOR_NUM 7u
#define DMA_FRAME_READY__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DMA_FRAME_READY__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DMA_FRAME_READY__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1 SP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x0000000Eu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7
#define DMA_CHANNELS_USED__MASK0 0x0000001Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
