Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_demo_tb1_behav xil_defaultlib.vga_demo_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'video_cs' [D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'video_wr' [D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 21 for port 'video_addr' [D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sync_clr' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cs' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'addr' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cs' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'addr' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sync_clr' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/vga_sync.sv:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cs' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 14 for port 'addr' [D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv" Line 1. Module vga_demo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv" Line 19. Module video_sys_daisy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_counter.sv" Line 1. Module frame_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_frame_buffer_core.sv" Line 1. Module chu_frame_buffer_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_src.sv" Line 1. Module frame_src doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/vga_ram.sv" Line 8. Module vga_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/sync_rw_port_ram.sv" Line 2. Module sync_rw_port_ram(ADDR_WIDTH=18,DATA_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/sync_rw_port_ram.sv" Line 2. Module sync_rw_port_ram(ADDR_WIDTH=16,DATA_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_palette.sv" Line 1. Module frame_palette_9 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_dummy_core.sv" Line 2. Module chu_vga_dummy_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_dummy_core.sv" Line 2. Module chu_vga_dummy_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_sync_core.sv" Line 1. Module chu_vga_sync_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/line_buffer.sv" Line 11. Module line_buffer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/bram_fifo_fpro.sv" Line 44. Module bram_fifo_fpro doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/vga_sync.sv" Line 8. Module vga_sync_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_counter.sv" Line 1. Module frame_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M14 - Basic Video Controller/vga_demo.sv" Line 1. Module vga_demo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/video_sys_daisy.sv" Line 19. Module video_sys_daisy doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_counter.sv" Line 1. Module frame_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_frame_buffer_core.sv" Line 1. Module chu_frame_buffer_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_src.sv" Line 1. Module frame_src doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/vga_ram.sv" Line 8. Module vga_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/sync_rw_port_ram.sv" Line 2. Module sync_rw_port_ram(ADDR_WIDTH=18,DATA_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Hardwares/IPModules/HyperNovae GPU/HyperNovae GPU.srcs/sources_1/new/sync_rw_port_ram.sv" Line 2. Module sync_rw_port_ram(ADDR_WIDTH=16,DATA_WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_palette.sv" Line 1. Module frame_palette_9 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_dummy_core.sv" Line 2. Module chu_vga_dummy_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_dummy_core.sv" Line 2. Module chu_vga_dummy_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/chu_vga_sync_core.sv" Line 1. Module chu_vga_sync_core doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/line_buffer.sv" Line 11. Module line_buffer_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/bram_fifo_fpro.sv" Line 44. Module bram_fifo_fpro doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/vga_sync.sv" Line 8. Module vga_sync_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CelestiCall/Porting codes/M15 to M18 - Complete System/HDL/frame_counter.sv" Line 1. Module frame_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.frame_counter
Compiling module xil_defaultlib.sync_rw_port_ram(ADDR_WIDTH=18,D...
Compiling module xil_defaultlib.sync_rw_port_ram(ADDR_WIDTH=16,D...
Compiling module xil_defaultlib.vga_ram
Compiling module xil_defaultlib.frame_palette_9
Compiling module xil_defaultlib.frame_src
Compiling module xil_defaultlib.chu_frame_buffer_core
Compiling module xil_defaultlib.chu_vga_dummy_core
Compiling module unisims_ver.FF18_INTERNAL_VLOG(DATA_WIDTH=18...
Compiling module unisims_ver.FIFO18E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unimacro_ver.FIFO_DUALCLOCK_MACRO(DATA_WIDTH=...
Compiling module xil_defaultlib.bram_fifo_fpro
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.vga_sync_default
Compiling module xil_defaultlib.chu_vga_sync_core
Compiling module xil_defaultlib.video_sys_daisy
Compiling module xil_defaultlib.vga_demo
Compiling module xil_defaultlib.vga_demo_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_demo_tb1_behav
