ISim log file
Running: C:\Users\Anaya\Documents\CS161L\Lab1\cs161_processor_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor_testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 63.  For instance DP/mem/, width 8 of formal port instr_read_address is not equal to width 32 of actual variable PC. 
WARNING: For instance DP/regdst_mux/, width 32 of formal port datain1 is not equal to width 5 of actual.
WARNING: For instance DP/regdst_mux/, width 32 of formal port datain2 is not equal to width 5 of actual.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 66.  For instance DP/regdst_mux/, width 32 of formal port data_out is not equal to width 5 of actual signal dst_addr.
WARNING: For instance DP/alu_src_mux/, width 32 of formal port datain2 is not equal to width 16 of actual.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 70.  For instance DP/alu/, width 4 of formal port A is not equal to width 32 of actual signal reg_data_1.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 67.  For instance DP/alu/, width 4 of formal port B is not equal to width 32 of actual signal alu_B.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 68.  For instance DP/alu/, width 4 of formal port result is not equal to width 32 of actual signal alu_result.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_datapath.v" Line 141.  For instance DP/mem_to_reg_mux/, width 32 of formal port datain1 is not equal to width 1 of actual signal alu_res.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor.v" Line 56.  For instance uut/DP/, width 4 of formal port alu_op is not equal to width 1 of actual signal alu_out.
WARNING: File "C:/Users/Anaya/Documents/CS161L/Lab1/cs161_processor.v" Line 38.  For instance uut/ctrl/, width 4 of formal port alu_op is not equal to width 2 of actual signal alu_op.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 5us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
