
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -312 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/work/cpu/pa2/pa.fromNetlist.tcl
# create_project -name pa2 -dir "C:/work/cpu/pa2/planAhead_run_1" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/work/cpu/pa2/ramController.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/work/cpu/pa2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ramController.ucf" [current_fileset -constrset]
Adding file 'C:/work/cpu/pa2/ramController.ucf' to fileset 'constrs_1'
# add_files [list {ramController.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ramController.ngc ...
WARNING:NetListWriters:298 - No output is written to ramController.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__old_addr1_3_cy<16 : 0> on block
   ramController is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ramController.edif ...
ngc2edif: Total memory usage is 115312 kilobytes

Parsing EDIF File [./planAhead_run_1/pa2.data/cache/ramController_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/pa2.data/cache/ramController_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/work/cpu/pa2/ramController.ucf]
Finished Parsing UCF File [C:/work/cpu/pa2/ramController.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 80f1f547
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 467.699 ; gain = 61.711
startgroup
set_property package_pin U9 [get_ports CLK]
endgroup
startgroup
set_property package_pin U10 [get_ports RST]
endgroup
startgroup
set_property package_pin M15 [get_ports Ram1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports Ram1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports Ram1WE]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin A14 [get_ports {light[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {light[14]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {light[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {light[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {light[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {light[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {light[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {light[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {light[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {light[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {light[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {light[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {light[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {light[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {light[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {light[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 08 22:21:29 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
