<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Realtek WiFi AX HALMAC: mac_reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Realtek WiFi AX HALMAC
   </div>
   <div id="projectbrief">HALMAC API Document</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('mac__reg_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">mac_reg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mac__reg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright(c) 2019 Realtek Corporation. All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or modify it</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * under the terms of version 2 of the GNU General Public License as</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * published by the Free Software Foundation.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful, but WITHOUT</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * more details.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef __INC_MAC_REG_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define __INC_MAC_REG_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// WL_AX_REG_DMAC.xls</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// TOP_OFF</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define R_AX_GT0_CTRL 0x8000</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define B_AX_GT0_COUNT_EN BIT(31)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define B_AX_GT0_MODE BIT(30)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define B_AX_GT0_EN BIT(29)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define B_AX_GT0_SORT_EN BIT(28)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define B_AX_GT0_DATA_SH 0</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define B_AX_GT0_DATA_MSK 0xfffffff</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define R_AX_GT0_CNT 0x8004</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define B_AX_GT0_CNT_SH 0</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define B_AX_GT0_CNT_MSK 0x1fffffff</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define R_AX_GT1_CTRL 0x8008</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define B_AX_GT1_COUNT_EN BIT(31)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define B_AX_GT1_MODE BIT(30)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define B_AX_GT1_EN BIT(29)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define B_AX_GT1_SORT_EN BIT(28)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define B_AX_GT1_DATA_SH 0</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define B_AX_GT1_DATA_MSK 0xfffffff</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define R_AX_GT1_CNT 0x800C</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define B_AX_GT1_CNT_SH 0</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define B_AX_GT1_CNT_MSK 0x1fffffff</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define R_AX_GT2_CTRL 0x8010</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define B_AX_GT2_COUNT_EN BIT(31)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define B_AX_GT2_MODE BIT(30)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define B_AX_GT2_EN BIT(29)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define B_AX_GT2_SORT_EN BIT(28)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define B_AX_GT2_DATA_SH 0</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define B_AX_GT2_DATA_MSK 0xfffffff</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define R_AX_GT2_CNT 0x8014</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define B_AX_GT2_CNT_SH 0</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define B_AX_GT2_CNT_MSK 0x1fffffff</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define R_AX_GT3_CTRL 0x8018</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define B_AX_GT3_COUNT_EN BIT(31)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define B_AX_GT3_MODE BIT(30)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define B_AX_GT3_EN BIT(29)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define B_AX_GT3_SORT_EN BIT(28)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define B_AX_GT3_DATA_SH 0</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define B_AX_GT3_DATA_MSK 0xfffffff</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define R_AX_GT3_CNT 0x801C</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define B_AX_GT3_CNT_SH 0</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define B_AX_GT3_CNT_MSK 0x1fffffff</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define R_AX_SORT_CTRL 0x8024</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define B_AX_CMAC1_SORT_EN BIT(1)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define B_AX_CMAC0_SORT_EN BIT(0)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define R_AX_PHYREG_SET 0x8040</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define B_AX_PHYREG_SET_SH 0</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define B_AX_PHYREG_SET_MSK 0xf</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define R_AX_FWD0IMR 0x8100</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define B_AX_FS_H2C_INT_EN BIT(8)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define B_AX_FS_HIOE_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define B_AX_FS_SW_PLL_LEAVE_32K_INT_EN BIT(6)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define B_AX_FS_MAILBOX_OUT_EMPTY_INT_EN BIT(5)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define B_AX_FS_LTE_COEX_INT_EN BIT(4)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define B_AX_FS_GT3_INT_EN BIT(3)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define B_AX_FS_GT2_INT_EN BIT(2)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define B_AX_FS_GT1_INT_EN BIT(1)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define B_AX_FS_GT0_INT_EN BIT(0)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define R_AX_FWD0ISR 0x8104</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define B_AX_FS_H2C_INT BIT(8)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define B_AX_FS_HIOE_ERR_INT BIT(7)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define B_AX_FS_SW_PLL_LEAVE_32K_INT BIT(6)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define B_AX_FS_MAILBOX_OUT_EMPTY_INT BIT(5)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define B_AX_FS_LTE_COEX_INT BIT(4)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define B_AX_FS_GT3_INT BIT(3)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define B_AX_FS_GT2_INT BIT(2)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define B_AX_FS_GT1_INT BIT(1)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define B_AX_FS_GT0_INT BIT(0)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define R_AX_HD0IMR 0x8110</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define B_AX_WDT_PTFM_INT_EN BIT(5)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define B_AX_CPWM_INT_EN BIT(2)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define B_AX_GT3_INT_EN BIT(1)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define B_AX_C2H_INT_EN BIT(0)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define R_AX_HD0ISR 0x8114</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define B_AX_WDT_PTFM_INT BIT(5)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define B_AX_CPWM_INT BIT(2)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define B_AX_GT3_INT BIT(1)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define B_AX_C2H_INT BIT(0)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define R_AX_H2CREG_DATA0 0x8140</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D0_SH 0</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D0_MSK 0xffffffffL</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define R_AX_H2CREG_DATA1 0x8144</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D1_SH 0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D1_MSK 0xffffffffL</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define R_AX_H2CREG_DATA2 0x8148</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D2_SH 0</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D2_MSK 0xffffffffL</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define R_AX_H2CREG_DATA3 0x814C</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D3_SH 0</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_D3_MSK 0xffffffffL</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define R_AX_C2HREG_DATA0 0x8150</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D0_SH 0</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D0_MSK 0xffffffffL</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define R_AX_C2HREG_DATA1 0x8154</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D1_SH 0</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D1_MSK 0xffffffffL</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define R_AX_C2HREG_DATA2 0x8158</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D2_SH 0</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D2_MSK 0xffffffffL</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define R_AX_C2HREG_DATA3 0x815C</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D3_SH 0</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_D3_MSK 0xffffffffL</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define R_AX_H2CREG_CTRL 0x8160</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define B_AX_H2CREG_TRIGGER BIT(0)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define R_AX_C2HREG_CTRL 0x8164</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define B_AX_C2HREG_TRIGGER BIT(0)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define R_AX_CPWM 0x8170</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define B_AX_CPWM_TOGGLE BIT(15)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define B_AX_CPWM_VAL_SH 0</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define B_AX_CPWM_VAL_MSK 0x7fff</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// WL_PON</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define R_AX_FWD1IMR 0x8300</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define B_AX_FS_TM_WAKE_INT_EN BIT(16)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define B_AX_FS_BT_MAILBOX_INT_EN BIT(1)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define B_AX_FS_RPWM_INT_EN BIT(0)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define R_AX_FWD1ISR 0x8304</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define B_AX_FS_TM_WAKE_INT BIT(16)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define B_AX_FS_BT_MAILBOX_INT BIT(1)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define B_AX_FS_RPWM_INT BIT(0)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define R_AX_FSMIMR 0x8308</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define B_AX_FSM_RP_END_EVENT_IMR BIT(6)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define B_AX_FSM_RX_BCN_TO_CNT_EVENT_IMR BIT(5)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define B_AX_FSM_RX_MATCH_EVENT_IMR BIT(4)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define B_AX_FSM_HIOE_ERR_EVENT_IMR BIT(3)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define B_AX_FSM_OTHERS_WAKE_EVENT_IMR BIT(2)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMER_TO_EVENT_IMR BIT(1)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define R_AX_FSMISR 0x830C</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define B_AX_FSM_RP_END_EVENT_ISR BIT(6)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define B_AX_FSM_RX_BCN_TO_CNT_EVENT_ISR BIT(5)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define B_AX_FSM_RX_MATCH_EVENT_ISR BIT(4)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define B_AX_FSM_HIOE_ERR_EVENT_ISR BIT(3)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define B_AX_FSM_OTHERS_WAKE_EVENT_ISR BIT(2)</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMER_TO_EVENT_ISR BIT(1)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define R_AX_TM_BKP_RES_CTRL 0x8310</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define B_AX_TM_WAKE_IND BIT(7)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define B_AX_TM_BKP_EN_STS BIT(6)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define B_AX_PRE_CHK_DONE BIT(3)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define B_AX_PRE_CHK_VALID BIT(2)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define B_AX_TM_RES_EN BIT(1)</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define B_AX_TM_BKP_EN_TRIGGER BIT(0)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define R_AX_PRE_CHK_CTRL 0x8314</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define B_AX_PRE_CHK_THD_SH 16</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define B_AX_PRE_CHK_THD_MSK 0xffff</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define B_AX_PRE_WAKE_TIME_SH 0</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define B_AX_PRE_WAKE_TIME_MSK 0xffff</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define R_AX_LPS_WTM_SC 0x8318</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define B_AX_LPS_WTM_SC_SH 0</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define B_AX_LPS_WTM_SC_MSK 0xffffffffL</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define R_AX_LPS_WTM_CNT 0x831C</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define R_AX_TSF_32K_SEL 0x8320</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define B_AX_TSF_CLK_STABLE BIT(17)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define B_AX_CKSL_WLTSF BIT(16)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define B_AX_32K_SRC_SEL BIT(8)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define B_AX_US_TIME_VALUE_SH 0</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define B_AX_US_TIME_VALUE_MSK 0xff</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define R_AX_HIOE_END_ADDR 0x8340</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define B_AX_HIOE_END_ADDR_SH 0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define B_AX_HIOE_END_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define R_AX_HIOE_STR_ADDR 0x8344</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define B_AX_HIOE_STR_ADDR_SH 0</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define B_AX_HIOE_STR_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define R_AX_BKP_HIOE_CTRL 0x8348</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define B_AX_BKP_HIOE_CTRL_SH 0</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define B_AX_BKP_HIOE_CTRL_MSK 0xffffffffL</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define R_AX_RES_HIOE_CTRL 0x834C</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define B_AX_RES_HIOE_CTRL_SH 0</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define B_AX_RES_HIOE_CTRL_MSK 0xffffffffL</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define R_AX_HCI_FUNC_EN 0x8380</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define B_AX_HCI_RXDMA_EN BIT(1)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define B_AX_HCI_TXDMA_EN BIT(0)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define R_AX_OSC_32K_CTRL 0x8394</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define B_AX_LPOSC32K_OK BIT(31)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_DBG_SEL BIT(3)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define B_AX_CAL32K_XTAL_EN BIT(2)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define B_AX_CAL32K_OSC_EN BIT(1)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define B_AX_WL_POW_32KOSC BIT(0)</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define R_AX_32K_CAL_REG0 0x8398</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_REG_WR BIT(31)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define B_AX_CAL_OSC_XTAL_SEL BIT(22)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_REG_ADDR_SH 16</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_REG_ADDR_MSK 0x3f</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_REG_DATA_SH 0</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_REG_DATA_MSK 0xffff</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define R_AX_BOOT_DBG 0x83F0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define B_AX_BOOT_STATUS_SH 16</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define B_AX_BOOT_STATUS_MSK 0xffff</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define B_AX_SECUREBOOT_STATUS_SH 0</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define B_AX_SECUREBOOT_STATUS_MSK 0xffff</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// COMMON</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define R_AX_DMAC_FUNC_EN 0x8400</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define B_AX_DMAC_CRPRT BIT(31)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define B_AX_MAC_FUNC_EN BIT(30)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define B_AX_DMAC_FUNC_EN BIT(29)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define B_AX_MPDU_PROC_EN BIT(28)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define B_AX_WD_RLS_EN BIT(27)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define B_AX_DLE_WDE_EN BIT(26)</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define B_AX_TXPKT_CTRL_EN BIT(25)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define B_AX_STA_SCH_EN BIT(24)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define B_AX_DLE_PLE_EN BIT(23)</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define B_AX_PKT_BUF_EN BIT(22)</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define B_AX_DMAC_TBL_EN BIT(21)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define B_AX_PKT_IN_EN BIT(20)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define B_AX_DLE_CPUIO_EN BIT(19)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_EN BIT(18)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_EN BIT(17)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define B_AX_MAC_SEC_EN BIT(16)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define R_AX_DMAC_CLK_EN 0x8404</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define B_AX_MAC_CKEN BIT(30)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define B_AX_DMAC_CKEN BIT(29)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define B_AX_MPDU_CKEN BIT(28)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define B_AX_WD_RLS_CLK_EN BIT(27)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define B_AX_DLE_WDE_CLK_EN BIT(26)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define B_AX_TXPKT_CTRL_CLK_EN BIT(25)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define B_AX_STA_SCH_CLK_EN BIT(24)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define B_AX_DLE_PLE_CLK_EN BIT(23)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define B_AX_PKT_IN_CLK_EN BIT(20)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define B_AX_DLE_CPUIO_CLK_EN BIT(19)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_CLK_EN BIT(18)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_CLK_EN BIT(17)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define B_AX_MAC_SEC_CLK_EN BIT(16)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define R_AX_LTR_CTRL_0 0x8410</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define B_AX_LTR_SPACE_IDX_SH 12</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define B_AX_LTR_SPACE_IDX_MSK 0x3</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define B_AX_LTR_IDLE_TIMER_IDX_SH 8</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define B_AX_LTR_IDLE_TIMER_IDX_MSK 0x7</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define B_AX_APP_LTR_ACT BIT(5)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define B_AX_APP_LTR_IDLE BIT(4)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define B_AX_LTR_EN BIT(1)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define B_AX_LTR_HW_EN BIT(0)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define R_AX_LTR_CTRL_1 0x8414</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define B_AX_LTR_RX0_TH_SH 16</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define B_AX_LTR_RX0_TH_MSK 0xfff</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define B_AX_LTR_RX1_TH_SH 0</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define B_AX_LTR_RX1_TH_MSK 0xfff</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define R_AX_LTR_IDLE_LATENCY 0x8418</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define B_AX_LTR_IDLE_LTCY_SH 0</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define B_AX_LTR_IDLE_LTCY_MSK 0xffffffffL</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define R_AX_LTR_ACTIVE_LATENCY 0x841C</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define B_AX_LTR_ACT_LTCY_SH 0</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define B_AX_LTR_ACT_LTCY_MSK 0xffffffffL</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define R_AX_DMAC_TABLE_CTRL 0x8420</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define B_AX_HWAMSDU_PADDING_MODE BIT(31)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define B_AX_MACID_MPDU_PROCESSOR_OFFSET_SH 16</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define B_AX_MACID_MPDU_PROCESSOR_OFFSET_MSK 0x7ff</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define B_AX_DMAC_CTRL_INFO_OFFSET_SH 0</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define B_AX_DMAC_CTRL_INFO_OFFSET_MSK 0x7ff</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define R_AX_SER_DBG_INFO 0x8424</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define R_AX_DLE_EMPTY0 0x8430</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_CPUIO BIT(26)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_MPDU_TX BIT(25)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_WLAN_CPU BIT(24)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_H2C BIT(23)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_B1_TXPL BIT(22)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_B0_TXPL BIT(21)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QTA_DMAC_CPUIO BIT(20)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QTA_DMAC_PKTIN BIT(19)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QTA_DMAC_DATA_CPU BIT(18)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QTA_DMAC_WLAN_CPU BIT(17)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QTA_DMAC_HIF BIT(16)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_DMAC_PKTIN BIT(10)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_SEC_TX BIT(9)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_MPDU_TX BIT(8)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_OTHERS BIT(7)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM1 BIT(4)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_CMAC0_WMM0 BIT(3)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_CMAC1_MBH BIT(2)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_CMAC0_MBH BIT(1)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_CMAC0_ALL_AC BIT(0)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define R_AX_DLE_EMPTY1 0x8434</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_WDRLS BIT(20)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_CMAC1_DMA_BBRPT BIT(19)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_CMAC1_DMA_RX BIT(18)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_CMAC0_DMA_RX BIT(17)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QTA_DMAC_C2H BIT(16)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_PLRLS BIT(5)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_CPUIO BIT(4)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_SEC_RX BIT(3)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_MPDU_RX BIT(2)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define B_AX_PLE_EMPTY_QUE_DMAC_HDP BIT(1)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define B_AX_WDE_EMPTY_QUE_DMAC_WDRLS BIT(0)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define R_AX_FWD2IMR 0x8500</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define B_AX_FS_TXPKTIN_INT_EN BIT(5)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define B_AX_FS_WWLAN_INT_EN BIT(4)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define B_AX_FS_PLD_CPU_IO_PORT_Q1_INT_EN BIT(3)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define B_AX_FS_PLD_CPU_IO_PORT_Q0_INT_EN BIT(2)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define B_AX_FS_WD_CPU_IO_PORT_Q1_INT_EN BIT(1)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define B_AX_FS_WD_CPU_IO_PORT_Q0_INT_EN BIT(0)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define R_AX_FWD2ISR 0x8504</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define B_AX_FS_TXPKTIN_INT BIT(5)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define B_AX_FS_WWLAN_INT BIT(4)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define B_AX_FS_PLD_CPU_IO_PORT_Q1_INT BIT(3)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define B_AX_FS_PLD_CPU_IO_PORT_Q0_INT BIT(2)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define B_AX_FS_WD_CPU_IO_PORT_Q1_INT BIT(1)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define B_AX_FS_WD_CPU_IO_PORT_Q0_INT BIT(0)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define R_AX_DMAC_ERR_IMR 0x8520</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define B_AX_DLE_CPUIO_ERR_INT_EN BIT(10)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define B_AX_APB_BRIDGE_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define B_AX_DISPATCH_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define B_AX_PKTIN_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define B_AX_PLE_DLE_ERR_INT_EN BIT(6)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTRL_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define B_AX_WDE_DLE_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define B_AX_STA_SCHEDULER_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define B_AX_MPDU_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define B_AX_WSEC_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define R_AX_DMAC_ERR_ISR 0x8524</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define B_AX_DLE_CPUIO_ERR_FLAG BIT(10)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define B_AX_APB_BRIDGE_ERR_FLAG BIT(9)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define B_AX_DISPATCH_ERR_FLAG BIT(8)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define B_AX_PKTIN_ERR_FLAG BIT(7)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define B_AX_PLE_DLE_ERR_FLAG BIT(6)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTRL_ERR_FLAG BIT(5)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define B_AX_WDE_DLE_ERR_FLAG BIT(4)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define B_AX_STA_SCHEDULER_ERR_FLAG BIT(3)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define B_AX_MPDU_ERR_FLAG BIT(2)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define B_AX_WSEC_ERR_FLAG BIT(1)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_ERR_FLAG BIT(0)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define R_AX_BIST_CTRL 0x8600</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define B_AX_BIST_DYN_READ_EN BIT(14)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define B_AX_BIST_LOOP_MODE BIT(13)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define B_AX_BIST_LVDRF_CLKDIS BIT(12)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_RESUME BIT(3)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_MODE BIT(2)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define B_AX_BIST_MODE BIT(1)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define B_AX_BIST_RSTN_ALL BIT(0)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define R_AX_SYS_CTRL 0x8604</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_FABDBG_SH 30</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_FABDBG_MSK 0x3</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_SIGN BIT(29)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_2PRF BIT(27)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_1PRF BIT(26)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_1PSR BIT(25)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_ROM BIT(24)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_WL_SH 4</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define B_AX_SYM_MEM_RMV_WL_MSK 0xf</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define R_AX_BIST_CTRL_1 0x8610</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define B_AX_BIST_RSTN_N_DMAC_SH 0</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define B_AX_BIST_RSTN_N_DMAC_MSK 0xfffffff</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define R_AX_BIST_CTRL_2 0x8614</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_DMAC_SH 0</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_DMAC_MSK 0xfffffff</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define R_AX_BIST_CTRL_3 0x8618</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_DMAC_SH 0</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_DMAC_MSK 0xfffffff</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define R_AX_BIST_CTRL_4 0x861C</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_DMAC_SH 0</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_DMAC_MSK 0xfffffff</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// Dispatcher</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define R_AX_DISPATCHER_GLOBAL_SETTING_0 0x8800</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define B_AX_PL_PAGE_128B_SEL BIT(9)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define B_AX_WD_PAGE_64B_SEL BIT(8)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define B_AX_CDR_GATTING_DISABLE BIT(3)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define B_AX_CDT_GATTING_DISABLE BIT(2)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define B_AX_HDR_GATTING_DISABLE BIT(1)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define B_AX_HDT_GATTING_DISABLE BIT(0)</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define R_AX_OTHER_DISPATCHER_ERR_ISR 0x8804</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WROQT_UNDERFLOW BIT(29)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WROQT_OVERFLOW BIT(28)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WRFF_UNDERFLOW BIT(27)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WRFF_OVERFLOW BIT(26)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_CMD_UNDERFLOW BIT(25)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_CMD_OVERFLOW BIT(24)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define B_AX_HOST_ADDR_INFO_LEN_ZERO_ERR BIT(17)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define B_AX_CPU_ADDR_INFO_LEN_ZERO_ERR BIT(16)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define B_AX_PLE_OUTPUT_ERR BIT(12)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define B_AX_PLE_RESP_ERR BIT(11)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define B_AX_PLE_BURST_NUM_ERR BIT(10)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define B_AX_PLE_NULL_PKT_ERR BIT(9)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define B_AX_PLE_FLOW_CTRL_ERR BIT(8)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define B_AX_WDE_OUTPUT_ERR BIT(4)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define B_AX_WDE_RESP_ERR BIT(3)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define B_AX_WDE_BURST_NUM_ERR BIT(2)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define B_AX_WDE_NULL_PKT_ERR BIT(1)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define B_AX_WDE_FLOW_CTRL_ERR BIT(0)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define R_AX_HOST_DISPATCHER_ERR_ISR 0x8808</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define B_AX_HDT_RX_WRITE_UNDERFLOW BIT(31)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define B_AX_HDT_RX_WRITE_OVERFLOW BIT(30)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHKSUM_FSM_ERR BIT(29)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define B_AX_HDT_SHIFT_DMA_CFG_ERR BIT(28)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define B_AX_HDT_DMA_PROCESS_ERR BIT(27)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define B_AX_HDT_TOTAL_LEN_ERR BIT(26)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define B_AX_HDT_SHIFT_EN_ERR BIT(25)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define B_AX_HDT_RXAGG_CFG_ERR BIT(24)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define B_AX_HDT_OUTPUT_ERR BIT(21)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define B_AX_HDT_RESP_ERR BIT(20)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define B_AX_HDT_BURST_NUM_ERR BIT(19)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define B_AX_HDT_NULLPKT_ERR BIT(18)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define B_AX_HDT_FLOW_CTRL_ERR BIT(17)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define B_AX_HDT_PLD_CMD_UNDERFLOW BIT(16)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define B_AX_HDT_PLD_CMD_OVERLOW BIT(15)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define B_AX_HDT_TX_WRITE_UNDERFLOW BIT(14)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define B_AX_HDT_TX_WRITE_OVERFLOW BIT(13)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define B_AX_HDT_TCP_CHK_ERR BIT(12)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define B_AX_HDT_TXPKTSIZE_ERR BIT(11)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define B_AX_HDT_PRE_COST_ERR BIT(10)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define B_AX_HDT_WD_CHK_ERR BIT(9)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_DMA_ERR BIT(8)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define B_AX_HDT_OFFSET_UNMATCH BIT(7)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define B_AX_HDT_PAYLOAD_UNDERFLOW BIT(6)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define B_AX_HDT_PAYLOAD_OVERFLOW BIT(5)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define B_AX_HDT_PERMU_UNDERFLOW BIT(4)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define B_AX_HDT_PERMU_OVERFLOW BIT(3)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define B_AX_HDT_PKT_FAIL_DBG BIT(2)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_ID_ERR BIT(1)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_DIFF_ERR BIT(0)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define R_AX_CPU_DISPATCHER_ERR_ISR 0x880C</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define B_AX_CPU_RX_WRITE_UNDERFLOW BIT(31)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define B_AX_CPU_RX_WRITE_OVERFLOW BIT(30)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHKSUM_FSM_ERR BIT(29)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define B_AX_CPU_SHIFT_DMA_CFG_ERR BIT(28)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define B_AX_CPU_DMA_PROCESS_ERR BIT(27)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define B_AX_CPU_TOTAL_LEN_ERR BIT(26)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define B_AX_CPU_SHIFT_EN_ERR BIT(25)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define B_AX_CPU_RXAGG_CFG_ERR BIT(24)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define B_AX_CPU_OUTPUT_ERR BIT(20)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define B_AX_CPU_RESP_ERR BIT(19)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define B_AX_CPU_BURST_NUM_ERR BIT(18)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define B_AX_CPU_NULLPKT_ERR BIT(17)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define B_AX_CPU_FLOW_CTRL_ERR BIT(16)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define B_AX_CPU_F2P_SEQ_ERR BIT(15)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define B_AX_CPU_F2P_QSEL_ERR BIT(14)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define B_AX_CPU_PLD_CMD_UNDERFLOW BIT(13)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define B_AX_CPU_PLD_CMD_OVERLOW BIT(12)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define B_AX_CPU_PRE_COST_ERR BIT(11)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define B_AX_CPU_WD_CHK_ERR BIT(10)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_DMA_ERR BIT(9)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define B_AX_CPU_OFFSET_UNMATCH BIT(8)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_CHKSUM_ERR BIT(7)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_UNDERFLOW BIT(6)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_OVERFLOW BIT(5)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define B_AX_CPU_PERMU_UNDERFLOW BIT(4)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define B_AX_CPU_PERMU_OVERFLOW BIT(3)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_ID_ERR BIT(2)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define B_AX_CPU_PKT_FAIL_DBG BIT(1)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_DIFF_ERR BIT(0)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define R_AX_TX_ADDRESS_INFO_MODE_SETTING 0x8810</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define B_AX_CPU_ADDR_INFO_8B_SEL BIT(8)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define B_AX_HOST_ADDR_INFO_8B_SEL BIT(0)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define R_AX_TX_TCPIP_CHECKSUM_FUNCTION 0x8814</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define B_AX_HDT_TCPIP_CHKSUM_EN BIT(0)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define R_AX_TXAGG_ALIGN_CFG 0x8818</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define B_AX_TXAGG_ALIGN_SIZE_EN BIT(31)</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define B_AX_TXAGG_ALIGN_SIZE_SH 0</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define B_AX_TXAGG_ALIGN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define R_AX_TX_PASTE_TIMESTAMP_SETTING 0x881C</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define B_AX_HDT_TIMESTAMP_EN BIT(0)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define R_AX_CPU_PORT_DEBUG_SETTING 0x8820</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define B_AX_CDT_F2P_CPU_PORT_EN BIT(9)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define B_AX_CDT_AC_CPU_PORT_EN BIT(8)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define B_AX_HDT_AC_CPU_PORT_EN BIT(0)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define R_AX_TX_CHECK_OFFSET_SETTING 0x8824</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define B_AX_CDT_CHK_OFFSET_EN BIT(24)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define B_AX_CDT_CHK_OFFSET_SH 16</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define B_AX_CDT_CHK_OFFSET_MSK 0xff</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHK_OFFSET_EN BIT(8)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHK_OFFSET_SH 0</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHK_OFFSET_MSK 0xff</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define R_AX_TX_QUEUE_CLEAR_SETTING 0x8828</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define B_AX_HDT_TXQUE_CLR_EN BIT(0)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define R_AX_TX_ERROR_STOP_DEBUG_SETTING 0x882C</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define B_AX_CDT_ERROR_STOP BIT(8)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define B_AX_HDT_ERROR_STOP BIT(0)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define R_AX_WD_CHECKSUM_FUNCTION_ENABLE 0x8830</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define B_AX_CDT_WD_CHKSUM_EN BIT(8)</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define B_AX_HDT_WD_CHKSUM_EN BIT(0)</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define R_AX_TX_DTAT_DROP_DEBUG_SETTING 0x8834</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define B_AX_CDT_DATA_DROP_EN BIT(8)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define B_AX_HDT_DATA_DROP_EN BIT(0)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define R_AX_REQUEST_PLE_BUFFER_SETTING 0x8838</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define B_AX_AMSDU_PADDING_SPACE_SH 8</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define B_AX_AMSDU_PADDING_SPACE_MSK 0xff</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define B_AX_RSV_PLD_SPACE_SH 0</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define B_AX_RSV_PLD_SPACE_MSK 0xff</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define R_AX_DMAC_MACID_DROP_0 0x8840</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID31_0_DROP_SH 0</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID31_0_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define R_AX_DMAC_MACID_DROP_1 0x8844</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID63_32_DROP_SH 0</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID63_32_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define R_AX_DMAC_MACID_DROP_2 0x8848</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID95_64_DROP_SH 0</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID95_64_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define R_AX_DMAC_MACID_DROP_3 0x884C</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID127_96_DROP_SH 0</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define B_AX_DMAC_MACID127_96_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define R_AX_HOST_DISPATCHER_ERR_IMR 0x8850</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define B_AX_HDT_RX_WRITE_UNDERFLOW_INT_EN BIT(31)</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define B_AX_HDT_RX_WRITE_OVERFLOW_INT_EN BIT(30)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHKSUM_FSM_ERR_INT_EN BIT(29)</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define B_AX_HDT_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define B_AX_HDT_DMA_PROCESS_ERR_INT_EN BIT(27)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define B_AX_HDT_TOTAL_LEN_ERR_INT_EN BIT(26)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define B_AX_HDT_SHIFT_EN_ERR_INT_EN BIT(25)</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define B_AX_HDT_RXAGG_CFG_ERR_INT_EN BIT(24)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define B_AX_HDT_OUTPUT_ERR_INT_EN BIT(21)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define B_AX_HDT_RES_ERR_INT_EN BIT(20)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define B_AX_HDT_BURST_NUM_ERR_INT_EN BIT(19)</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define B_AX_HDT_NULLPKT_ERR_INT_EN BIT(18)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define B_AX_HDT_FLOW_CTRL_ERR_INT_EN BIT(17)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define B_AX_HDT_PLD_CMD_UNDERFLOW_INT_EN BIT(16)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define B_AX_HDT_PLD_CMD_OVERLOW_INT_EN BIT(15)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define B_AX_HDT_TX_WRITE_UNDERFLOW_INT_EN BIT(14)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define B_AX_HDT_TX_WRITE_OVERFLOW_INT_EN BIT(13)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define B_AX_HDT_TCP_CHK_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define B_AX_HDT_TXPKTSIZE_ERR_INT_EN BIT(11)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define B_AX_HDT_PRE_COST_ERR_INT_EN BIT(10)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define B_AX_HDT_WD_CHK_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_DMA_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define B_AX_HDT_OFFSET_UNMATCH_INT_EN BIT(7)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define B_AX_HDT_PAYLOAD_UNDERFLOW_INT_EN BIT(6)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define B_AX_HDT_PAYLOAD_OVERFLOW_INT_EN BIT(5)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define B_AX_HDT_PERMU_UNDERFLOW_INT_EN BIT(4)</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define B_AX_HDT_PERMU_OVERFLOW_INT_EN BIT(3)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define B_AX_HDT_PKT_FAIL_DBG_INT_EN BIT(2)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_ID_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define B_AX_HDT_CHANNEL_DIFF_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define R_AX_CPU_DISPATCHER_ERR_IMR 0x8854</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define B_AX_CPU_RX_WRITE_UNDERFLOW_INT_EN BIT(31)</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define B_AX_CPU_RX_WRITE_OVERFLOW_INT_EN BIT(30)</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHKSUM_FSM_ERR_INT_EN BIT(29)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define B_AX_CPU_SHIFT_DMA_CFG_ERR_INT_EN BIT(28)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define B_AX_CPU_DMA_PROCESS_ERR_INT_EN BIT(27)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define B_AX_CPU_TOTAL_LEN_ERR_INT_EN BIT(26)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define B_AX_CPU_SHIFT_EN_ERR_INT_EN BIT(25)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define B_AX_CPU_RXAGG_CFG_ERR_INT_EN BIT(24)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define B_AX_CPU_OUTPUT_ERR_INT_EN BIT(20)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define B_AX_CPU_RESP_ERR_INT_EN BIT(19)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define B_AX_CPU_BURST_NUM_ERR_INT_EN BIT(18)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define B_AX_CPU_NULLPKT_ERR_INT_EN BIT(17)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define B_AX_CPU_FLOW_CTRL_ERR_INT_EN BIT(16)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define B_AX_CPU_F2P_SEQ_ERR_INT_EN BIT(15)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define B_AX_CPU_F2P_QSEL_ERR_INT_EN BIT(14)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define B_AX_CPU_PLD_CMD_UNDERFLOW_INT_EN BIT(13)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define B_AX_CPU_PLD_CMD_OVERLOW_INT_EN BIT(12)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define B_AX_CPU_PRE_COST_ERR_INT_EN BIT(11)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define B_AX_CPU_WD_CHK_ERR_INT_EN BIT(10)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_DMA_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define B_AX_CPU_OFFSET_UNMATCH_INT_EN BIT(8)</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_CHKSUM_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_UNDERFLOW_INT_EN BIT(6)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define B_AX_CPU_PAYLOAD_OVERFLOW_INT_EN BIT(5)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define B_AX_CPU_PERMU_UNDERFLOW_INT_EN BIT(4)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define B_AX_CPU_PERMU_OVERFLOW_INT_EN BIT(3)</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_ID_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define B_AX_CPU_PKT_FAIL_DBG_INT_EN BIT(1)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define B_AX_CPU_CHANNEL_DIFF_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define R_AX_OTHER_DISPATCHER_ERR_IMR 0x8858</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WROQT_UNDERFLOW_INT_EN BIT(29)</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WROQT_OVERFLOW_INT_EN BIT(28)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WRFF_UNDERFLOW_INT_EN BIT(27)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_WRFF_OVERFLOW_INT_EN BIT(26)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_CMD_UNDERFLOW_INT_EN BIT(25)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define B_AX_OTHER_STF_CMD_OVERFLOW_INT_EN BIT(24)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define B_AX_HOST_ADDR_INFO_LEN_ZERO_ERR_INT_EN BIT(17)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define B_AX_CPU_ADDR_INFO_LEN_ZERO_ERR_INT_EN BIT(16)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define B_AX_PLE_OUTPUT_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define B_AX_PLE_RESP_ERR_INT_EN BIT(11)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define B_AX_PLE_BURST_NUM_ERR_INT_EN BIT(10)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define B_AX_PLE_NULL_PKT_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define B_AX_PLE_FLOW_CTRL_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define B_AX_WDE_OUTPUT_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define B_AX_WDE_RESP_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define B_AX_WDE_BURST_NUM_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define B_AX_WDE_NULL_PKT_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define B_AX_WDE_FLOW_CTRL_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define R_AX_DISPATCHER_DBG_PORT 0x8860</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_DBG_SEL_SH 8</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_DBG_SEL_MSK 0xf</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_INTN_SEL_SH 4</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_INTN_SEL_MSK 0xf</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_CH_SEL_SH 0</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define B_AX_DISPATCHER_CH_SEL_MSK 0xf</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define R_AX_HDP_DBG_INFO_4 0x8890</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define B_AX_ADDR_INFO_CS_SH 28</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define B_AX_ADDR_INFO_CS_MSK 0xf</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define B_AX_HCI_WP_FF_FULL BIT(27)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define B_AX_AXI_WP_FF_FULL BIT(26)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define B_AX_HFC_CH_FULL_SH 13</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define B_AX_HFC_CH_FULL_MSK 0x1fff</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define B_AX_HFC_CH_REQ_SH 0</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define B_AX_HFC_CH_REQ_MSK 0x1fff</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define R_AX_HDP_DBG_INFO_10 0x88A8</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define B_AX_DMA_ST_HDR_HDP_SH 20</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define B_AX_DMA_ST_HDR_HDP_MSK 0x7</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define B_AX_RX_ST_HDR_HDP_SH 16</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define B_AX_RX_ST_HDR_HDP_MSK 0x7</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define R_AX_RXAGG_0 0x8900</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_EN BIT(31)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_DMA_STORE BIT(30)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SW_EN BIT(29)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SW_TRIG BIT(28)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_PKTNUM_TH_SH 16</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_PKTNUM_TH_MSK 0xff</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_TIMEOUT_TH_SH 8</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_TIMEOUT_TH_MSK 0xff</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_LEN_TH_SH 0</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_LEN_TH_MSK 0xff</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define R_AX_RXAGG_1 0x8904</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SML_PKT_SIZE_SH 8</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SML_PKT_SIZE_MSK 0x7</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SML_PKTNUM_TH_SH 0</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define B_AX_RXAGG_SML_PKTNUM_TH_MSK 0x1f</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_SETTING 0x8908</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define B_AX_PLE_BURST_READ BIT(24)</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define B_AX_REQ_DEPTH_SH 16</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define B_AX_REQ_DEPTH_MSK 0x3</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define B_AX_BULK_TH_OPT BIT(10)</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define B_AX_BURST_CNT_SH 8</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define B_AX_BURST_CNT_MSK 0x3</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define B_AX_BULK_SIZE_SH 0</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define B_AX_BULK_SIZE_MSK 0x3</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define R_AX_FWDL_CHECKSUM 0x890C</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define B_AX_FWDL_CHKSUM_SH 16</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define B_AX_FWDL_CHKSUM_MSK 0xffff</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define B_AX_FWDL_CHKSUM_VALID BIT(2)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define B_AX_FWDL_CHKSUM_RESULT BIT(1)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define B_AX_FWDL_CHKSUM_EN BIT(0)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define R_AX_H2C_SETTING 0x8910</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define B_AX_CDR_REMOVE_H2C_WD BIT(0)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define R_AX_RX_PPDU_STATUS_FW_MODE 0x8914</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define B_AX_HDR_PPDU_ENQ_WLCPU_EN BIT(31)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define B_AX_CDR_PPDU_2_WLCPU_LEN_SH 0</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define B_AX_CDR_PPDU_2_WLCPU_LEN_MSK 0x3fff</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define R_AX_RX_TCPIP_CHECKSUM_FUNCTION 0x8918</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define B_AX_HDR_TCPIP_CHKSUM_EN BIT(0)</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define R_AX_RX_FC_BD_VALID_MASK 0x891C</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define B_AX_CDR_BD_MASK_SH 8</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define B_AX_CDR_BD_MASK_MSK 0x1f</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define B_AX_HDR_BD_MASK_SH 0</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define B_AX_HDR_BD_MASK_MSK 0x3</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define R_AX_RX_FUNCTION_STOP 0x8920</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define B_AX_HDR_RX_STOP BIT(0)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define R_AX_HCI_FC_CTRL 0x8A00</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_CH12_FULL_COND_SH 10</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_CH12_FULL_COND_MSK 0x3</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WP_CH811_FULL_COND_SH 8</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WP_CH811_FULL_COND_MSK 0x3</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WP_CH07_FULL_COND_SH 6</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WP_CH07_FULL_COND_MSK 0x3</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WD_FULL_COND_SH 4</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_WD_FULL_COND_MSK 0x3</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_CH12_EN BIT(3)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_MODE_SH 1</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_MODE_MSK 0x3</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define B_AX_HCI_FC_EN BIT(0)</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define R_AX_CH_PAGE_CTRL 0x8A04</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_CH12_SH 16</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_CH12_MSK 0xff</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_CH011_SH 0</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_CH011_MSK 0xff</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define R_AX_ACH011_INTRPT_STAT 0x8A08</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define B_AX_ACH11_INTRPT_STAT BIT(11)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define B_AX_ACH10_INTRPT_STAT BIT(10)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define B_AX_ACH9_INTRPT_STAT BIT(9)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define B_AX_ACH8_INTRPT_STAT BIT(8)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define B_AX_ACH7_INTRPT_STAT BIT(7)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define B_AX_ACH6_INTRPT_STAT BIT(6)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define B_AX_ACH5_INTRPT_STAT BIT(5)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define B_AX_ACH4_INTRPT_STAT BIT(4)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define B_AX_ACH3_INTRPT_STAT BIT(3)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define B_AX_ACH2_INTRPT_STAT BIT(2)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define B_AX_ACH1_INTRPT_STAT BIT(1)</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define B_AX_ACH0_INTRPT_STAT BIT(0)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define R_AX_HCI_FC_ERR_FLAG 0x8A0C</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define B_AX_PUB_AVAL_PG_OFW BIT(10)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define B_AX_PUB_AVAL_PG_UFW BIT(9)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define B_AX_PUB_USE_PG_OFW BIT(8)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define B_AX_PUB_USE_PG_UFW BIT(7)</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define B_AX_CH011_USE_PG_OFW BIT(6)</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define B_AX_CH011_USE_PG_UFW BIT(5)</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define B_AX_CH011_AVAL_PG_OFW BIT(4)</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define B_AX_CH011_AVAL_PG_UFW BIT(3)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define B_AX_WP_REQ_PG_ERR BIT(2)</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define B_AX_CH12_REQ_PG_ERR BIT(1)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define B_AX_CH011_REQ_PG_ERR BIT(0)</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define R_AX_ACH0_PAGE_CTRL 0x8A10</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define B_AX_ACH0_GRP BIT(31)</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define B_AX_ACH0_MAX_PG_SH 16</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define B_AX_ACH0_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define B_AX_ACH0_MIN_PG_SH 0</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define B_AX_ACH0_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define R_AX_ACH1_PAGE_CTRL 0x8A14</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define B_AX_ACH1_GRP BIT(31)</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define B_AX_ACH1_MAX_PG_SH 16</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define B_AX_ACH1_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define B_AX_ACH1_MIN_PG_SH 0</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define B_AX_ACH1_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define R_AX_ACH2_PAGE_CTRL 0x8A18</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define B_AX_ACH2_GRP BIT(31)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define B_AX_ACH2_MAX_PG_SH 16</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define B_AX_ACH2_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define B_AX_ACH2_MIN_PG_SH 0</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define B_AX_ACH2_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define R_AX_ACH3_PAGE_CTRL 0x8A1C</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define B_AX_ACH3_GRP BIT(31)</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define B_AX_ACH3_MAX_PG_SH 16</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define B_AX_ACH3_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define B_AX_ACH3_MIN_PG_SH 0</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define B_AX_ACH3_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define R_AX_ACH4_PAGE_CTRL 0x8A20</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define B_AX_ACH4_GRP BIT(31)</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define B_AX_ACH4_MAX_PG_SH 16</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define B_AX_ACH4_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define B_AX_ACH4_MIN_PG_SH 0</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define B_AX_ACH4_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define R_AX_ACH5_PAGE_CTRL 0x8A24</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define B_AX_ACH5_GRP BIT(31)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define B_AX_ACH5_MAX_PG_SH 16</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define B_AX_ACH5_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define B_AX_ACH5_MIN_PG_SH 0</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define B_AX_ACH5_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define R_AX_ACH6_PAGE_CTRL 0x8A28</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define B_AX_ACH6_GRP BIT(31)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define B_AX_ACH6_MAX_PG_SH 16</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define B_AX_ACH6_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define B_AX_ACH6_MIN_PG_SH 0</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define B_AX_ACH6_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define R_AX_ACH7_PAGE_CTRL 0x8A2C</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define B_AX_ACH7_GRP BIT(31)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define B_AX_ACH7_MAX_PG_SH 16</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define B_AX_ACH7_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define B_AX_ACH7_MIN_PG_SH 0</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define B_AX_ACH7_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define R_AX_CH8_PAGE_CTRL 0x8A30</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define B_AX_CH8_GRP BIT(31)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define B_AX_CH8_MAX_PG_SH 16</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define B_AX_CH8_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define B_AX_CH8_MIN_PG_SH 0</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define B_AX_CH8_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define R_AX_CH9_PAGE_CTRL 0x8A34</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define B_AX_CH9_GRP BIT(31)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define B_AX_CH9_MAX_PG_SH 16</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define B_AX_CH9_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define B_AX_CH9_MIN_PG_SH 0</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define B_AX_CH9_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define R_AX_CH10_PAGE_CTRL 0x8A38</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define B_AX_CH10_GRP BIT(31)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define B_AX_CH10_MAX_PG_SH 16</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define B_AX_CH10_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define B_AX_CH10_MIN_PG_SH 0</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define B_AX_CH10_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define R_AX_CH11_PAGE_CTRL 0x8A3C</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define B_AX_CH11_GRP BIT(31)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define B_AX_CH11_MAX_PG_SH 16</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define B_AX_CH11_MAX_PG_MSK 0xfff</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define B_AX_CH11_MIN_PG_SH 0</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define B_AX_CH11_MIN_PG_MSK 0xfff</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define R_AX_ACH0_PAGE_INFO 0x8A50</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define B_AX_ACH0_AVAL_PG_SH 16</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define B_AX_ACH0_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define B_AX_ACH0_USE_PG_SH 0</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define B_AX_ACH0_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define R_AX_ACH1_PAGE_INFO 0x8A54</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define B_AX_ACH1_AVAL_PG_SH 16</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define B_AX_ACH1_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define B_AX_ACH1_USE_PG_SH 0</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define B_AX_ACH1_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define R_AX_ACH2_PAGE_INFO 0x8A58</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define B_AX_ACH2_AVAL_PG_SH 16</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define B_AX_ACH2_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define B_AX_ACH2_USE_PG_SH 0</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define B_AX_ACH2_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define R_AX_ACH3_PAGE_INFO 0x8A5C</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define B_AX_ACH3_AVAL_PG_SH 16</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define B_AX_ACH3_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define B_AX_ACH3_USE_PG_SH 0</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define B_AX_ACH3_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define R_AX_ACH4_PAGE_INFO 0x8A60</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define B_AX_ACH4_AVAL_PG_SH 16</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define B_AX_ACH4_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define B_AX_ACH4_USE_PG_SH 0</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define B_AX_ACH4_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define R_AX_ACH5_PAGE_INFO 0x8A64</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define B_AX_ACH5_AVAL_PG_SH 16</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define B_AX_ACH5_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define B_AX_ACH5_USE_PG_SH 0</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define B_AX_ACH5_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define R_AX_ACH6_PAGE_INFO 0x8A68</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define B_AX_ACH6_AVAL_PG_SH 16</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define B_AX_ACH6_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define B_AX_ACH6_USE_PG_SH 0</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define B_AX_ACH6_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define R_AX_ACH7_PAGE_INFO 0x8A6C</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define B_AX_ACH7_AVAL_PG_SH 16</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define B_AX_ACH7_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define B_AX_ACH7_USE_PG_SH 0</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define B_AX_ACH7_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define R_AX_CH8_PAGE_INFO 0x8A70</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define B_AX_CH8_AVAL_PG_SH 16</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define B_AX_CH8_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define B_AX_CH8_USE_PG_SH 0</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define B_AX_CH8_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define R_AX_CH9_PAGE_INFO 0x8A74</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define B_AX_CH9_AVAL_PG_SH 16</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define B_AX_CH9_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define B_AX_CH9_USE_PG_SH 0</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define B_AX_CH9_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define R_AX_CH10_PAGE_INFO 0x8A78</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define B_AX_CH10_AVAL_PG_SH 16</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define B_AX_CH10_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define B_AX_CH10_USE_PG_SH 0</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define B_AX_CH10_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define R_AX_CH11_PAGE_INFO 0x8A7C</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define B_AX_CH11_AVAL_PG_SH 16</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define B_AX_CH11_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define B_AX_CH11_USE_PG_SH 0</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define B_AX_CH11_USE_PG_MSK 0xfff</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define R_AX_CH12_PAGE_INFO 0x8A80</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define B_AX_CH12_AVAL_PG_SH 16</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define B_AX_CH12_AVAL_PG_MSK 0xfff</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define R_AX_PUB_PAGE_INFO3 0x8A8C</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define B_AX_G1_AVAL_PG_SH 16</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define B_AX_G1_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define B_AX_G0_AVAL_PG_SH 0</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define B_AX_G0_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define R_AX_PUB_PAGE_CTRL1 0x8A90</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_G1_SH 16</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_G1_MSK 0x1fff</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_G0_SH 0</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_G0_MSK 0x1fff</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define R_AX_PUB_PAGE_CTRL2 0x8A94</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_ALL_SH 0</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define B_AX_PUBPG_ALL_MSK 0x1fff</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define R_AX_PUB_PAGE_INFO1 0x8A98</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define B_AX_G1_USE_PG_SH 16</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define B_AX_G1_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define B_AX_G0_USE_PG_SH 0</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define B_AX_G0_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define R_AX_PUB_PAGE_INFO2 0x8A9C</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define B_AX_PUB_AVAL_PG_SH 0</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define B_AX_PUB_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define R_AX_WP_PAGE_CTRL1 0x8AA0</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_WP_CH811_SH 16</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_WP_CH811_MSK 0x1ff</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_WP_CH07_SH 0</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define B_AX_PREC_PAGE_WP_CH07_MSK 0x1ff</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define R_AX_WP_PAGE_CTRL2 0x8AA4</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define B_AX_WP_THRD_SH 0</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define B_AX_WP_THRD_MSK 0x1fff</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define R_AX_WP_PAGE_INFO1 0x8AA8</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define B_AX_WP_AVAL_PG_SH 16</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define B_AX_WP_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define R_AX_ACH0_THR 0x8AB0</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define B_AX_ACH0_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define B_AX_ACH0_THR_WP_SH 16</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define B_AX_ACH0_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define B_AX_ACH0_THR_WD_SH 0</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define B_AX_ACH0_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define R_AX_ACH1_THR 0x8AB4</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define B_AX_ACH1_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define B_AX_ACH1_THR_WP_SH 16</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define B_AX_ACH1_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define B_AX_ACH1_THR_WD_SH 0</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define B_AX_ACH1_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define R_AX_ACH2_THR 0x8AB8</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define B_AX_ACH2_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define B_AX_ACH2_THR_WP_SH 16</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define B_AX_ACH2_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define B_AX_ACH2_THR_WD_SH 0</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define B_AX_ACH2_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define R_AX_ACH3_THR 0x8ABC</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define B_AX_ACH3_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define B_AX_ACH3_THR_WP_SH 16</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define B_AX_ACH3_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define B_AX_ACH3_THR_WD_SH 0</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define B_AX_ACH3_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define R_AX_ACH4_THR 0x8AC0</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define B_AX_ACH4_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define B_AX_ACH4_THR_WP_SH 16</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define B_AX_ACH4_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define B_AX_ACH4_THR_WD_SH 0</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define B_AX_ACH4_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define R_AX_ACH5_THR 0x8AC4</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define B_AX_ACH5_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define B_AX_ACH5_THR_WP_SH 16</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define B_AX_ACH5_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define B_AX_ACH5_THR_WD_SH 0</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define B_AX_ACH5_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define R_AX_ACH6_THR 0x8AC8</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define B_AX_ACH6_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define B_AX_ACH6_THR_WP_SH 16</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define B_AX_ACH6_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define B_AX_ACH6_THR_WD_SH 0</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define B_AX_ACH6_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define R_AX_ACH7_THR 0x8ACC</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define B_AX_ACH7_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define B_AX_ACH7_THR_WP_SH 16</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define B_AX_ACH7_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define B_AX_ACH7_THR_WD_SH 0</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define B_AX_ACH7_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define R_AX_CH8_THR 0x8AD0</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define B_AX_CH8_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define B_AX_CH8_THR_WP_SH 16</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define B_AX_CH8_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define B_AX_CH8_THR_WD_SH 0</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define B_AX_CH8_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define R_AX_CH9_THR 0x8AD4</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define B_AX_CH9_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define B_AX_CH9_THR_WP_SH 16</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define B_AX_CH9_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define B_AX_CH9_THR_WD_SH 0</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define B_AX_CH9_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define R_AX_CH10_THR 0x8AD8</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define B_AX_CH10_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define B_AX_CH10_THR_WP_SH 16</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define B_AX_CH10_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define B_AX_CH10_THR_WD_SH 0</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define B_AX_CH10_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define R_AX_CH11_THR 0x8ADC</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define B_AX_CH11_INTRPT_EN BIT(31)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define B_AX_CH11_THR_WP_SH 16</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define B_AX_CH11_THR_WP_MSK 0xfff</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define B_AX_CH11_THR_WD_SH 0</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define B_AX_CH11_THR_WD_MSK 0xfff</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">// WDE_DLE</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define R_AX_WDE_PKTBUF_CFG 0x8C08</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define B_AX_WDE_FREE_PAGE_NUM_SH 16</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define B_AX_WDE_FREE_PAGE_NUM_MSK 0x1fff</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define B_AX_WDE_START_BOUND_SH 8</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define B_AX_WDE_START_BOUND_MSK 0x3f</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define B_AX_WDE_PAGE_SEL_SH 0</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define B_AX_WDE_PAGE_SEL_MSK 0x3</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define R_AX_WDE_ERR_FLAG_CFG 0x8C34</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_FRZTMR_MODE BIT(2)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUEMGN_FRZTMR_MODE BIT(1)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFMGN_FRZTMR_MODE BIT(0)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define R_AX_WDE_ERR_IMR 0x8C38</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_FRZTO_ERR_INT_EN BIT(26)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_NULLPG_ERR_INT_EN BIT(25)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_ARBT_ERR_INT_EN BIT(24)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define B_AX_WDE_NXTPKTLL_AD_ERR_INT_EN BIT(18)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define B_AX_WDE_PREPKTLLT_AD_ERR_INT_EN BIT(17)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define B_AX_WDE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define B_AX_WDE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_SRCQUEID_ERR_INT_EN BIT(14)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_DSTQUEID_ERR_INT_EN BIT(13)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_CMDTYPE_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFMGN_FRZTO_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define B_AX_WDE_GETNPG_PGOFST_ERR_INT_EN BIT(6)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define B_AX_WDE_GETNPG_STRPG_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFRTN_SIZE_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_UNAVAL_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_QTAID_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define R_AX_WDE_ERR_ISR 0x8C3C</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_FRZTO_ERR BIT(26)</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_NULLPG_ERR BIT(25)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define B_AX_WDE_DATCHN_ARBT_ERR BIT(24)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUEMGN_FRZTO_ERR BIT(19)</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define B_AX_WDE_NXTPKTLL_AD_ERR BIT(18)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define B_AX_WDE_PREPKTLLT_AD_ERR BIT(17)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define B_AX_WDE_ENQ_PKTCNT_NVAL_ERR BIT(16)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define B_AX_WDE_ENQ_PKTCNT_OVRF_ERR BIT(15)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_SRCQUEID_ERR BIT(14)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_DSTQUEID_ERR BIT(13)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define B_AX_WDE_QUE_CMDTYPE_ERR BIT(12)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFMGN_FRZTO_ERR BIT(7)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define B_AX_WDE_GETNPG_PGOFST_ERR BIT(6)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define B_AX_WDE_GETNPG_STRPG_ERR BIT(5)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_SRCHTAILPG_ERR BIT(4)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFRTN_SIZE_ERR BIT(3)</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFRTN_INVLD_PKTID_ERR BIT(2)</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_UNAVAL_ERR BIT(1)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUFREQ_QTAID_ERR BIT(0)</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA0_CFG 0x8C40</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q0_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q0_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q0_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q0_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA1_CFG 0x8C44</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q1_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q1_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q1_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q1_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA2_CFG 0x8C48</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q2_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q2_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q2_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q2_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA3_CFG 0x8C4C</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q3_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q3_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q3_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q3_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA4_CFG 0x8C50</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q4_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q4_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q4_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q4_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA5_CFG 0x8C54</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA6_CFG 0x8C58</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA7_CFG 0x8C5C</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA8_CFG 0x8C60</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA9_CFG 0x8C64</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA10_CFG 0x8C68</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA11_CFG 0x8C6C</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA12_CFG 0x8C70</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA13_CFG 0x8C74</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA14_CFG 0x8C78</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define R_AX_WDE_QTA15_CFG 0x8C7C</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define R_AX_WDE_INI_STATUS 0x8D00</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q_MGN_INI_RDY BIT(1)</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define B_AX_WDE_BUF_MGN_INI_RDY BIT(0)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define R_AX_WDE_DBG_FUN_INTF_CTL 0x8D10</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_ACTIVE BIT(31)</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_TRGSEL_SH 16</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_TRGSEL_MSK 0xf</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_ADDR_SH 0</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_ADDR_MSK 0xffff</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define R_AX_WDE_DBG_FUN_INTF_DATA 0x8D14</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_DATA_SH 0</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define B_AX_WDE_DFI_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define R_AX_WDE_DBG_CTL 0x8D18</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG1_SEL_SH 8</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG1_SEL_MSK 0xff</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG0_SEL_SH 0</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG0_SEL_MSK 0xff</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define R_AX_DBG_OUT 0x8D1C</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG1_OUT_SH 16</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG1_OUT_MSK 0xffff</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG0_OUT_SH 0</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define B_AX_WDE_DBG0_OUT_MSK 0xffff</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define R_AX_WDE_Q_STATUS_CFG 0x8D80</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q_STATUS_SEL_SH 0</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q_STATUS_SEL_MSK 0x7</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define R_AX_WDE_Q_STATUS_VAL 0x8D84</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q_STATUS_VAL_SH 0</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define B_AX_WDE_Q_STATUS_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// PLE_DLE</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define R_AX_PLE_PKTBUF_CFG 0x9008</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define B_AX_PLE_FREE_PAGE_NUM_SH 16</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define B_AX_PLE_FREE_PAGE_NUM_MSK 0x1fff</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define B_AX_PLE_START_BOUND_SH 8</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define B_AX_PLE_START_BOUND_MSK 0x3f</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define B_AX_PLE_PAGE_SEL_SH 0</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define B_AX_PLE_PAGE_SEL_MSK 0x3</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define R_AX_PLE_ERR_FLAG_CFG 0x9034</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_FRZTMR_MODE BIT(2)</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUEMGN_FRZTMR_MODE BIT(1)</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFMGN_FRZTMR_MODE BIT(0)</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define R_AX_PLE_ERR_IMR 0x9038</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_FRZTO_ERR_INT_EN BIT(26)</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_NULLPG_ERR_INT_EN BIT(25)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_ARBT_ERR_INT_EN BIT(24)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUEMGN_FRZTO_ERR_INT_EN BIT(19)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define B_AX_PLE_NXTPKTLL_AD_ERR_INT_EN BIT(18)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define B_AX_PLE_PREPKTLLT_AD_ERR_INT_EN BIT(17)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define B_AX_PLE_ENQ_PKTCNT_NVAL_ERR_INT_EN BIT(16)</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define B_AX_PLE_ENQ_PKTCNT_OVRF_ERR_INT_EN BIT(15)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_SRCQUEID_ERR_INT_EN BIT(14)</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_DSTQUEID_ERR_INT_EN BIT(13)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_CMDTYPE_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFMGN_FRZTO_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define B_AX_PLE_GETNPG_PGOFST_ERR_INT_EN BIT(6)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define B_AX_PLE_GETNPG_STRPG_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFRTN_SIZE_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_UNAVAL_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_QTAID_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define R_AX_PLE_ERR_FLAG_ISR 0x903C</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_FRZTO_ERR BIT(26)</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_NULLPG_ERR BIT(25)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define B_AX_PLE_DATCHN_ARBT_ERR BIT(24)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUEMGN_FRZTO_ERR BIT(19)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define B_AX_PLE_NXTPKTLL_AD_ERR BIT(18)</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define B_AX_PLE_PREPKTLLT_AD_ERR BIT(17)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define B_AX_PLE_ENQ_PKTCNT_NVAL_ERR BIT(16)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define B_AX_PLE_ENQ_PKTCNT_OVRF_ERR BIT(15)</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_SRCQUEID_ERR BIT(14)</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_DSTQUEID_ERR BIT(13)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define B_AX_PLE_QUE_CMDTYPE_ERR BIT(12)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFMGN_FRZTO_ERR BIT(7)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define B_AX_PLE_GETNPG_PGOFST_ERR BIT(6)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define B_AX_PLE_GETNPG_STRPG_ERR BIT(5)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_SRCHTAILPG_ERR BIT(4)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFRTN_SIZE_ERR BIT(3)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFRTN_INVLD_PKTID_ERR BIT(2)</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_UNAVAL_ERR BIT(1)</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUFREQ_QTAID_ERR BIT(0)</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA0_CFG 0x9040</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q0_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q0_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q0_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q0_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA1_CFG 0x9044</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q1_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q1_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q1_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q1_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA2_CFG 0x9048</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q2_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q2_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q2_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q2_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA3_CFG 0x904C</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q3_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q3_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q3_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q3_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA4_CFG 0x9050</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q4_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q4_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q4_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q4_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA5_CFG 0x9054</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q5_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q5_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q5_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q5_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA6_CFG 0x9058</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q6_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q6_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q6_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q6_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA7_CFG 0x905C</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q7_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q7_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q7_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q7_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA8_CFG 0x9060</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q8_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q8_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q8_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q8_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA9_CFG 0x9064</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q9_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q9_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q9_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q9_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA10_CFG 0x9068</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q10_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q10_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q10_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q10_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA11_CFG 0x906C</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q11_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q11_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q11_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q11_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA12_CFG 0x9070</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q12_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q12_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q12_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q12_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA13_CFG 0x9074</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q13_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q13_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q13_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q13_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA14_CFG 0x9078</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q14_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q14_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q14_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q14_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define R_AX_PLE_QTA15_CFG 0x907C</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q15_MAX_SIZE_SH 16</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q15_MAX_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q15_MIN_SIZE_SH 0</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q15_MIN_SIZE_MSK 0xfff</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define R_AX_PLE_INI_STATUS 0x9100</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define B_AX_PLE_Q_MGN_INI_RDY BIT(1)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define B_AX_PLE_BUF_MGN_INI_RDY BIT(0)</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define R_AX_PLE_DBG_FUN_INTF_CTL 0x9110</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_ACTIVE BIT(31)</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_TRGSEL_SH 16</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_TRGSEL_MSK 0xf</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_ADDR_SH 0</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_ADDR_MSK 0xffff</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define R_AX_PLE_DBG_FUN_INTF_DATA 0x9114</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_DATA_SH 0</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define B_AX_PLE_DFI_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define R_AX_PLE_DBG_CTL 0x9118</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG1_SEL_SH 8</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG1_SEL_MSK 0xff</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG0_SEL_SH 0</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG0_SEL_MSK 0xff</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define R_AX_PLE_DBG_OUT 0x911C</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG1_OUT_SH 16</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG1_OUT_MSK 0xffff</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG0_OUT_SH 0</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define B_AX_PLE_DBG0_OUT_MSK 0xffff</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">// WDRLS</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define R_AX_WDRLS_CFG 0x9408</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT_BUFREQ_TO_SH 8</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT_BUFREQ_TO_MSK 0xff</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_MODE_SH 0</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_MODE_MSK 0x3</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define R_AX_RLSRPT0_CFG0 0x9410</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_FLTR_MAP_SH 24</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_FLTR_MAP_MSK 0xf</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_PKTTYPE_SH 16</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_PKTTYPE_MSK 0xf</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_PID_SH 8</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_PID_MSK 0x7</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_QID_SH 0</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_QID_MSK 0x3f</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define R_AX_RLSRPT0_CFG1 0x9414</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_TO_SH 16</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_TO_MSK 0xff</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_AGGNUM_SH 0</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT0_AGGNUM_MSK 0xff</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define R_AX_RLSRPT1_CFG0 0x9420</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_FLTR_MAP_SH 24</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_FLTR_MAP_MSK 0xf</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_PKTTYPE_SH 16</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_PKTTYPE_MSK 0xf</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_PID_SH 8</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_PID_MSK 0x7</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_QID_SH 0</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_QID_MSK 0x3f</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define R_AX_RLSRPT1_CFG1 0x9424</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_TO_SH 16</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_TO_MSK 0xff</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_AGGNUM_SH 0</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define B_AX_RLSRPT1_AGGNUM_MSK 0xff</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define R_AX_WDRLS_ERR_IMR 0x9430</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT1_FRZTO_ERR_INT_EN BIT(13)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT1_AGGNUM0_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT0_FRZTO_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT0_AGGNUM0_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_PLEBREQ_PKTID_ISNULL_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_PLEBREQ_TO_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_FRZTO_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_PLPKTID_ISNULL_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_WDPKTID_ISNULL_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define R_AX_WDRLS_ERR_ISR 0x9434</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT1_FRZTO_ERR BIT(13)</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT1_AGGNUM_ERR BIT(12)</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT0_FRZTO_ERR BIT(9)</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_RPT0_AGGNUM0_ERR BIT(8)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_PLEBREQ_PKTID_ISNULL_ERR BIT(5)</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_PLEBREQ_TO_ERR BIT(4)</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_FRZTO_ERR BIT(2)</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_PLPKTID_ISNULL_ERR BIT(1)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define B_AX_WDRLS_CTL_WDPKTID_ISNULL_ERR BIT(0)</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define R_AX_DBG_CTL 0x9438</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">// BBRPT</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define R_AX_COM_CFG 0x9600</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define R_AX_BB_COEX_CFG 0x9604</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define B_AX_DFS_THR_SH 8</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define B_AX_DFS_THR_MSK 0xf</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_COEX_EN BIT(0)</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define R_AX_BBRPT_COM_ERR_IMR_ISR 0x960C</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_COM__NULL_PLPKTID_ERR BIT(16)</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_COM_NULL_PLPKTID_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define R_AX_CH_INFO 0x9620</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_QID_SH 24</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_QID_MSK 0x3f</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_PRTID_SH 20</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_PRTID_MSK 0x7</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_REQ_SH 18</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_REQ_MSK 0x3</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_SEG_SH 16</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_SEG_MSK 0x3</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_INTVL_SH 12</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_INTVL_MSK 0xf</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define B_AX_GET_CH_INFO_TO_SH 9</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define B_AX_GET_CH_INFO_TO_MSK 0x7</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_PHY BIT(8)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_BUF_SH 6</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_BUF_MSK 0x3</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_STOP BIT(5)</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_STOP_REQ BIT(4)</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_ON BIT(3)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_EN BIT(0)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define R_AX_BBRPT_CHINFO_ERR_IMR_ISR 0x962C</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_TO_ERR BIT(23)</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_NULL_ERR BIT(22)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_LEFT2_ERR BIT(21)</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_LEFT1_ERR BIT(20)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_HDRL_ERR BIT(19)</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_BOVF_ERR BIT(18)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_OVF_ERR BIT(17)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_BB_TO_ERR BIT(16)</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_TO_ERR_INT_EN BIT(7)</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_NULL_ERR_INT_EN BIT(6)</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_LEFT2_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_LEFT1_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_HDRL_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_BOVF_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_OVF_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define B_AX_BBPRT_CHIF_BB_TO_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define R_AX_DFS_CFG0 0x9630</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define B_AX_DFS_QID_SH 24</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define B_AX_DFS_QID_MSK 0x3f</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define B_AX_DFS_PRTID_SH 20</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define B_AX_DFS_PRTID_MSK 0x7</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define B_AX_DFS_TIME_TH_SH 10</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define B_AX_DFS_TIME_TH_MSK 0x3</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define B_AX_DFS_NUM_TH_SH 8</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define B_AX_DFS_NUM_TH_MSK 0x3</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define B_AX_DFS_BUF_SH 6</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define B_AX_DFS_BUF_MSK 0x3</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define B_AX_DFS_IN_STOP BIT(5)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define B_AX_STOP_DFS BIT(4)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define B_AX_DFS_RPT_EN BIT(0)</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define R_AX_BBRPT_DFS_ERR_IMR_ISR 0x963C</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_DFS_TO_ERR BIT(16)</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define B_AX_BBRPT_DFS_TO_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define R_AX_LA_CFG 0x9660</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define B_AX_LA_TRIG_TIME_VAL_SH 24</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define B_AX_LA_TRIG_TIME_VAL_MSK 0x7f</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define B_AX_LA_TRIG_TU_SEL_SH 20</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define B_AX_LA_TRIG_TU_SEL_MSK 0xf</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_SEL_SH 16</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_SEL_MSK 0xf</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_BNDY_SH 8</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_BNDY_MSK 0x3f</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define B_AX_LA_TO_VAL_SH 6</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define B_AX_LA_TO_VAL_MSK 0x3</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define B_AX_LA_TO_EN BIT(5)</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define B_AX_LA_RESTART_EN BIT(4)</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define B_AX_LA_TRIG_START BIT(3)</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define B_AX_LA_FEN BIT(0)</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define R_AX_LA_STATUS 0x9664</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define B_AX_LA_SW_FSMST_SH 17</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define B_AX_LA_SW_FSMST_MSK 0x7</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_RNDUP BIT(16)</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_WPTR_SH 0</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define B_AX_LA_BUF_WPTR_MSK 0xFFFF</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define R_AX_LA_ERRFLAG 0x966C</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define B_AX_LA_ISR_DATA_LOSS_ERR BIT(16)</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define B_AX_LA_IMR_DATA_LOSS_ERR BIT(0)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">// CPUIO</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define R_AX_WD_BUF_REQ 0x9800</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_REQ_EXEC BIT(31)</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_REQ_QUOTA_ID_SH 16</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_REQ_QUOTA_ID_MSK 0xff</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_REQ_LEN_SH 0</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_REQ_LEN_MSK 0xffff</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define R_AX_WD_BUF_STATUS 0x9804</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_STAT_DONE BIT(31)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_STAT_PKTID_SH 0</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define B_AX_WD_BUF_STAT_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define R_AX_WD_QUOTA_STATUS 0x9808</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define R_AX_WD_CPUQ_OP_0 0x9810</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_EXEC BIT(31)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_CMD_TYPE_SH 24</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_CMD_TYPE_MSK 0xf</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_MACID_SH 16</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_MACID_MSK 0xff</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_PKTNUM_SH 0</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_PKTNUM_MSK 0xff</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define R_AX_WD_CPUQ_OP_1 0x9814</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_SRC_PID_SH 22</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_SRC_PID_MSK 0x7</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_SRC_QID_SH 16</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_SRC_QID_MSK 0x3f</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_DST_PID_SH 6</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_DST_PID_MSK 0x7</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_DST_QID_SH 0</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_DST_QID_MSK 0x3f</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define R_AX_WD_CPUQ_OP_2 0x9818</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_STRT_PKTID_SH 16</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_STRT_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_END_PKTID_SH 0</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_END_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define R_AX_WD_CPUQ_OP_STATUS 0x981C</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_STAT_DONE BIT(31)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_PKTID_SH 0</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define B_AX_WD_CPUQ_OP_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define R_AX_PL_BUF_REQ 0x9820</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_REQ_EXEC BIT(31)</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_REQ_QUOTA_ID_SH 16</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_REQ_QUOTA_ID_MSK 0xf</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_REQ_LEN_SH 0</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_REQ_LEN_MSK 0xffff</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define R_AX_PL_BUF_STATUS 0x9824</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_STAT_DONE BIT(31)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_STAT_PKTID_SH 0</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define B_AX_PL_BUF_STAT_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define R_AX_PL_QUOTA_STATUS 0x9828</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define R_AX_PL_CPUQ_OP_0 0x9830</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_EXEC BIT(31)</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_CMD_TYPE_SH 24</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_CMD_TYPE_MSK 0xf</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_MACID_SH 16</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_MACID_MSK 0xff</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_PKTNUM_SH 0</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_PKTNUM_MSK 0xff</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define R_AX_PL_CPUQ_OP_1 0x9834</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_SRC_PID_SH 22</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_SRC_PID_MSK 0x7</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_SRC_QID_SH 16</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_SRC_QID_MSK 0x3f</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_DST_PID_SH 6</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_DST_PID_MSK 0x7</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_DST_QID_SH 0</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_DST_QID_MSK 0x3f</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define R_AX_PL_CPUQ_OP_2 0x9838</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_STRT_PKTID_SH 16</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_STRT_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_END_PKTID_SH 0</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_END_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define R_AX_PL_CPUQ_OP_STATUS 0x983C</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_STAT_DONE BIT(31)</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_PKTID_SH 0</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define B_AX_PL_CPUQ_OP_PKTID_MSK 0xfff</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define R_AX_CPUIO_ERR_IMR 0x9840</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define B_AX_PLEQUE_OP_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define B_AX_PLEBUF_OP_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define B_AX_WDEQUE_OP_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define B_AX_WDEBUF_OP_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define R_AX_CPUIO_ERR_ISR 0x9844</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define B_AX_PLEQUE_OP_ERR BIT(12)</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define B_AX_PLEBUF_OP_ERR BIT(8)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define B_AX_ERR_WDEQUE_OP_ERR BIT(4)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define B_AX_ERR_WDEBUF_OP_ERR BIT(0)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define R_AX_SEC_ERR_IMR_ISR 0x991C</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define B_AX_SEC_TRX_TIMEOUT_INT_EN BIT(3)</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define B_AX_SEC_RX_TIMEOUT_ISR BIT(2)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define B_AX_SEC_TX_TIMEOUT_ISR BIT(1)</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment">// PKTIN</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define R_AX_PKTIN_SETTING 0x9A00</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define B_AX_WD_ADDR_INFO_LENGTH BIT(1)</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define B_AX_PKTIN_CLK_GATING_DIS BIT(0)</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define R_AX_HWAMSDU_CTRL 0x9A04</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define B_AX_MAX_AMSDU_NUM_SH 3</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define B_AX_MAX_AMSDU_NUM_MSK 0x3</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define B_AX_SINGLE_AMSDU BIT(2)</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define B_AX_HWAMSDU_EN BIT(0)</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define R_AX_HWAMSDU_STATUS 0x9A08</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define B_AX_AMSDU_PKT_SIZE_ERR BIT(31)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define B_AX_AMSDU_EN_ERR BIT(30)</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define B_AX_AMSDU_ADDR_INFO_ERR BIT(29)</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define R_AX_HW_SEQ_0_1 0x9A0C</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ1_SH 16</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ1_MSK 0xfff</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ0_SH 0</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ0_MSK 0xfff</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define R_AX_HW_SEQ_2_3 0x9A10</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ3_SH 16</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ3_MSK 0xfff</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ2_SH 0</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define B_AX_HW_SEQ2_MSK 0xfff</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define R_AX_TXPKTIN_CTRL 0x9A14</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define B_AX_C1P4_TXPKTIN_STS BIT(25)</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define B_AX_C1P3_TXPKTIN_STS BIT(24)</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define B_AX_C1P2_TXPKTIN_STS BIT(23)</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define B_AX_C1P1_TXPKTIN_STS BIT(22)</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">#define B_AX_C1P0_TXPKTIN_STS BIT(21)</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define B_AX_C0P4_TXPKTIN_STS BIT(20)</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define B_AX_C0P3_TXPKTIN_STS BIT(19)</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define B_AX_C0P2_TXPKTIN_STS BIT(18)</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define B_AX_C0P1_TXPKTIN_STS BIT(17)</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define B_AX_C0P0_TXPKTIN_STS BIT(16)</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define B_AX_TXPKTIN_CTRL_EN BIT(15)</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#define B_AX_C1P4_TXPKTIN_EN BIT(9)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define B_AX_C1P3_TXPKTIN_EN BIT(8)</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define B_AX_C1P2_TXPKTIN_EN BIT(7)</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define B_AX_C1P1_TXPKTIN_EN BIT(6)</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define B_AX_C1P0_TXPKTIN_EN BIT(5)</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#define B_AX_C0P4_TXPKTIN_EN BIT(4)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define B_AX_C0P3_TXPKTIN_EN BIT(3)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define B_AX_C0P2_TXPKTIN_EN BIT(2)</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define B_AX_C0P1_TXPKTIN_EN BIT(1)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define B_AX_C0P0_TXPKTIN_EN BIT(0)</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define R_AX_TXPKTIN_DBG_SEL 0x9A18</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define B_AX_TXPKTIN_DBG_SEL_SH 0</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">#define B_AX_TXPKTIN_DBG_SEL_MSK 0xf</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define R_AX_PKTIN_ERR_IMR 0x9A20</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define B_AX_PKTIN_GETPKTID_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define R_AX_PKTIN_ERR_ISR 0x9A24</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define B_AX_PKTIN_GETPKTID_ERR_ISR BIT(0)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">// MPDU_Processor_1</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define R_AX_HDR_SHCUT_SETTING 0x9B00</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define B_AX_MAC_MPDU_PROC_EN BIT(2)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define B_AX_SHCUT_LLC_WR_LOCK BIT(1)</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define B_AX_SHCUT_PARSE_DASA BIT(0)</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_ETH_TYPE0 0x9B04</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE1_SH 16</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE1_MSK 0xffff</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE0_SH 0</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE0_MSK 0xffff</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_ETH_TYPE1 0x9B08</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE2_SH 0</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_TYPE2_MSK 0xffff</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_OUI0 0x9B0C</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ENABLE_OUI0 BIT(24)</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI0_SH 0</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI0_MSK 0xffffff</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_OUI1 0x9B10</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ENABLE_OUI1 BIT(24)</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI1_SH 0</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI1_MSK 0xffffff</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_OUI2 0x9B14</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ENABLE_OUI2 BIT(24)</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI2_SH 0</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI2_MSK 0xffffff</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define R_AX_SHCUT_LLC_OUI3 0x9B18</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ENABLE_OUI3 BIT(24)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI3_SH 0</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define B_AX_SHUT_ETH_OUI3_MSK 0xffffff</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define R_AX_TX_PTK_CNT 0x9BEC</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define B_AX_TX_PTKOUT_CNT_SH 16</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define B_AX_TX_PTKOUT_CNT_MSK 0xffff</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define B_AX_TX_PKTIN_CNT_SH 0</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define B_AX_TX_PKTIN_CNT_MSK 0xffff</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define R_AX_MPDU_TX_ERR_ISR 0x9BF0</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define B_AX_TX_HDR3_SIZE_ERR BIT(5)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define B_AX_TX_OFFSET_ERR BIT(4)</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define B_AX_TX_MPDU_SIZE_ZERO_ERR BIT(3)</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define B_AX_TX_NXT_ERRPKTID_ERR BIT(2)</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define B_AX_TX_GET_ERRPKTID_ERR BIT(1)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define R_AX_MPDU_TX_ERR_IMR 0x9BF4</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define B_AX_TX_HDR3_SIZE_ERR_INT_EN BIT(5)</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define B_AX_TX_OFFSET_ERR_INT_EN BIT(4)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define B_AX_TX_MPDU_SIZE_ZERO_INT_EN BIT(3)</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define B_AX_TX_NXT_ERRPKTID_INT_EN BIT(2)</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define B_AX_TX_GET_ERRPKTID_INT_EN BIT(1)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define R_AX_MPDU_TX_DBG 0x9BFC</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define B_AX_MPDU_TX_DBGEN BIT(8)</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define B_AX_MPDU_TX_DLAST BIT(0)</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">// MPDU_Processor_2</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define R_AX_MPDU_PROC 0x9C00</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define B_AX_A_ICV_ERR BIT(1)</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define B_AX_APPEND_FCS BIT(0)</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD0 0x9C04</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define B_AX_FWD_VHT_CBFM_SH 24</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define B_AX_FWD_VHT_CBFM_MSK 0x3</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define B_AX_FWD_HT_CBFM_SH 22</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define B_AX_FWD_HT_CBFM_MSK 0x3</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define B_AX_FWD_CSI_SH 20</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define B_AX_FWD_CSI_MSK 0x3</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define B_AX_FWD_OP_MODE_SH 18</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define B_AX_FWD_OP_MODE_MSK 0x3</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define B_AX_FWD_GID_MGNT_SH 16</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define B_AX_FWD_GID_MGNT_MSK 0x3</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define B_AX_FWD_NCW_SH 14</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define B_AX_FWD_NCW_MSK 0x3</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define B_AX_FWD_DELBA_SH 12</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define B_AX_FWD_DELBA_MSK 0x3</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDBA_RES_SH 10</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDBA_RES_MSK 0x3</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDBA_REQ_SH 8</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDBA_REQ_MSK 0x3</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define B_AX_FWD_DELTS_SH 6</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define B_AX_FWD_DELTS_MSK 0x3</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDTS_RES_SH 4</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDTS_RES_MSK 0x3</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDTS_REQ_SH 2</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define B_AX_FWD_ADDTS_REQ_MSK 0x3</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define B_AX_FWD_CSA_SH 0</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define B_AX_FWD_CSA_MSK 0x3</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD1 0x9C08</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL3_SH 6</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL3_MSK 0x3</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL2_SH 4</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL2_MSK 0x3</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL1_SH 2</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL1_MSK 0x3</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL0_SH 0</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CTRL0_MSK 0x3</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD_CTRL0 0x9C0C</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN0_SH 8</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN0_MSK 0xff</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT0_SH 0</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT0_MSK 0xff</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD_CTRL1 0x9C0E</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN1_SH 8</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN1_MSK 0xff</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT1_SH 0</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT1_MSK 0xff</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD_CTRL2 0x9C10</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN2_SH 8</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN2_MSK 0xff</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT2_SH 0</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT2_MSK 0xff</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define R_AX_ACTION_FWD_CTRL3 0x9C12</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN3_SH 8</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_ACTN3_MSK 0xff</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT3_SH 0</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define B_AX_FWD_ACTN_CAT3_MSK 0xff</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define R_AX_TF_FWD 0x9C14</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF15_SH 30</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF15_MSK 0x3</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF14_SH 28</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF14_MSK 0x3</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF13_SH 26</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF13_MSK 0x3</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF12_SH 24</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF12_MSK 0x3</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF11_SH 22</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF11_MSK 0x3</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF10_SH 20</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF10_MSK 0x3</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF9_SH 18</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF9_MSK 0x3</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF8_SH 16</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF8_MSK 0x3</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF7_SH 14</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF7_MSK 0x3</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF6_SH 12</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF6_MSK 0x3</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF5_SH 10</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF5_MSK 0x3</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF4_SH 8</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF4_MSK 0x3</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF3_SH 6</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF3_MSK 0x3</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF2_SH 4</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF2_MSK 0x3</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF1_SH 2</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF1_MSK 0x3</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF0_SH 0</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define B_AX_FWD_TF0_MSK 0x3</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define R_AX_HW_RPT_FWD 0x9C18</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_PLD_REL_WCPU_SH 16</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_PLD_REL_WCPU_MSK 0x3</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define B_AX_FWD_DFS_RPT_SH 14</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define B_AX_FWD_DFS_RPT_MSK 0x3</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_PLD_REL_HOST_SH 12</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_PLD_REL_HOST_MSK 0x3</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_RPT_SH 10</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define B_AX_FWD_TX_RPT_MSK 0x3</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define B_AX_FWD_SS2FW_RPT_SH 8</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define B_AX_FWD_SS2FW_RPT_MSK 0x3</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define B_AX_FWD_F2P_TX_CMD_RPT_SH 6</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define B_AX_FWD_F2P_TX_CMD_RPT_MSK 0x3</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define B_AX_FWD_BB_SCOPE_MODE_SH 4</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define B_AX_FWD_BB_SCOPE_MODE_MSK 0x3</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define B_AX_FWD_CH_INFO_SH 2</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define B_AX_FWD_CH_INFO_MSK 0x3</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define B_AX_FWD_PPDU_STAT_SH 0</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define B_AX_FWD_PPDU_STAT_MSK 0x3</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define R_AX_PLD_CAM_CTRL 0x9C1C</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_EN BIT(7)</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_ACC BIT(4)</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_RANGE_SH 0</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_RANGE_MSK 0xf</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define R_AX_PLD_CAM_ACCESS 0x9C20</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_POLL BIT(31)</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_RW BIT(30)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_CLR BIT(29)</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_OFFSET_SH 0</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_OFFSET_MSK 0xffff</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define R_AX_PLD_CAM_RDATA 0x9C24</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_RDATA_SH 0</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define B_AX_PLD_CAM_RDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define R_AX_PLD_CAM_WDATA 0x9C28</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define B_PLD_CAM_WDATA_SH 0</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define B_PLD_CAM_WDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define R_AX_CUT_AMSDU_CTRL 0x9C40</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define B_AX_BIT_EN_CUT_AMSDU BIT(30)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define B_AX_BIT_CUT_AMSDU_CHKLEN_EN BIT(24)</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define B_AX_BIT_CUT_AMSDU_CHKLEN_L_TH_SH 16</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define B_AX_BIT_CUT_AMSDU_CHKLEN_L_TH_MSK 0xff</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define B_AX_BIT_CUT_AMSDU_CHKLEN_H_TH_SH 0</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define B_AX_BIT_CUT_AMSDU_CHKLEN_H_TH_MSK 0xffff</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define R_AX_CUT_AMSDU_CTRL_2 0x9C44</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define B_AX_MSDU_DROP_SEQUENCE_NUMBER_SH 20</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define B_AX_MSDU_DROP_SEQUENCE_NUMBER_MSK 0xfff</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define B_AX_MSDU_DROP BIT(19)</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define B_AX_EXTRA_SHIFT_SH 17</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define B_AX_EXTRA_SHIFT_MSK 0x3</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define R_AX_REG_ERROR_MON 0x9C48</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define B_AX_BIT_MACRX_ERR_5 BIT(21)</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define R_AX_WOW_CTRL 0x9C50</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define B_AX_WOW_HCI BIT(5)</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define B_AX_WOW_DROP BIT(2)</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define B_AX_WOW_WOWEN BIT(1)</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define B_AX_WOW_FORCE_WAKEUP BIT(0)</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define R_AX_MPDU_RX_PKTCNT 0x9CE8</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define B_AX_RX_PKTOUT_CNT_SH 16</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define B_AX_RX_PKTOUT_CNT_MSK 0xffff</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define B_AX_RX_PKTIN_CNT_SH 0</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define B_AX_RX_PKTIN_CNT_MSK 0xffff</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define R_AX_MPDU_DROP_PKTCNT 0x9CEC</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define B_AX_DROP_PKTCNT_SH 0</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define B_AX_DROP_PKTCNT_MSK 0xffff</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define R_AX_MPDU_RX_ERR_ISR 0x9CF0</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define B_AX_RPT_ERR_ISR BIT(3)</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define B_AX_MHDRLEN_ERR_ISR BIT(1)</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define B_AX_GETPKTID_ERR_ISR BIT(0)</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define R_AX_MPDU_RX_ERR_IMR 0x9CF4</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define B_AX_RPT_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define B_AX_MHDRLEN_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define B_AX_GETPKTID_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define R_AX_MPDU_RX_DBG 0x9CF8</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define B_AX_MPDU_RX_CKEN_DIS BIT(15)</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define B_AX_MPDU_RX_DBG_EN BIT(8)</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define B_AX_MPDU_RX_D_LAST_EN BIT(0)</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">// SEC_ENG</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define R_AX_SEC_ENG_CTRL 0x9D00</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define B_AX_SEC_ENG_EN BIT(31)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define B_AX_CCMP_SPP_MIC BIT(30)</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define B_AX_CCMP_SPP_CTR BIT(29)</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_ACC BIT(28)</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_CLK BIT(15)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define B_AX_SEC_ENG_CLK BIT(14)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define B_AX_RX_ICV_ERR BIT(13)</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define B_AX_TX_PARTIAL_MODE BIT(11)</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define B_AX_CLK_EN_CGCMP BIT(10)</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define B_AX_CLK_EN_WAPI BIT(9)</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define B_AX_CLK_EN_WEP_TKIP BIT(8)</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define B_AX_BMC_MGNT_DEC BIT(5)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define B_AX_UC_MGNT_DEC BIT(4)</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define B_AX_MC_DEC BIT(3)</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define B_AX_BC_DEC BIT(2)</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define B_AX_SEC_RX_DEC BIT(1)</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define B_AX_SEC_TX_ENC BIT(0)</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define R_AX_SEC_MPDU_PROC 0x9D04</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define B_AX_APPEND_ICV BIT(1)</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define B_AX_APPEND_MIC BIT(0)</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define R_AX_SEC_CAM_ACCESS 0x9D10</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_POLL BIT(15)</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_RW BIT(14)</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_ACC_FAIL BIT(13)</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_OFFSET_SH 0</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_OFFSET_MSK 0x3ff</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define R_AX_SEC_CAM_RDATA 0x9D14</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_RDATA_SH 0</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_RDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define R_AX_SEC_CAM_WDATA 0x9D18</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_WDATA_SH 0</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define B_AX_SEC_CAM_WDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define R_AX_SEC_DEBUG 0x9D1C</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define B_AX_NON_SEC_SH 30</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define B_AX_NON_SEC_MSK 0x3</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define B_AX_TX_AMSDU_WAPI_SH 28</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define B_AX_TX_AMSDU_WAPI_MSK 0x3</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define B_AX__TX_AMSDU_RC4_SH 26</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define B_AX__TX_AMSDU_RC4_MSK 0x3</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define B_AX__TX_AMSDU__CCMP_GCMP_SH 24</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define B_AX__TX_AMSDU__CCMP_GCMP_MSK 0x3</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define B_AX_TX_WAPI_SH 22</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define B_AX_TX_WAPI_MSK 0x3</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define B_AX_TX_RC4_SH 20</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define B_AX_TX_RC4_MSK 0x3</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define B_AX_TX_CCMP_GCMP_SH 18</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define B_AX_TX_CCMP_GCMP_MSK 0x3</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define B_AX_RX_WAPI_SH 16</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define B_AX_RX_WAPI_MSK 0x3</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define B_AX_RX_RC4_SH 14</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define B_AX_RX_RC4_MSK 0x3</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define B_AX_RX_CCMP_GCMP_SH 12</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define B_AX_RX_CCMP_GCMP_MSK 0x3</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define B_AX_RX_PARSER_FSM_SH 8</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define B_AX_RX_PARSER_FSM_MSK 0xf</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define B_AX_TX_PARSER_FSM_SH 4</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define B_AX_TX_PARSER_FSM_MSK 0xf</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define B_AX_IMR_ERROR BIT(3)</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define B_AX_RX_HANG_ERROR BIT(2)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define B_AX_TX_HANG_ERROR BIT(1)</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define B_AX_BYPASS_PKT BIT(0)</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define R_AX_SEC_TX_DEBUG 0x9D20</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define B_AX_TX_HANG BIT(22)</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define B_AX_TX_ENC_CLOCK_SH 6</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define B_AX_TX_ENC_CLOCK_MSK 0xffff</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define B_AX_TX_SEC_TYPE_SH 2</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define B_AX_TX_SEC_TYPE_MSK 0xf</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define B_AX_TX_EXKEY_ERROR BIT(1)</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define B_AX_TX_ENCRYPT BIT(0)</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define R_AX_SEC_RX_DEBUG 0x9D24</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define B_AX_RX_HANG BIT(31)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define B_AX_RX_ENC_CLOCK_SH 15</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define B_AX_RX_ENC_CLOCK_MSK 0xffff</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define B_AX_RX_SEC_TYPE_SH 11</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define B_AX_RX_SEC_TYPE_MSK 0xf</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define B_AX_RX_MIC_ERROR BIT(10)</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define B_AX_RX_ICV_ERROR BIT(9)</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define B_AX_RX_EXKEY_INDEX_SH 1</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define B_AX_RX_EXKEY_INDEX_MSK 0x7f</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define B_AX_RX_ENCRYPT BIT(0)</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define R_AX_SEC_TRX_PKT_CNT 0x9D28</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define B_AX_TX_PKT_CLR BIT(31)</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#define B_AX_TX_PKT_CNT_SH 16</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define B_AX_TX_PKT_CNT_MSK 0x7fff</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define B_AX_RX_PKT_CLR BIT(15)</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#define B_AX_RX_PKT_CNT_SH 0</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define B_AX_RX_PKT_CNT_MSK 0x7fff</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">#define R_AX_SEC_TRX_BLK_CNT 0x9D2C</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define B_AX_TX_BLK_CNT_SH 16</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define B_AX_TX_BLK_CNT_MSK 0xffff</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define B_AX_RX_BLK_CNT_SH 0</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define B_AX_RX_BLK_CNT_MSK 0xffff</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">// STA scheduler</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define R_AX_SS_DBG_0 0x9E00</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define B_AX_SS_PARAM_STAT_SH 24</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define B_AX_SS_PARAM_STAT_MSK 0x7f</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define B_AX_SS_PC_STAT_SH 16</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define B_AX_SS_PC_STAT_MSK 0x3f</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define B_AX_SS_SA_STAT_SH 8</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define B_AX_SS_SA_STAT_MSK 0x3f</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define B_AX_SS_SS_INIT_DONE_0 BIT(7)</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define B_AX_SS_LM_STAT_SH 0</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define B_AX_SS_LM_STAT_MSK 0x7f</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define R_AX_SS_DBG_1 0x9E04</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define B_AX_SS_DEL_STAT_SH 28</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define B_AX_SS_DEL_STAT_MSK 0x3</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define B_AX_SS_ADD_STAT_SH 24</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define B_AX_SS_ADD_STAT_MSK 0x3</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define B_AX_SS_ULRU_STAT_SH 16</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define B_AX_SS_ULRU_STAT_MSK 0xf</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define B_AX_SS_DLTX_STAT_SH 8</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define B_AX_SS_DLTX_STAT_MSK 0x1f</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define B_AX_SS_LEN_STAT_SH 0</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define B_AX_SS_LEN_STAT_MSK 0x7f</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define R_AX_SS_DBG_2 0x9E08</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define B_AX_SS_PLEA_STAT_SH 24</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define B_AX_SS_PLEA_STAT_MSK 0xf</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define B_AX_SS_WDEA_STAT_SH 16</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define B_AX_SS_WDEA_STAT_MSK 0xf</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define B_AX_SS_RPTA_STAT_SH 8</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define B_AX_SS_RPTA_STAT_MSK 0x3f</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define B_AX_SS_FWTX_STAT_SH 0</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define B_AX_SS_FWTX_STAT_MSK 0x1f</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define R_AX_SS_DBG_3 0x9E0C</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define B_AX_SS_CLK_GATE_DIS_SH 30</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define B_AX_SS_CLK_GATE_DIS_MSK 0x3</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define B_AX_SS_HW_ADD_LEN_OVF BIT(26)</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define B_AX_SS_SW_DECR_LEN_UDN BIT(25)</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define B_AX_SS_HW_DECR_LEN_UDN BIT(24)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define B_AX_SS_ATM_ERR BIT(18)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define B_AX_SS_DEL_STA_ERR BIT(17)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define B_AX_SS_ADD_STA_ERR BIT(16)</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define B_AX_SS_LEN_INIT_DONE BIT(10)</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define B_AX_SS_PARAM_INIT_DONE BIT(9)</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_INIT_DONE BIT(8)</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define B_AX_SS_MOD_DBG_SEL_SH 4</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define B_AX_SS_MOD_DBG_SEL_MSK 0x3</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define B_AX_SS_TOP_DBG_SEL_SH 0</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define B_AX_SS_TOP_DBG_SEL_MSK 0xf</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define R_AX_SS_CTRL 0x9E10</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define B_AX_SS_INIT_DONE_1 BIT(31)</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define B_AX_SS_HW_STA_DIS BIT(30)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define B_AX_SS_WARM_INIT_FLG BIT(29)</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define B_AX_SS_NONEMPTY_SS2FINFO_EN BIT(28)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define B_AX_SS_DELAY_TX_BAND_SEL_SH 24</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define B_AX_SS_DELAY_TX_BAND_SEL_MSK 0x3</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_3_SH 22</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_3_MSK 0x3</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_2_SH 20</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_2_MSK 0x3</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_1_SH 18</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_1_MSK 0x3</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_0_SH 16</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SEL_0_MSK 0x3</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define B_AX_SS_HW_LEN_EN BIT(2)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define B_AX_SS_HW_PARAM_EN BIT(1)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define B_AX_SS_EN BIT(0)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define R_AX_SS_DL_QUOTA_CTRL 0x9E14</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define B_AX_SS_QUOTA_MODE_3 BIT(31)</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define B_AX_SS_QUOTA_MODE_2 BIT(30)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define B_AX_SS_QUOTA_MODE_1 BIT(29)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define B_AX_SS_QUOTA_MODE_0 BIT(28)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define B_AX_SS_DL_QUOTA_LOWER_LIMIT_SH 8</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define B_AX_SS_DL_QUOTA_LOWER_LIMIT_MSK 0xff</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define B_AX_SS_DL_QUOTA_INIT_SH 0</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define B_AX_SS_DL_QUOTA_INIT_MSK 0xf</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define R_AX_SS_UL_QUOTA_CTRL 0x9E18</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define B_AX_SS_QUOTA_MODE_UL BIT(31)</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_QUOTA_LOWER_LIMIT_SH 8</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_QUOTA_LOWER_LIMIT_MSK 0xff</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_QUOTA_INIT_SH 0</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_QUOTA_INIT_MSK 0xf</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define R_AX_SS_BSR_CTRL 0x9E1C</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define B_AX_SS_BSR_THR_1_SH 16</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define B_AX_SS_BSR_THR_1_MSK 0x3fff</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define B_AX_SS_BSR_THR_0_SH 0</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define B_AX_SS_BSR_THR_0_MSK 0x3fff</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define R_AX_SS_DL_RPT_CRTL 0x9E20</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define B_AX_SS_TXOP_MODE_3 BIT(30)</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define B_AX_SS_TXOP_MODE_2 BIT(22)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define B_AX_SS_TXOP_MODE_1 BIT(14)</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_1_SH 11</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_1_MSK 0x7</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_1_SH 8</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_1_MSK 0x7</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define B_AX_SS_TXOP_MODE_0 BIT(6)</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_0_SH 3</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_0_MSK 0x7</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_0_SH 0</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_0_MSK 0x7</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define R_AX_SS_UL_RPT_CRTL 0x9E24</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_UL_SH 16</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_UL_MSK 0x3</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_WMM_SH 8</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_WMM_MSK 0x3</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_UL_SH 3</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_SU_NUM_UL_MSK 0x7</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_UL_SH 0</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_SU_NUM_UL_MSK 0x7</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define R_AX_SS_SEARCH_TO 0x9E28</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define B_AX_SS_SEARCH_TO_SH 0</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define B_AX_SS_SEARCH_TO_MSK 0xff</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define R_AX_SS_SEARCH_LVL 0x9E2C</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define B_AX_SS_NEG_CNT_SH 16</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define B_AX_SS_NEG_CNT_MSK 0xff</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define B_AX_SS_NEG_LVL_SH 0</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define B_AX_SS_NEG_LVL_MSK 0xff</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define R_AX_SS_SRAM_DATA 0x9E30</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define B_AX_SS_SRAM_DATA_SH 0</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define B_AX_SS_SRAM_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define R_AX_SS_SRAM_W_EN 0x9E34</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define B_AX_SS_SRAM_W_EN_SH 0</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define B_AX_SS_SRAM_W_EN_MSK 0xffffffffL</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define R_AX_SS_SRAM_CTRL_0 0x9E38</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define B_AX_SS_RW BIT(23)</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define B_AX_SS_CMD_SH 20</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define B_AX_SS_CMD_MSK 0x7</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define B_AX_SS_OFFSET_SH 8</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define B_AX_SS_OFFSET_MSK 0x3</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define B_AX_SS_PARAM_SEL_SH 0</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define B_AX_SS_PARAM_SEL_MSK 0xff</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define R_AX_SS_LINK_INFO 0x9E3C</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define B_AX_SS_STATUS_SH 29</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define B_AX_SS_STATUS_MSK 0x3</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define B_AX_SS_UL BIT(28)</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_SH 26</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define B_AX_SS_WMM_MSK 0x3</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define B_AX_SS_AC_SH 24</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define B_AX_SS_AC_MSK 0x3</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_LEN_SH 16</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_LEN_MSK 0xff</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_TAIL_SH 8</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_TAIL_MSK 0xff</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_HEAD_SH 0</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define B_AX_SS_LINK_HEAD_MSK 0xff</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define R_AX_SS_LINK_ADD 0x9E40</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define B_AX_SS_UL BIT(28)</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_2_SH 16</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_2_MSK 0xff</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_1_SH 8</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_1_MSK 0xff</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_0_SH 0</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID_0_MSK 0xff</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define R_AX_SS_LINK_DEL 0x9E44</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define B_AX_SS_UL BIT(28)</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define R_AX_SS_LINK_SEARCH 0x9E48</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">#define B_AX_SS_UL BIT(28)</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_GROUP_SH 20</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_GROUP_MSK 0xf</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define B_AX_SS_MODE_SEL_SH 16</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define B_AX_SS_MODE_SEL_MSK 0x3</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define R_AX_SS_SRAM_CTRL_1 0x9E4C</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define B_AX_SS_OWN BIT(31)</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define B_AX_SS_CMD_SEL_SH 26</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define B_AX_SS_CMD_SEL_MSK 0x1f</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define B_AX_SS_VALUE_SH 8</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define B_AX_SS_VALUE_MSK 0xffff</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define R_AX_SS2FINFO_PATH 0x9E50</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define B_AX_SS_UL_REL BIT(31)</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define B_AX_SS_REL_QUEUE_SH 24</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define B_AX_SS_REL_QUEUE_MSK 0x3f</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define B_AX_SS_REL_PORT_SH 16</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define B_AX_SS_REL_PORT_MSK 0x7</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define B_AX_SS_DEST_QUEUE_SH 8</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define B_AX_SS_DEST_QUEUE_MSK 0x3f</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define B_AX_SS_DEST_PORT_SH 0</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define B_AX_SS_DEST_PORT_MSK 0x7</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define R_AX_WMM_LINK_EMPTY 0x9E54</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define B_AX_WMM3_VO_LINK_EMPTY BIT(15)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define B_AX_WMM3_VI_LINK_EMPTY BIT(14)</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define B_AX_WMM3_BK_LINK_EMPTY BIT(13)</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define B_AX_WMM3_BE_LINK_EMPTY BIT(12)</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define B_AX_WMM2_VO_LINK_EMPTY BIT(11)</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define B_AX_WMM2_VI_LINK_EMPTY BIT(10)</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define B_AX_WMM2_BK_LINK_EMPTY BIT(9)</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define B_AX_WMM2_BE_LINK_EMPTY BIT(8)</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define B_AX_WMM1_VO_LINK_EMPTY BIT(7)</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define B_AX_WMM1_VI_LINK_EMPTY BIT(6)</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define B_AX_WMM1_BK_LINK_EMPTY BIT(5)</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define B_AX_WMM1_BE_LINK_EMPTY BIT(4)</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define B_AX_WMM0_VO_LINK_EMPTY BIT(3)</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define B_AX_WMM0_VI_LINK_EMPTY BIT(2)</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define B_AX_WMM0_BK_LINK_EMPTY BIT(1)</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define B_AX_WMM0_BE_LINK_EMPTY BIT(0)</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define R_AX_SS_DELAYTX_TO 0x9E60</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_TO_1_SH 24</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_TO_1_MSK 0xff</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_TO_1_SH 16</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_TO_1_MSK 0xff</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_TO_0_SH 8</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_TO_0_MSK 0xff</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_TO_0_SH 0</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_TO_0_MSK 0xff</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define R_AX_SS_DELAYTX_LEN_THR 0x9E70</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_LEN_THR_1_SH 24</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_LEN_THR_1_MSK 0xff</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_LEN_THR_1_SH 16</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_LEN_THR_1_MSK 0xff</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_LEN_THR_0_SH 8</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define B_AX_SS_BEBK_LEN_THR_0_MSK 0xff</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_LEN_THR_0_SH 0</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define B_AX_SS_VOVI_LEN_THR_0_MSK 0xff</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_CTRL 0x9E80</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define B_AX_SS_MU_OPT BIT(2)</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_THR_SH 0</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_THR_MSK 0x3</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_0 0x9E84</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define B_AX_SS_MU_MACID_SH 11</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define B_AX_SS_MU_MACID_MSK 0x7f</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_0_SH 8</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_0_MSK 0x3</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_1_SH 6</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_1_MSK 0x3</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_2_SH 4</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_2_MSK 0x3</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_3_SH 2</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_3_MSK 0x3</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_4_SH 0</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define B_AX_SS_SCORE_4_MSK 0x3</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_1 0x9E88</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_2 0x9E8C</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_3 0x9E90</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_4 0x9E94</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define R_AX_SS_MU_TBL_5 0x9E98</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define B_AX_SS_TBL_VLD BIT(10)</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define R_AX_SS_DL_MU_RPT_CRTL 0x9E9C</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_MU_NUM_1_SH 12</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_MU_NUM_1_MSK 0xf</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_MU_NUM_1_SH 8</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_MU_NUM_1_MSK 0xf</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_MU_NUM_0_SH 4</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_MU_NUM_0_MSK 0xf</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_MU_NUM_0_SH 0</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_MU_NUM_0_MSK 0xf</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define R_AX_SS_RU_CTRL 0x9EA0</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define B_AX_SS_GROUP_VLD_SH 16</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define B_AX_SS_GROUP_VLD_MSK 0xffff</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define B_AX_SS_RU_SEARCH_MODE_SH 0</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define B_AX_SS_RU_SEARCH_MODE_MSK 0xf</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define R_AX_SS_DL_RU_RPT_CRTL 0x9EA4</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_RU_NUM_1_SH 12</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_RU_NUM_1_MSK 0xf</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_1_SH 8</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_1_MSK 0xf</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_RU_NUM_0_SH 4</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define B_AX_SS_TWT_MAX_RU_NUM_0_MSK 0xf</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_0_SH 0</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define B_AX_SS_MAX_RU_NUM_0_MSK 0xf</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define R_AX_SS_MACID_PAUSE_0 0x9EB0</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID31_0_PAUSE_SH 0</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID31_0_PAUSE_MSK 0xffffffffL</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define R_AX_SS_MACID_PAUSE_1 0x9EB4</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID63_32_PAUSE_SH 0</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID63_32_PAUSE_MSK 0xffffffffL</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define R_AX_SS_MACID_PAUSE_2 0x9EB8</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID95_64_PAUSE_SH 0</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID95_64_PAUSE_MSK 0xffffffffL</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define R_AX_SS_MACID_PAUSE_3 0x9EBC</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID127_96_PAUSE_SH 0</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define B_AX_SS_MACID127_96_PAUSE_MSK 0xffffffffL</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define R_AX_STA_SCHEDULER_ERR_IMR 0x9EF0</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define B_AX_PLE_B_PKTID_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define B_AX_RPT_HANG_TIMEOUT_INT_EN BIT(1)</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define B_AX_SEARCH_HANG_TIMEOUT_INT_EN BIT(0)</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define R_AX_STA_SCHEDULER_ERR_ISR 0x9EF4</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define B_AX_PLE_B_PKTID_ERR_ISR BIT(2)</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define B_AX_RPT_HANG_TIMEOUT_ISR BIT(1)</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define B_AX_SEARCH_HANG_TIMEOUT_ISR BIT(0)</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">// Tx Packet Controller</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define R_AX_B0_CFG 0x9F10</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define B_AX_B0_ATCPAR_REFTU_VAL_SH 8</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define B_AX_B0_ATCPAR_REFTU_VAL_MSK 0xff</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define B_AX_B0_ATCTMR_REFTU_CYC_SH 4</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define B_AX_B0_ATCTMR_REFTU_CYC_MSK 0x7</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define B_AX_B0_DIS_ACGC BIT(0)</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define R_AX_B0_CTL 0x9F14</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define B_AX_B0_CMDPSR_CTLST_REQPS BIT(7)</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define B_AX_CMDPSR_CTLST_NXTST_SH 0</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define B_AX_CMDPSR_CTLST_NXTST_MSK 0x1f</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define R_AX_TXPKTCTL_ERR_IMR_ISR 0x9F1C</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR BIT(25)</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR BIT(24)</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR BIT(19)</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR BIT(18)</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR BIT(17)</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR BIT(16)</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define B_AX_B1_ATCPAR_REFTU_VAL_SH 8</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define B_AX_B1_ATCPAR_REFTU_VAL_MSK 0xff</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define B_AX_B1_ATCTMR_REFTU_CYC_SH 4</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define B_AX_B1_ATCTMR_REFTU_CYC_MSK 0x7</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define B_AX_B1_DIS_ACGC BIT(0)</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define B_AX_B1_CMDPSR_CTLST_REQPS BIT(7)</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define B_AX_B1_CMDPSR_CTLST_NXTST_SH 0</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define B_AX_B1_CMDPSR_CTLST_NXTST_MSK 0x1f</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define R_AX_TXPKTCTL_ERR_IMR_ISR_B1 0x9F2C</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR BIT(25)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR BIT(24)</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR BIT(19)</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR BIT(18)</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR BIT(17)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR BIT(16)</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_FRZTO_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_CMDPSR_CMDTYPE_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RLSBMPLEN_ERR_INT_EN BIT(3)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_RDNRLSCMD_ERR_INT_EN BIT(2)</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_NOINIT_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define B_AX_TXPKTCTL_USRCTL_REINIT_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define R_AX_DBG_FUN_INTF_CTL 0x9F30</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define B_AX_DFI_ACTIVE BIT(31)</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define B_AX_DFI_TRGSEL_SH 16</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define B_AX_DFI_TRGSEL_MSK 0xf</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define B_AX_DFI_ADDR_SH 0</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define B_AX_DFI_ADDR_MSK 0xffff</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define R_AX_DBG_FUN_INTF_DATA 0x9F34</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define B_AX_DFI_DATA_SH 0</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define B_AX_DFI_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define R_AX_DBG_CTL_TXPKT 0x9F38</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define B_AX_TPC_DBG1_SEL_SH 16</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define B_AX_TPC_DBG1_SEL_MSK 0xffff</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define B_AX_TPC_DBG0_SEL_SH 0</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define B_AX_TPC_DBG0_SEL_MSK 0xffff</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define R_AX_TPC_DBG_OUT 0x9F3C</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define B_AX_DBG1_OUT_SH 16</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define B_AX_DBG1_OUT_MSK 0xffff</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define B_AX_DBG0_OUT_SH 0</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define B_AX_DBG0_OUT_MSK 0xffff</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">// WL_AX_Reg_AON.xls</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">// AON</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define R_AX_SYS_ISO_CTRL 0x0000</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define B_AX_PWC_EV2EF_SH 14</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define B_AX_PWC_EV2EF_MSK 0x3</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define B_AX_PA33V_EN BIT(13)</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define B_AX_PA12V_EN BIT(12)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define B_AX_UA33V_EN BIT(11)</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define B_AX_UA12V_EN BIT(10)</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define B_AX_ISO_RFDIO BIT(9)</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define B_AX_ISO_EB2CORE BIT(8)</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define B_AX_ISO_DIOE BIT(7)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define B_AX_ISO_WLPON2PP BIT(6)</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define B_AX_ISO_IP2MAC_WA2PP BIT(5)</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define B_AX_ISO_PD2CORE BIT(4)</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define B_AX_ISO_PA2PCIE BIT(3)</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define B_AX_ISO_UD2CORE BIT(2)</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define B_AX_ISO_UA2USB BIT(1)</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define B_AX_ISO_WD2PP BIT(0)</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define R_AX_SYS_FUNC_EN 0x0002</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define B_AX_FEN_MREGEN BIT(15)</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define B_AX_FEN_HWPDN BIT(14)</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define B_AX_FEN_ELDR BIT(12)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define B_AX_FEN_DCORE BIT(11)</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define B_AX_FEN_CPUEN BIT(10)</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define B_AX_FEN_DIOE BIT(9)</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define B_AX_FEN_PCIED BIT(8)</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define B_AX_FEN_PPLL BIT(7)</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define B_AX_FEN_PCIEA BIT(6)</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define B_AX_FEN_USBD BIT(4)</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define B_AX_FEN_UPLL BIT(3)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define B_AX_FEN_USBA BIT(2)</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define B_AX_FEN_BB_GLB_RSTN BIT(1)</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define B_AX_FEN_BBRSTB BIT(0)</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define R_AX_SYS_PW_CTRL 0x0004</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define B_AX_SOP_ASWRM BIT(31)</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define B_AX_SOP_EASWR BIT(30)</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define B_AX_SOP_PWMM_DSWR BIT(29)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define B_AX_SOP_EDSWR BIT(28)</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define B_AX_SOP_ACKF BIT(27)</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define B_AX_SOP_ERCK BIT(26)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define B_AX_SOP_ANA_CLK_DIVISION_2 BIT(25)</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define B_AX_SOP_EXTL BIT(24)</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define B_AX_ROP_SWPR BIT(21)</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define B_AX_DIS_HW_LPLDM BIT(20)</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define B_AX_RDY_SYSPWR BIT(17)</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define B_AX_EN_WLON BIT(16)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define B_AX_APDM_HPDN BIT(15)</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define B_AX_PSUS_OFF_CAPC_EN BIT(14)</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define B_AX_AFSM_PCIE_SUS_EN BIT(12)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define B_AX_AFSM_WLSUS_EN BIT(11)</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define B_AX_APFM_SWLPS BIT(10)</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define B_AX_APFM_OFFMAC BIT(9)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define B_AX_APFN_ONMAC BIT(8)</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define B_AX_CHIP_PDN_EN BIT(7)</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define B_AX_RDY_MACDIS BIT(6)</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define B_AX_SW_AFE_MODE BIT(4)</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define B_AX_PFM_WOWL BIT(3)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define B_AX_WL_HCI_ALD BIT(1)</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define B_AX_EFUSE_LDALL BIT(0)</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define R_AX_SYS_CLK_CTRL 0x0008</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define B_AX_CPU_IDMEM_CLK_EN BIT(15)</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define B_AX_CPU_CLK_EN BIT(14)</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define B_AX_SYMR_AX_CLK_EN BIT(13)</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define B_AX_MAC_CLK_EN BIT(11)</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define B_AX_EXT_32K_EN BIT(8)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define B_AX_WL_CLK_TEST BIT(7)</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define B_AX_LOADER_CLK_EN BIT(5)</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define B_AX_ANA_CLK_DIVISION_2 BIT(1)</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define B_AX_CNTD16V_EN BIT(0)</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define R_AX_SYS_EEPROM_CTRL 0x000A</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define B_AX_AUTOLOAD_SUS BIT(5)</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define R_AX_SYS_SWR_CTRL1 0x0010</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define B_AX_SYM_CTRL_SPSANA_PWMFREQ BIT(11)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define B_AX_SYM_CTRL_SPS_PWMFREQ BIT(10)</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define B_AX_HW_AUTO_CTRL_EXT_SWR BIT(9)</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define B_AX_USE_INTERNAL_SWR_AND_LDO BIT(8)</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define B_AX_MAC_ID_EN BIT(7)</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define B_AX_OPTION_DIS_XTAL_BG BIT(2)</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define R_AX_ANAPARSW_POW_MAC 0x0014</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define B_AX_POW_LDO15 BIT(2)</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define B_AX_POW_SW_SPSANA BIT(1)</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define B_AX_POW_LDO14_SPSANA BIT(0)</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define R_AX_ANAPARLDO_POW_MAC 0x0015</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define B_AX_R_PD12_N_LDO BIT(5)</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define B_AX_POW_SW_SPSDIG BIT(1)</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define B_AX_POW_LDO14_SPSDIG BIT(0)</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_POW_MAC 0x0016</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define B_AX_POW_PC_LDO_PORT1 BIT(3)</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define B_AX_POW_PC_LDO_PORT0 BIT(2)</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define B_AX_POW_PLL_V1 BIT(1)</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define B_AX_POW_POWER_CUT_POW_LDO BIT(0)</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_POW_XTAL 0x0017</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define B_AX_POW_XTAL BIT(1)</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define B_AX_POW_BG BIT(0)</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define R_AX_RSV_CTRL 0x001C</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define B_AX_HR_AX_DBG BIT(23)</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define B_AX_R_EN_HRST_PWRON BIT(8)</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define B_AX_LOCK_ALL_EN BIT(7)</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_PRST BIT(6)</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_1C_B6 BIT(5)</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_40 BIT(4)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_08 BIT(3)</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_04 BIT(2)</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_00 BIT(1)</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define B_AX_WLOCK_ALL BIT(0)</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define R_AX_RF_CTRL 0x001F</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define B_AX_S0_RFC_WO_0 BIT(7)</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define B_AX_S0_RFC_WT_0 BIT(6)</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define B_AX_S0_RFC_RSTB BIT(1)</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define R_AX_AFE_LDO_CTRL 0x0020</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPOFF_P4_PC_EN BIT(28)</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPOFF_P3_PC_EN BIT(27)</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPOFF_P2_PC_EN BIT(26)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPOFF_P1_PC_EN BIT(25)</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPOFF_PC_EN BIT(24)</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define B_AX_AON_OFF_PC_EN BIT(23)</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPON_P3_PC_EN BIT(21)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPON_P2_PC_EN BIT(20)</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPON_P1_PC_EN BIT(19)</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLPON_PC_EN BIT(18)</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_DIS_WPHYBBOFF_PC BIT(10)</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF1_P4_PC_EN BIT(9)</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF1_P3_PC_EN BIT(8)</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF1_P2_PC_EN BIT(7)</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF1_P1_PC_EN BIT(6)</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF_P4_PC_EN BIT(4)</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF_P3_PC_EN BIT(3)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF_P2_PC_EN BIT(2)</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF_P1_PC_EN BIT(1)</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLBBOFF_PC_EN BIT(0)</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define R_AX_AFE_CTRL1 0x0024</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_CLK_SEL_SH 22</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_CLK_SEL_MSK 0x3</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define B_AX_PLL_DIV_SEL BIT(20)</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define B_AX_DMEM3_PC_EN BIT(15)</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define B_AX_DMEM2_PC_EN BIT(14)</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define B_AX_DMEM1_PC_EN BIT(13)</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define B_AX_IMEM4_PC_EN BIT(12)</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define B_AX_IMEM3_PC_EN BIT(11)</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define B_AX_IMEM2_PC_EN BIT(10)</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define B_AX_IMEM1_PC_EN BIT(9)</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define B_AX_IMEM0_PC_EN BIT(8)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLCMAC1_P4_PC_EN BIT(4)</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLCMAC1_P3_PC_EN BIT(3)</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLCMAC1_P2_PC_EN BIT(2)</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLCMAC1_P1_PC_EN BIT(1)</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_WLCMAC1_PC_EN BIT(0)</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define R_AX_SYS_OCP_CTRL 0x0028</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define B_AX_SPS_OCP_DIS BIT(31)</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define B_AX_SPS_OCP_TH_SH 16</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define B_AX_SPS_OCP_TH_MSK 0x7fff</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define B_AX_OCP_WINDOW_SH 0</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define B_AX_OCP_WINDOW_MSK 0xffff</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define R_AX_SYSANA_OCP_CTRL 0x002C</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define B_AX_SPSANA_OCP_DIS BIT(31)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define B_AX_SPSANA_OCP_TH_SH 16</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define B_AX_SPSANA_OCP_TH_MSK 0x7fff</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define B_AX_OCPANA_WINDOW_SH 0</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define B_AX_OCPANA_WINDOW_MSK 0xffff</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define R_AX_EFUSE_CTRL 0x0030</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define B_AX_EF_MODE_SEL_SH 30</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define B_AX_EF_MODE_SEL_MSK 0x3</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define B_AX_EF_RDY BIT(29)</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define B_AX_EF_COMP_RESULT BIT(28)</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define B_AX_EF_ADDR_SH 16</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define B_AX_EF_ADDR_MSK 0x7ff</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define B_AX_EF_DATA_SH 0</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define B_AX_EF_DATA_MSK 0xffff</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define R_AX_EFUSE_TEST 0x0034</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define B_AX_EF_CRES_SEL BIT(31)</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_SADR_SH 19</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_SADR_MSK 0x7ff</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_EADR_SH 8</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_EADR_MSK 0x7ff</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_TRPT BIT(7)</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_FTHR_SH 0</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_FTHR_MSK 0x7f</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define R_AX_EFUSE_CTRL_1 0x0038</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define B_AX_EF_PGPD_SH 28</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define B_AX_EF_PGPD_MSK 0x7</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define B_AX_EF_RDT BIT(27)</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define B_AX_EF_VDDQST_SH 24</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define B_AX_EF_VDDQST_MSK 0x7</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define B_AX_EF_PGTS_SH 20</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define B_AX_EF_PGTS_MSK 0xf</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define B_AX_EF_PD_DIS BIT(11)</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define B_AX_EF_POR BIT(10)</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define B_AX_EF_CELL_SEL_SH 8</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define B_AX_EF_CELL_SEL_MSK 0x3</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define R_AX_GPIO_MUXCFG 0x0040</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define B_AX_BOOT_MODE BIT(19)</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define B_AX_WL_EECS_EXT_32K_SEL BIT(18)</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define B_AX_WL_SEC_BONDING_OPT_STS BIT(17)</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define B_AX_SECSIC_SEL BIT(16)</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define B_AX_ENHTP BIT(14)</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define B_AX_BT_AOD_GPIO3 BIT(13)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define B_AX_ENSIC BIT(12)</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define B_AX_SIC_SWRST BIT(11)</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define B_AX_PO_WIFI_PTA_PINS BIT(10)</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define B_AX_PO_BT_PTA_PINS BIT(9)</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define B_AX_ENUARTTX BIT(8)</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define B_AX_BTMODE_SH 6</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define B_AX_BTMODE_MSK 0x3</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define B_AX_ENBT BIT(5)</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define B_AX_EROM_EN BIT(4)</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define B_AX_ENUARTRX BIT(2)</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define B_AX_GPIOSEL_SH 0</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define B_AX_GPIOSEL_MSK 0x3</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define R_AX_GPIO_PIN_CTRL 0x0044</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define B_AX_GPIO_MOD_7_TO_0_SH 24</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define B_AX_GPIO_MOD_7_TO_0_MSK 0xff</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IO_SEL_7_TO_0_SH 16</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IO_SEL_7_TO_0_MSK 0xff</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define B_AX_GPIO_OUT_7_TO_0_SH 8</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define B_AX_GPIO_OUT_7_TO_0_MSK 0xff</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IN_7_TO_0_SH 0</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IN_7_TO_0_MSK 0xff</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define R_AX_GPIO_INTM 0x0048</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define B_AX_EXTWOL_SEL BIT(17)</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define B_AX_EXTWOL_EN BIT(16)</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define B_AX_GPIOF_INT_MD BIT(15)</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define B_AX_GPIOE_INT_MD BIT(14)</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define B_AX_GPIOD_INT_MD BIT(13)</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define B_AX_GPIOC_INT_MD BIT(12)</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define B_AX_GPIOB_INT_MD BIT(11)</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define B_AX_GPIOA_INT_MD BIT(10)</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define B_AX_GPIO9_INT_MD BIT(9)</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define B_AX_GPIO8_INT_MD BIT(8)</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define B_AX_GPIO7_INT_MD BIT(7)</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define B_AX_GPIO6_INT_MD BIT(6)</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define B_AX_GPIO5_INT_MD BIT(5)</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define B_AX_GPIO4_INT_MD BIT(4)</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define B_AX_GPIO3_INT_MD BIT(3)</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define B_AX_GPIO2_INT_MD BIT(2)</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define B_AX_GPIO1_INT_MD BIT(1)</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define B_AX_GPIO0_INT_MD BIT(0)</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define R_AX_LED_CFG 0x004C</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define B_AX_MAILBOX_1WIRE_GPIO_CFG BIT(31)</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define B_AX_BT_RF_GPIO_CFG BIT(30)</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define B_AX_BT_SDIO_INT_GPIO_CFG BIT(29)</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define B_AX_MAILBOX_3WIRE_GPIO_CFG BIT(28)</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define B_AX_GPIO13_14_WL_CTRL_EN BIT(22)</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define B_AX_LED2DIS BIT(21)</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define B_AX_LED2PL BIT(20)</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define B_AX_LED2SV BIT(19)</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define B_AX_LED2CM_SH 16</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define B_AX_LED2CM_MSK 0x7</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define B_AX_LED0LED1_RD_ONLY_SH 13</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define B_AX_LED0LED1_RD_ONLY_MSK 0x3</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define R_AX_PWR_OPTION_CTRL 0x0050</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define B_AX_DIS_LPS_WT_PDNSUS BIT(24)</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define B_AX_SYSON_DBG_PAD_E2 BIT(11)</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define B_AX_SYSON_LED_PAD_E2 BIT(10)</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define B_AX_SYSON_GPEE_PAD_E2 BIT(9)</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define B_AX_SYSON_PCI_PAD_E2 BIT(8)</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define B_AX_SYSON_WLPC_IDX_SH 6</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define B_AX_SYSON_WLPC_IDX_MSK 0x3</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define B_AX_SYSON_SPS0WWV_WT_SH 4</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define B_AX_SYSON_SPS0WWV_WT_MSK 0x3</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define B_AX_SYSON_SPS0LDO_WT_SH 2</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define B_AX_SYSON_SPS0LDO_WT_MSK 0x3</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define B_AX_SYSON_RCLK_SCALE_SH 0</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define B_AX_SYSON_RCLK_SCALE_MSK 0x3</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define R_AX_CAL_TIMER 0x0054</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define B_AX_UART_TX_SEL_SH 30</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define B_AX_UART_TX_SEL_MSK 0x3</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define B_AX_UART_RX_SEL BIT(29)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define B_AX_CAL_SCAL_SH 0</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define B_AX_CAL_SCAL_MSK 0xffff</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define R_AX_DBG_CTRL 0x0058</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL1_4BIT_SH 30</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL1_4BIT_MSK 0x3</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL1_16BIT BIT(27)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL1_SH 16</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL1_MSK 0xff</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL0_4BIT_SH 14</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL0_4BIT_MSK 0x3</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL0_16BIT BIT(11)</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL0_SH 0</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL0_MSK 0xff</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define R_AX_PWR_CUT_CTRL 0x005C</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define B_AX_WLBBPC1_WT_SH 24</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define B_AX_WLBBPC1_WT_MSK 0xff</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define B_AX_WLBBPC0_WT_SH 16</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define B_AX_WLBBPC0_WT_MSK 0xff</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define B_AX_WLMACPC1_WT_SH 12</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define B_AX_WLMACPC1_WT_MSK 0xf</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define B_AX_WLMACPC0_WT_SH 8</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define B_AX_WLMACPC0_WT_MSK 0xf</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define B_AX_WLPONPC1_WT_SH 4</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define B_AX_WLPONPC1_WT_MSK 0xf</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define B_AX_WLPONPC0_WT_SH 0</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define B_AX_WLPONPC0_WT_MSK 0xf</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define R_AX_GPIO_EXT_CTRL 0x0060</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define B_AX_GPIO_MOD_15_TO_8_SH 24</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define B_AX_GPIO_MOD_15_TO_8_MSK 0xff</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IO_SEL_15_TO_8_SH 16</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IO_SEL_15_TO_8_MSK 0xff</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define B_AX_GPIO_OUT_15_TO_8_SH 8</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define B_AX_GPIO_OUT_15_TO_8_MSK 0xff</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IN_15_TO_8_SH 0</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IN_15_TO_8_MSK 0xff</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define R_AX_PAD_CTRL1 0x0064</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define B_AX_BT_BQB_GPIO_SEL BIT(27)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPG3_FEN BIT(26)</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPG2_FEN BIT(25)</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define B_AX_BTGP_JTAG_EN BIT(24)</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CLK_EXTARNAL_EN BIT(23)</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define B_AX_BTGP_UART0_EN BIT(22)</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define B_AX_BTGP_UART1_EN BIT(21)</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define B_AX_BTGP_SPI_EN BIT(20)</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPIO_E2 BIT(19)</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPIO_EN BIT(18)</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPIO_SL_SH 16</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define B_AX_BTGP_GPIO_SL_MSK 0x3</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define B_AX_WL_JTAG_EN BIT(15)</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define B_AX_PAD_SDIO_SR BIT(14)</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define B_AX_GPIO14_OUTPUT_PL BIT(13)</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define B_AX_HOST_WAKE_PAD_PULL_EN BIT(12)</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define B_AX_HOST_WAKE_PAD_SL BIT(11)</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define R_AX_WL_BT_PWR_CTRL 0x0068</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define B_AX_ISO_BD2PP BIT(31)</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define B_AX_LDOV12B_EN BIT(30)</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define B_AX_CKEN_BT BIT(29)</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define B_AX_FEN_BT BIT(28)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define B_AX_BTCPU_BOOTSEL BIT(27)</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define B_AX_SPI_SPEEDUP BIT(26)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define B_AX_BT_LDO_MODE BIT(25)</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define B_AX_DEVWAKE_PAD_TYPE_SEL BIT(24)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define B_AX_CLKREQ_PAD_TYPE_SEL BIT(23)</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define B_AX_ISO_BTPON2PP BIT(22)</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define B_AX_BT_HWROF_EN BIT(19)</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define B_AX_BT_FUNC_EN BIT(18)</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define B_AX_BT_HWPDN_SL BIT(17)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define B_AX_BT_DISN_EN BIT(16)</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define B_AX_BT_PDN_PULL_EN BIT(15)</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define B_AX_WL_PDN_PULL_EN BIT(14)</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define B_AX_EXTERNAL_REQUEST_PL BIT(13)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define B_AX_GPIO0_2_3_PULL_LOW_EN BIT(12)</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define B_AX_ISO_BA2PP BIT(11)</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define B_AX_BT_AFE_LDO_EN BIT(10)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define B_AX_BT_AFE_PLL_EN BIT(9)</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define B_AX_BT_DIG_CLK_EN BIT(8)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define B_AX_WLAN_32K_SEL BIT(6)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define B_AX_WL_DRV_EXIST_IDX BIT(5)</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define B_AX_DOP_EHPAD BIT(4)</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define B_AX_WL_HWROF_EN BIT(3)</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define B_AX_WL_FUNC_EN BIT(2)</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define B_AX_WL_HWPDN_SL BIT(1)</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define B_AX_WL_HWPDN_EN BIT(0)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define R_AX_SDM_DEBUG 0x006C</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define B_AX_GPIO_IE_V18 BIT(10)</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define B_AX_PCIE_IE_V18 BIT(9)</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define B_AX_UART_IE_V18 BIT(8)</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define R_AX_SYS_SDIO_CTRL 0x0070</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define B_AX_DBG_GNT_WL_BT BIT(27)</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define B_AX_LTE_MUX_CTRL_PATH BIT(26)</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define B_AX_LTE_COEX_UART BIT(25)</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define B_AX_3W_LTE_WL_GPIO BIT(24)</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT_POLARITY BIT(19)</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT BIT(18)</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define B_AX_SDIO_OFF_EN BIT(17)</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ON_EN BIT(16)</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define B_AX_PCIE_DIS_L2_CTRL_LDO_HCI BIT(15)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define B_AX_PCIE_DIS_WLSUS_AFT_PDN BIT(14)</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define B_AX_PCIE_FORCE_PWR_NGAT BIT(13)</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CALIB_EN_V1 BIT(12)</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define B_AX_PCIE_AUXCLK_GATE BIT(11)</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define B_AX_PCIE_WAIT_TIMEOUT_EVENT BIT(10)</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define B_AX_PCIE_WAIT_TIME BIT(9)</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define B_AX_USBA_FORCE_PWR_NGAT BIT(7)</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define B_AX_USBD_FORCE_PWR_NGAT BIT(6)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define B_AX_BT_CTRL_USB_PWR BIT(5)</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define B_AX_USB_D_STATE_HOLD BIT(4)</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define B_AX_R_AX_FORCE_DP BIT(3)</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define B_AX_R_AX_DP_MODE BIT(2)</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define B_AX_RES_USB_MASS_STORAGE_DESC BIT(1)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define B_AX_USB_WAIT_TIME BIT(0)</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define R_AX_HCI_OPT_CTRL 0x0074</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CPHY_CCK_XTAL_SEL BIT(20)</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DATA_PAD_SMT BIT(19)</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define B_AX_SDIO_PAD_E5 BIT(18)</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define B_AX_NOPWR_CTRL_SEL BIT(13)</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define B_AX_USB_HOST_PWR_OFF_EN BIT(12)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define B_AX_SYM_LPS_BLOCK_EN BIT(11)</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_ACT_EN BIT(10)</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_NY BIT(9)</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define B_AX_USB_SUS_DIS BIT(8)</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define B_AX_SDIO_PAD_E_SH 5</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define B_AX_SDIO_PAD_E_MSK 0x7</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define B_AX_USB_LPPLL_EN BIT(4)</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define B_AX_USB1_1_USB2_0_DECISION BIT(3)</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define B_AX_ROP_SW15 BIT(2)</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define B_AX_PCI_CKRDY_OPT BIT(1)</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define B_AX_PCI_VAUX_EN BIT(0)</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define R_AX_HCI_BG_CTRL 0x0078</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define B_AX_IBX_EN_VALUE BIT(15)</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define B_AX_IB_EN_VALUE BIT(14)</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define B_AX_FORCED_IB_EN BIT(4)</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define B_AX_EN_REGBG BIT(3)</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define B_AX_R_AX_BG_LPF BIT(2)</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define B_AX_R_AX_BG_SH 0</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define B_AX_R_AX_BG_MSK 0x3</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define R_AX_HCI_LDO_CTRL 0x007A</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define B_AX_EN_LW_PWR BIT(6)</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define B_AX_EN_REGU BIT(5)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define B_AX_EN_PC BIT(4)</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define B_AX_R_AX_VADJ_SH 0</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define B_AX_R_AX_VADJ_MSK 0xf</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define R_AX_LDO_SWR_CTRL 0x007C</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define B_AX_DIG_ZCD_HW_AUTO_EN BIT(27)</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define B_AX_DIG_ZCD_REGSEL BIT(26)</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define B_AX_DIG_AUTO_ZCD_IN_CODE_SH 21</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define B_AX_DIG_AUTO_ZCD_IN_CODE_MSK 0x1f</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define B_AX_DIG_ZCD_CODE_IN_L_SH 16</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define B_AX_DIG_ZCD_CODE_IN_L_MSK 0x1f</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define B_AX_ANA_ZCD_HW_AUTO_EN BIT(11)</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define B_AX_ANA_ZCD_REGSEL BIT(10)</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define B_AX_ANA_AUTO_ZCD_IN_CODE_SH 5</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define B_AX_ANA_AUTO_ZCD_IN_CODE_MSK 0x1f</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define B_AX_ANA_ZCD_CODE_IN_L_SH 0</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define B_AX_ANA_ZCD_CODE_IN_L_MSK 0x1f</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define R_AX_SYS_ISO_CTRL_EXTEND 0x0080</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_FEN_WLMACOFF BIT(31)</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define B_AX_CMAC1_FEN BIT(30)</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_DMEM32PP BIT(28)</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_DMEM22PP BIT(27)</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_DMEM12PP BIT(26)</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_IMEM42PP BIT(22)</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_IMEM32PP BIT(21)</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_IMEM22PP BIT(20)</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_IMEM12PP BIT(19)</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_IMEM02PP BIT(18)</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_FEN_WLBBGLB_1 BIT(17)</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_FEN_WLBBFUN_1 BIT(16)</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_AON_OFF2PP BIT(15)</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_PWC_PD12V BIT(12)</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_PWC_UD12V BIT(11)</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_LDOBTSDIO_EN BIT(9)</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_LDOSPDIO_EN BIT(8)</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_BB2PP BIT(7)</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_DENG2PP BIT(6)</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_CMAC12PP BIT(5)</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_BTSDIO2PP BIT(1)</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_ISO_SPDIO2PP BIT(0)</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define R_AX_PLATFORM_ENABLE 0x0088</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define B_AX_SYM_WLPLT_MEM_MUX_EN BIT(10)</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define B_AX_WCPU_WARM_EN BIT(9)</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define B_AX_SPIC_EN BIT(8)</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define B_AX_UART_EN BIT(7)</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define B_AX_IDDMA_EN BIT(6)</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define B_AX_IPSEC_EN BIT(5)</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define B_AX_HIOE_EN BIT(4)</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define B_AX_AXIDMA_EN BIT(3)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define B_AX_APB_WRAP_EN BIT(2)</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define B_AX_WCPU_EN BIT(1)</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define B_AX_PLATFORM_EN BIT(0)</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define R_AX_WLLPS_CTRL 0x0090</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_BBOFF BIT(29)</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_MACOFF BIT(28)</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_MEM_DS BIT(26)</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_XTALM_LPS BIT(23)</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_XTAL BIT(22)</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_ACLK_DIV_2 BIT(21)</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_ACLK_SEL BIT(20)</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_ASWRM BIT(17)</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_ASWR BIT(16)</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_DSWR_ADJ_SH 12</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_DSWR_ADJ_MSK 0xf</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_DSWRSD BIT(10)</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_DSWRM BIT(9)</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_DSWR BIT(8)</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_OLD_ADJ_SH 4</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_OLD_ADJ_MSK 0xf</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define B_AX_FORCE_LEAVE_LPS BIT(3)</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_OLDSD BIT(2)</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define B_AX_LPSOP_OLDM BIT(1)</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define B_AX_WL_LPS_EN BIT(0)</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define R_AX_WLRESUME_CTRL 0x0094</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_CMAC1 BIT(20)</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_XTALM BIT(19)</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_AFEM BIT(18)</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_HIOE BIT(17)</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_CPU BIT(16)</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_DSWRSD_SEL_SH 4</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define B_AX_LPSROP_DSWRSD_SEL_MSK 0x3</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define R_AX_GPIO_DEBOUNCE_CTRL 0x0098</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC1EN BIT(15)</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC1_SH 8</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC1_MSK 0xf</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC0EN BIT(7)</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC0_SH 0</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define B_AX_WLGP_DBC0_MSK 0xf</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define R_AX_SYSON_FSM_MON 0x00A0</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define B_AX_FSM_MON_SEL_SH 24</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define B_AX_FSM_MON_SEL_MSK 0x7</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define B_AX_DOP_ELDO BIT(23)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define B_AX_FSM_MON_UPD BIT(15)</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define B_AX_FSM_PAR_SH 0</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define B_AX_FSM_PAR_MSK 0x7fff</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define R_AX_PMC_DBG_CTRL1 0x00A8</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define B_AX_PMC_WR_OVF BIT(8)</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define B_AX_WLPMC_ERRINT_SH 0</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define B_AX_WLPMC_ERRINT_MSK 0xff</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define R_AX_SCOREBOARD  0x00AC</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define B_AX_TOGGLE BIT(31)</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define B_AX_DATA_LINE_SH 0</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define B_AX_DATA_LINE_MSK 0x7fffffffL</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define R_AX_DBG_PORT_SEL 0x00C0</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_ST_SH 0</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_ST_MSK 0xffffffffL</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define R_AX_PAD_CTRL2 0x00C4</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CLK_U2 BIT(25)</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define B_AX_FORCE_U2_CK BIT(24)</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define B_AX_FORCE_U3_CK BIT(23)</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define B_AX_USB2_FORCE BIT(22)</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define B_AX_USB3_FORCE BIT(21)</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define B_AX_USB3_USB2_TRANSITION BIT(20)</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define B_AX_USB23_SW_MODE_V1_SH 18</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#define B_AX_USB23_SW_MODE_V1_MSK 0x3</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define B_AX_NO_PDN_CHIPOFF_V1 BIT(17)</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define B_AX_RSM_EN_V1 BIT(16)</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define B_AX_MATCH_CNT_SH 8</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define B_AX_MATCH_CNT_MSK 0xff</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define B_AX_LD_B12V_EN BIT(7)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define B_AX_EECS_IOSEL_V1 BIT(6)</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define B_AX_EECS_DATA_O_V1 BIT(5)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define B_AX_EECS_DATA_I_V1 BIT(4)</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define B_AX_EESK_IOSEL_V1 BIT(2)</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define B_AX_EESK_DATA_O_V1 BIT(1)</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define B_AX_EESK_DATA_I_V1 BIT(0)</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define R_AX_PMC_DBG_CTRL2 0x00CC</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define B_AX_EFUSE_BURN_GNT_SH 24</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define B_AX_EFUSE_BURN_GNT_MSK 0xff</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define B_AX_DIS_IOWRAP_TIMEOUT BIT(16)</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define B_AX_STOP_WL_PMC BIT(9)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define B_AX_STOP_SYM_PMC BIT(8)</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define B_AX_BT_ACCESS_WL_PAGE0 BIT(6)</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define B_AX_R_AX_RST_WLPMC BIT(5)</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define B_AX_R_AX_RST_PD12N BIT(4)</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define B_AX_SYSON_DIS_WLR_AX_WRMSK BIT(3)</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define B_AX_SYSON_DIS_PMCR_AX_WRMSK BIT(2)</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define B_AX_SYSON_R_AX_ARB_SH 0</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define B_AX_SYSON_R_AX_ARB_MSK 0x3</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define R_AX_MEM_PWR_CTRL 0x00D0</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define B_AX_MEM_BB_SD BIT(17)</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define B_AX_MEM_BB_DS BIT(16)</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define B_AX_MEM_BT_DS BIT(10)</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define B_AX_MEM_SDIO_LS BIT(9)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define B_AX_MEM_SDIO_DS BIT(8)</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define B_AX_MEM_USB_LS BIT(7)</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define B_AX_MEM_USB_DS BIT(6)</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define B_AX_MEM_PCI_LS BIT(5)</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define B_AX_MEM_PCI_DS BIT(4)</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMAC_LS BIT(3)</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMAC_DS BIT(2)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMCU_LS BIT(1)</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMCU_DS BIT(0)</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define R_AX_INDIR_ADR_SDIO 0x00D4</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define B_AX_INDIR_READY_SDIO BIT(17)</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define B_AX_INDIR_R_SDIO BIT(16)</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define B_AX_INDIR_ADR_SDIO_SH 0</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define B_AX_INDIR_ADR_SDIO_MSK 0xffff</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define R_AX_INDIR_DATA_SDIO 0x00D8</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define B_AX_INDIR_DATA_SDIO_SH 0</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define B_AX_INDIR_DATA_SDIO_MSK 0xffffffffL</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define R_AX_USB_SIE_INTF 0x00E0</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define B_AX_USB_REG_SEL BIT(31)</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define B_AX_USB_WRITE_EN BIT(30)</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define B_AX_USB_REG_EN BIT(29)</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_SEL BIT(28)</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define B_AX_USB_REG_STATUS BIT(27)</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define B_AX_USB_PHY_BYTE_SEL BIT(26)</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_ADDR_SH 16</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_ADDR_MSK 0x3ff</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_RD_SH 8</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_RD_MSK 0xff</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_WD_SH 0</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define B_AX_USB_SIE_INTF_WD_MSK 0xff</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define R_AX_PCIE_MIO_INTF 0x00E4</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_ADDR_PAGE_SH 16</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_ADDR_PAGE_MSK 0x3</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_BYIOREG BIT(13)</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_RE BIT(12)</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_WE_SH 8</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_WE_MSK 0xf</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_ADDR_SH 0</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_ADDR_MSK 0xff</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define R_AX_PCIE_MIO_INTD 0x00E8</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_DATA_SH 0</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MIO_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define R_AX_WLRF1 0x00EC</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define B_AX_S1_RFC_WO_0 BIT(31)</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define B_AX_S1_RFC_WT_0 BIT(30)</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define B_AX_S1_RFC_RSTB BIT(25)</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define R_AX_SYS_CFG1 0x00F0</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define B_AX_TRP_ICFG_SH 28</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define B_AX_TRP_ICFG_MSK 0xf</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define B_AX_RF_TYPE_ID BIT(27)</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define B_AX_BD_HCI_SEL BIT(26)</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define B_AX_BD_PKG_SEL BIT(25)</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define B_AX_RTL_ID BIT(23)</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define B_AX_PAD_HWPD_IDN BIT(22)</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define B_AX_TESTMODE BIT(20)</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_ID_SH 16</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_ID_MSK 0xf</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define B_AX_CHIP_VER_SH 12</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define B_AX_CHIP_VER_MSK 0xf</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define B_AX_BD_MAC3 BIT(11)</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define B_AX_BD_MAC1 BIT(10)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define B_AX_BD_MAC2 BIT(9)</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define B_AX_SIC_IDLE BIT(8)</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define B_AX_ANA_SPS_OCP_SHUTDN BIT(7)</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define B_AX_DIG_SPS_OCP_SHUTDN BIT(6)</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define B_AX_V15_VLD BIT(5)</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define B_AX_PCIRSTB BIT(4)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define B_AX_PCLK_VLD BIT(3)</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define B_AX_UCLK_VLD BIT(2)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define B_AX_ACLK_VLD BIT(1)</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define B_AX_XCLK_VLD BIT(0)</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define R_AX_SYS_STATUS1 0x00F4</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define B_AX_RF_RL_ID_SH 28</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define B_AX_RF_RL_ID_MSK 0xf</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define B_AX_BT_LPS_EN BIT(27)</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define B_AX_WLAN_LPS_EN BIT(26)</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define B_AX_HPHY_ICFG BIT(19)</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define B_AX_SEL_0XC0_SH 16</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define B_AX_SEL_0XC0_MSK 0x3</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define B_AX_HCI_SEL_V4_SH 13</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define B_AX_HCI_SEL_V4_MSK 0x7</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define B_AX_USB_OPERATION_MODE BIT(12)</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define B_AX_BT_PDN BIT(11)</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define B_AX_AUTO_WLPON BIT(10)</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define B_AX_WL_MODE_SH 8</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#define B_AX_WL_MODE_MSK 0x3</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define B_AX_PKG_SEL_HCI BIT(6)</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define B_AX_PAD_HCI_SEL_V2_SH 3</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define B_AX_PAD_HCI_SEL_V2_MSK 0x7</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define B_AX_EFS_HCI_SEL_V1_SH 0</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">#define B_AX_EFS_HCI_SEL_V1_MSK 0x7</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define R_AX_SYS_STATUS2 0x00F8</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define B_AX_SIC_ON_TIMEOUT BIT(22)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define B_AX_CPU_ON_TIMEOUT BIT(21)</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define B_AX_HCI_ON_TIMEOUT BIT(20)</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define B_AX_SIO_ALDN BIT(19)</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define B_AX_USB_ALDN BIT(18)</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define B_AX_PCI_ALDN BIT(17)</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define B_AX_SYS_ALDN BIT(16)</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define B_AX_EPVID1_SH 8</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define B_AX_EPVID1_MSK 0xff</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define B_AX_EPVID0_SH 0</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define B_AX_EPVID0_MSK 0xff</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define R_AX_SYS_CHIPINFO 0x00FC</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define B_AX_USB2_SEL BIT(31)</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define B_AX_U3PHY_RST_V1 BIT(30)</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define B_AX_U3_TERM_DETECT BIT(29)</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define B_AX_HW_ID_SH 0</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define B_AX_HW_ID_MSK 0xff</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define R_AX_SYS_CFG3 0x0100</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define R_AX_ANAPARSW_MAC_0 0x0110</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define B_AX_OCP_L BIT(31)</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define B_AX_POWOCP_L BIT(30)</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define B_AX_CF_L_V2_SH 28</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define B_AX_CF_L_V2_MSK 0x3</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define B_AX_CFC_L_V2_SH 26</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define B_AX_CFC_L_V2_MSK 0x3</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define B_AX_R3_L_V2_SH 24</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define B_AX_R3_L_V2_MSK 0x3</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define B_AX_R2_L_SH 22</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define B_AX_R2_L_MSK 0x3</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define B_AX_R1_L_SH 20</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define B_AX_R1_L_MSK 0x3</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define B_AX_C3_L_SH 18</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define B_AX_C3_L_MSK 0x3</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define B_AX_C2_L_SH 16</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define B_AX_C2_L_MSK 0x3</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define B_AX_C1_L_V2_SH 14</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define B_AX_C1_L_V2_MSK 0x3</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define B_AX_R_AX_OCPS_L_V2 BIT(13)</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define B_AX_R_AX_PWM_L BIT(12)</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define B_AX_V15ADJ_L_SH 9</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define B_AX_V15ADJ_L_MSK 0x7</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define B_AX_IN_L_SH 6</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define B_AX_IN_L_MSK 0x7</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define B_AX_STD_L_SH 4</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define B_AX_STD_L_MSK 0x3</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define B_AX_VOL_L_SH 0</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define B_AX_VOL_L_MSK 0xf</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define R_AX_ANAPARSW_MAC_1 0x0114</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define B_AX_OCP_L_PFM_SH 29</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define B_AX_OCP_L_PFM_MSK 0x7</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define B_AX_CFC_L_PFM_SH 27</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define B_AX_CFC_L_PFM_MSK 0x3</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define B_AX_R_AX_FREQ_L_V1_SH 20</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define B_AX_R_AX_FREQ_L_V1_MSK 0x7</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define B_AX_EN_DUTY BIT(19)</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define B_AX_R_AX_MODE_V2_SH 17</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define B_AX_R_AX_MODE_V2_MSK 0x3</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define B_AX_EN_SP BIT(16)</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define B_AX_R_AX_AUTO_L_V2 BIT(15)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LDOF_L_V2 BIT(14)</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define B_AX_R_AX_TYPE_L_V2 BIT(13)</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define B_AX_VO15_V1P05_H BIT(12)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">#define B_AX_ARENB_L_V2 BIT(11)</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define B_AX_TBOX_L1_V2_SH 9</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define B_AX_TBOX_L1_V2_MSK 0x3</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define B_AX_R_AX_DELAY_L_SH 7</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define B_AX_R_AX_DELAY_L_MSK 0x3</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CLAMP_D_L BIT(6)</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define B_AX_R_AX_BYPASS_L_V2 BIT(5)</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define B_AX_R_AX_AUTOZCD_L BIT(4)</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define B_AX_POW_ZCD_L_V2 BIT(3)</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define B_AX_R_AX_HALF_L BIT(2)</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define B_AX_OCP_L_V2_SH 0</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define B_AX_OCP_L_V2_MSK 0x3</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_MAC_0 0x0118</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_SH 29</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_MSK 0x7</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R2_SH 24</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R2_MSK 0x1f</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C3_SH 21</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C3_MSK 0x7</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C2_SH 18</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C2_MSK 0x7</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C1_SH 15</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C1_MSK 0x7</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LDO_SEL_V1_SH 13</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LDO_SEL_V1_MSK 0x3</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CP_ICPX2 BIT(12)</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CP_ICP_SEL_FAST_SH 9</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CP_ICP_SEL_FAST_MSK 0x7</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CP_ICP_SEL_SH 6</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CP_ICP_SEL_MSK 0x7</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define B_AX_R_AX_IB_PI_SH 4</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define B_AX_R_AX_IB_PI_MSK 0x3</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define B_AX_LDO2PWRCUT BIT(3)</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define B_AX_VPULSE_LDO BIT(2)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define B_AX_LDO_VSEL_SH 0</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define B_AX_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_MAC_1 0x011C</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK_MON_SEL_SH 29</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK_MON_SEL_MSK 0x7</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK_MON_EN BIT(28)</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define B_AX_R_AX_XTAL_FREQ_SEL BIT(27)</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define B_AX_R_AX_XTAL_EDGE_SEL BIT(26)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define B_AX_R_AX_VCO_KVCO BIT(25)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define B_AX_R_AX_SDM_EDGE_SEL BIT(24)</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define B_AX_R_AX_SDM_CK_SEL BIT(23)</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define B_AX_R_AX_SDM_CK_GATED BIT(22)</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define B_AX_R_AX_PFD_RESET_GATED BIT(21)</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_FAST_SH 16</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_FAST_MSK 0x1f</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R2_FAST_SH 11</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R2_FAST_MSK 0x1f</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C3_FAST_SH 8</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C3_FAST_MSK 0x7</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C2_FAST_SH 5</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C2_FAST_MSK 0x7</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C1_FAST_SH 2</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_C1_FAST_MSK 0x7</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_V1_SH 0</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define B_AX_R_AX_LPF_R3_V1_MSK 0x3</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_MAC_2 0x0120</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_DRV_V1_SH 30</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_DRV_V1_MSK 0x3</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_GPO_V1 BIT(29)</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_GPE_V1 BIT(28)</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define B_AX_SEL_CLK BIT(27)</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define B_AX_LS_XTAL_SEL_SH 23</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define B_AX_LS_XTAL_SEL_MSK 0xf</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define B_AX_LS_SDM_ORDER_V1 BIT(22)</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define B_AX_LS_DELAY_PH BIT(21)</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define B_AX_DIVIDER_SEL BIT(20)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define B_AX_PCODE_SH 15</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define B_AX_PCODE_MSK 0x1f</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define B_AX_NCODE_SH 7</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define B_AX_NCODE_MSK 0xff</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define B_AX_R_AX_BEACON BIT(6)</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define B_AX_R_AX_MBIASE BIT(5)</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define B_AX_R_AX_FAST_SEL_SH 3</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define B_AX_R_AX_FAST_SEL_MSK 0x3</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK960M_EN BIT(2)</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK320M_EN BIT(1)</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define B_AX_R_AX_CK_5M_EN BIT(0)</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define R_AX_RFE_PINMUX_CTRL 0x0140</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define B_AX__BANDSELN_5G_SEL BIT(31)</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define B_AX__BANDSELN_5G_EN BIT(30)</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define B_AX_BANDSELN_5_6G_SEL BIT(29)</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define B_AX_BANDSELN_5_6G_EN BIT(28)</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_6G_S1_SEL BIT(27)</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_6G_S1_EN BIT(26)</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_6G_S0_SEL BIT(25)</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_6G_S0_EN BIT(24)</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_5G_S1_SEL BIT(23)</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_5G_S1_EN BIT(22)</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_5G_S0_SEL BIT(21)</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_5G_S0_EN BIT(20)</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_2G_S1_SEL BIT(19)</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_2G_S1_EN BIT(18)</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_2G_S0_SEL BIT(17)</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define B_AX_PAON_LNAON_2G_S0_EN BIT(16)</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define B_AX__BANDSELN_5G_G7G6_SEL BIT(15)</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define B_AX__BANDSELN_5G_G7G6_EN BIT(14)</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define R_AX_RFE_PINMUX_SEL_FUNC 0x0144</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_8_SEL_EN BIT(8)</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_7_SEL_EN BIT(7)</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_6_SEL_EN BIT(6)</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_5_SEL_EN BIT(5)</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_4_SEL_EN BIT(4)</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_3_SEL_EN BIT(3)</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_2_SEL_EN BIT(2)</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_1_SEL_EN BIT(1)</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define B_AX_RFE_WLBT_FUNC_0_SEL_EN BIT(0)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define R_AX_GPIO_EESK_EECS_HIGH_PRI_PINMUX 0x0148</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define B_AX_STD_EECS_PINMUX_HIGH_PRI_EN BIT(17)</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define B_AX_STD_EESK_PINMUX_HIGH_PRI_EN BIT(16)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO15_PINMUX_HIGH_PRI_EN BIT(15)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO14_PINMUX_HIGH_PRI_EN BIT(14)</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO13_PINMUX_HIGH_PRI_EN BIT(13)</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO12_PINMUX_HIGH_PRI_EN BIT(12)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO11_PINMUX_HIGH_PRI_EN BIT(11)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO10_PINMUX_HIGH_PRI_EN BIT(10)</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO9_PINMUX_HIGH_PRI_EN BIT(9)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO8_PINMUX_HIGH_PRI_EN BIT(8)</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO7_PINMUX_HIGH_PRI_EN BIT(7)</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO6_PINMUX_HIGH_PRI_EN BIT(6)</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO5_PINMUX_HIGH_PRI_EN BIT(5)</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO4_PINMUX_HIGH_PRI_EN BIT(4)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO3_PINMUX_HIGH_PRI_EN BIT(3)</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO2_PINMUX_HIGH_PRI_EN BIT(2)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO1_PINMUX_HIGH_PRI_EN BIT(1)</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define B_AX_STD_GPIO0_PINMUX_HIGH_PRI_EN BIT(0)</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define R_AX_RFE_CTRL 0x014C</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_6G_S1_SEL_DATA BIT(13)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_6G_S1_SEL_DATA BIT(12)</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define B_AX_BANDSELP_5G_SEL_DATA BIT(11)</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define B_AX_BANDSELP_5 BIT(10)</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_6G_S0_SEL_DATA BIT(9)</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_6G_S0_SEL_DATA BIT(8)</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_5G_S1_SEL_DATA BIT(7)</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_5G_S1_SEL_DATA BIT(6)</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_5G_S0_SEL_DATA BIT(5)</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_5G_S0_SEL_DATA BIT(4)</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_2G_S1_SEL_DATA BIT(3)</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_2G_S1_SEL_DATA BIT(2)</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define B_AX_SW_LNAON_2G_S0_SEL_DATA BIT(1)</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define B_AX_SW_PAON_2G_S0_SEL_DATA BIT(0)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_XTAL_AACK_0 0x0154</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define R_AX_ANAPAR_XTAL_AACK_1 0x0158</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define R_AX_HALT_H2C_CTRL 0x0160</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define B_AX_HALT_H2C_TRIGGER BIT(0)</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define R_AX_HALT_C2H_CTRL 0x0164</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define B_AX_HALT_C2H_TRIGGER BIT(0)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define R_AX_HALT_H2C 0x0168</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define B_AX_HALT_H2C_SH 0</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define B_AX_HALT_H2C_MSK 0xffffffffL</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define R_AX_HALT_C2H 0x016C</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define B_AX_HALT_C2H_SH 0</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define B_AX_HALT_C2H_MSK 0xffffffffL</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define R_AX_SYS_CFG5 0x0170</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define B_AX_LPS_STATUS BIT(3)</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define B_AX_HCI_TXDMA_BUSY BIT(2)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define B_AX_HCI_TXDMA_ALLOW BIT(1)</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define B_AX_FW_CTRL_HCI_TXDMA_EN BIT(0)</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define R_AX_ANACK_CAL_CTRL 0x0180</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define B_AX_CLK_CAL_EN BIT(31)</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define B_AX_CLK_SEL_SH 24</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define B_AX_CLK_SEL_MSK 0x3</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define B_AX_CLK_CAL_RPT_SH 0</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define B_AX_CLK_CAL_RPT_MSK 0xffff</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define R_AX_FWS0IMR 0x0190</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define B_AX_FS_HALT_H2C_INT_EN BIT(31)</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define B_AX_FS_FSM_HIOE_TO_EVENT_INT_EN BIT(30)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_SUS_INT_EN BIT(29)</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_RES_INT_EN BIT(28)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_RESET_INT_EN BIT(27)</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_SCSI_CMD_INT_EN BIT(26)</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define B_AX_FS_ACT2RECOVERY_INT_EN BIT(25)</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define B_AX_FS_GEN1GEN2_SWITCH_INT_EN BIT(24)</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_TXDMA_REQ_INT_EN BIT(23)</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_LPMRSM_INT_EN BIT(22)</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_LPMINT_INT_EN BIT(21)</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define B_AX_FS_PWMERR_INT_EN BIT(20)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define B_AX_FS_PDNINT_EN BIT(19)</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define B_AX_FS_SPSA_OCP_INT_EN BIT(18)</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define B_AX_FS_SPSD_OCP_INT_EN BIT(17)</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define B_AX_FS_BT_SB_INT_EN BIT(16)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOF_INT_EN BIT(15)</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOE_INT_EN BIT(14)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOD_INT_EN BIT(13)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOC_INT_EN BIT(12)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOB_INT_EN BIT(11)</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOA_INT_EN BIT(10)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO9_INT_EN BIT(9)</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO8_INT_EN BIT(8)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO7_INT_EN BIT(7)</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO6_INT_EN BIT(6)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO5_INT_EN BIT(5)</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO4_INT_EN BIT(4)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO3_INT_EN BIT(3)</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO2_INT_EN BIT(2)</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO1_INT_EN BIT(1)</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO0_INT_EN BIT(0)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define R_AX_FWS0ISR 0x0194</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define B_AX_FS_HALT_H2C_INT BIT(31)</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define B_AX_FS_FSM_HIOE_TO_EVENT_INT BIT(30)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_SUS_INT BIT(29)</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_RES_INT BIT(28)</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_RESET_INT BIT(27)</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_SCSI_CMD_INT BIT(26)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define B_AX_FS_ACT2RECOVERY_INT BIT(25)</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define B_AX_FS_GEN1GEN2_SWITCH_INT BIT(24)</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define B_AX_FS_HCI_TXDMA_REQ_INT BIT(23)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_LPMRSM_INT BIT(22)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define B_AX_FS_USB_LPMINT_INT BIT(21)</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define B_AX_FS_PWMERR_INT BIT(20)</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define B_AX_FS_PDNINT BIT(19)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define B_AX_FS_SPSA_OCP_INT BIT(18)</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define B_AX_FS_SPSD_OCP_INT BIT(17)</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define B_AX_FS_BT_SB_INT BIT(16)</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOF_INT BIT(15)</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOE_INT BIT(14)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOD_INT BIT(13)</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOC_INT BIT(12)</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOB_INT BIT(11)</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIOA_INT BIT(10)</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO9_INT BIT(9)</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO8_INT BIT(8)</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO7_INT BIT(7)</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO6_INT BIT(6)</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO5_INT BIT(5)</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO4_INT BIT(4)</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO3_INT BIT(3)</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO2_INT BIT(2)</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO1_INT BIT(1)</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define B_AX_FS_GPIO0_INT BIT(0)</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;</div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define R_AX_HSIMR 0x0198</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define R_AX_HSISR 0x019C</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define R_AX_HIMR0 0x01A0</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define B_AX_HALT_C2H_INT_EN BIT(21)</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define B_AX_RON_INT_EN BIT(20)</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define B_AX_PDNINT_EN BIT(19)</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define B_AX_SPSANA_OCP_INT_EN BIT(18)</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define B_AX_SPS_OCP_INT_EN BIT(17)</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define B_AX_BTON_STS_UPDATE_INT_EN BIT(16)</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define B_AX_GPIOF_INT_EN BIT(15)</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define B_AX_GPIOE_INT_EN BIT(14)</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define B_AX_GPIOD_INT_EN BIT(13)</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define B_AX_GPIOC_INT_EN BIT(12)</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define B_AX_GPIOB_INT_EN BIT(11)</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define B_AX_GPIOA_INT_EN BIT(10)</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define B_AX_GPIO9_INT_EN BIT(9)</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define B_AX_GPIO8_INT_EN BIT(8)</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define B_AX_GPIO7_INT_EN BIT(7)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define B_AX_GPIO6_INT_EN BIT(6)</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define B_AX_GPIO5_INT_EN BIT(5)</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define B_AX_GPIO4_INT_EN BIT(4)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define B_AX_GPIO3_INT_EN BIT(3)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define B_AX_GPIO2_INT_EN BIT(2)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define B_AX_GPIO1_INT_EN BIT(1)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define B_AX_GPIO0_INT_EN BIT(0)</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define R_AX_HISR0 0x01A4</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define B_AX_HALT_C2H_INT BIT(21)</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define B_AX_RON_INT BIT(20)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define B_AX_PDNINT BIT(19)</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define B_AX_SPSANA_OCP_INT BIT(18)</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define B_AX_SPS_OCP_INT BIT(17)</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define B_AX_BTON_STS_UPDATE_INT BIT(16)</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define B_AX_GPIOF_INT BIT(15)</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define B_AX_GPIOE_INT BIT(14)</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define B_AX_GPIOD_INT BIT(13)</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define B_AX_GPIOC_INT BIT(12)</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define B_AX_GPIOB_INT BIT(11)</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define B_AX_GPIOA_INT BIT(10)</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define B_AX_GPIO9_INT BIT(9)</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define B_AX_GPIO8_INT BIT(8)</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define B_AX_GPIO7_INT BIT(7)</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define B_AX_GPIO6_INT BIT(6)</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define B_AX_GPIO5_INT BIT(5)</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define B_AX_GPIO4_INT BIT(4)</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define B_AX_GPIO3_INT BIT(3)</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define B_AX_GPIO2_INT BIT(2)</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define B_AX_GPIO1_INT BIT(1)</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define B_AX_GPIO0_INT BIT(0)</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define R_AX_HIMR1 0x01A8</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define R_AX_HISR1 0x01AC</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define R_AX_HIMR2 0x01B0</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define R_AX_HISR2 0x01B4</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define R_AX_HIMR3 0x01B8</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define R_AX_HISR3 0x01BC</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define R_AX_SW_MDIO 0x01C0</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define B_AX_DIS_TIMEOUT_IO BIT(24)</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define R_AX_H2C_PKT_READADDR 0x01D0</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define B_AX_H2C_PKT_READADDR_SH 0</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define B_AX_H2C_PKT_READADDR_MSK 0x3ffff</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define R_AX_H2C_PKT_WRITEADDR 0x01D4</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define B_AX_H2C_PKT_WRITEADDR_SH 0</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define B_AX_H2C_PKT_WRITEADDR_MSK 0x3ffff</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define R_AX_MEM_PWR_CRTL 0x01D8</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define B_AX_MEM_BB_SD BIT(17)</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define B_AX_MEM_BB_DS BIT(16)</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define B_AX_MEM_BT_DS BIT(10)</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define B_AX_MEM_SDIO_LS BIT(9)</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define B_AX_MEM_SDIO_DS BIT(8)</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define B_AX_MEM_USB_LS BIT(7)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define B_AX_MEM_USB_DS BIT(6)</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define B_AX_MEM_PCI_LS BIT(5)</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define B_AX_MEM_PCI_DS BIT(4)</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMAC_LS BIT(3)</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMAC_DS BIT(2)</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMCU_LS BIT(1)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define B_AX_MEM_WLMCU_DS BIT(0)</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define R_AX_WCPU_FW_CTRL 0x01E0</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define B_AX_WCPU_ROM_ENUART BIT(31)</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define B_AX_WCPU_ROM_CUT_REQ BIT(30)</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define B_AX_WCPU_ROM_CUT_SH 8</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define B_AX_WCPU_ROM_CUT_MSK 0xff</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define B_AX_WCPU_FWDL_STS_SH 5</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define B_AX_WCPU_FWDL_STS_MSK 0x7</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define B_AX_FWDL_PATH_RDY BIT(2)</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define B_AX_H2C_PATH_RDY BIT(1)</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define B_AX_WCPU_FWDL_EN BIT(0)</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define R_AX_BOOT_REASON 0x01E6</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define B_AX_BOOT_REASON_SH 0</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define B_AX_BOOT_REASON_MSK 0x7</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define R_AX_RPWM 0x01E4</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define B_AX_RPWM_TOGGLE BIT(15)</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define B_AX_RPWM_VAL_SH 0</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define B_AX_RPWM_VAL_MSK 0x7fff</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define R_AX_LDM 0x01E8</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define B_AX_LDM_SH 0</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define B_AX_LDM_MSK 0xffffffffL</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define R_AX_UDM0 0x01F0</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define B_AX_UDM0_SH 0</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define B_AX_UDM0_MSK 0xffffffffL</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define R_AX_UDM1 0x01F4</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define B_AX_UDM1_SH 0</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define B_AX_UDM1_MSK 0xffffffffL</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define R_AX_UDM2 0x01F8</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define B_AX_UDM2_SH 0</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define B_AX_UDM2_MSK 0xffffffffL</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define R_AX_UDM3 0x01FC</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define B_AX_UDM3_SH 0</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define B_AX_UDM3_MSK 0xffffffffL</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define R_AX_SPSLDO_ON_CTRL0 0x0200</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define B_AX_PFMCMP_IQ BIT(31)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define B_AX_OFF_END_SEL BIT(29)</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define B_AX_POW_MINOFF_L BIT(28)</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define B_AX_COT_I_L_SH 26</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define B_AX_COT_I_L_MSK 0x3</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define B_AX_VREFPFM_L_SH 22</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define B_AX_VREFPFM_L_MSK 0xf</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define B_AX_FORCE_ZCD_BIAS BIT(21)</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define B_AX_ZCD_SDZ_L_SH 19</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define B_AX_ZCD_SDZ_L_MSK 0x3</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define B_AX_REG_ZCDC_H_SH 17</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define B_AX_REG_ZCDC_H_MSK 0x3</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define B_AX_POW_ZCD_L BIT(16)</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define B_AX_OCP_L1_SH 13</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define B_AX_OCP_L1_MSK 0x7</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define B_AX_POWOCP_L1 BIT(12)</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define B_AX_SAW_FREQ_L_SH 8</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define B_AX_SAW_FREQ_L_MSK 0xf</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define B_AX_REG_BYPASS_L BIT(7)</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define B_AX_FPWM_L1 BIT(6)</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define B_AX_STD_L1_SH 4</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define B_AX_STD_L1_MSK 0x3</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define B_AX_VOL_L1_SH 0</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define B_AX_VOL_L1_MSK 0xf</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define R_AX_SPSLDO_ON_CTRL1 0x0204</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define B_AX_SN_N_L_SH 28</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define B_AX_SN_N_L_MSK 0xf</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define B_AX_SP_N_L_SH 24</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define B_AX_SP_N_L_MSK 0xf</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define B_AX_SN_P_L_SH 20</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define B_AX_SN_P_L_MSK 0xf</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define B_AX_SP_P_L_SH 16</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define B_AX_SP_P_L_MSK 0xf</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define B_AX_VO_DISCHG_PWM_H BIT(15)</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define B_AX_REG_MODE_PREDRIVER BIT(14)</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define B_AX_REG_ADJSLDO_L_SH 10</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define B_AX_REG_ADJSLDO_L_MSK 0xf</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define B_AX_REG_LDOR_L BIT(9)</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define B_AX_PWM_FORCE BIT(8)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define B_AX_PFM_PD_RST BIT(7)</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define B_AX_VC_PFM_RSTB BIT(6)</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define B_AX_PFM_IN_SEL BIT(5)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define B_AX_VC_RSTB BIT(4)</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define B_AX_FPWMDELAY BIT(3)</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define B_AX_ENFPWMDELAY_H BIT(2)</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define B_AX_REG_MOS_HALF_L BIT(1)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define B_AX_CURRENT_SENSE_MOS BIT(0)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define B_AX_SPS_PFM_ZCDC_H_PFM_SH 4</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define B_AX_SPS_PFM_ZCDC_H_PFM_MSK 0x3</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define B_AX_SPS_PFM_OCP_L_PFM_SH 0</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define B_AX_SPS_PFM_OCP_L_PFM_MSK 0x7</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define R_AX_LDO_AON_CTRL0 0x0218</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define B_AX_CK12M_EN BIT(11)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define B_AX_CK12M_SEL BIT(10)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define B_AX_EN_SLEEP BIT(8)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define B_AX_LDOH12_V12ADJ_L_SH 4</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define B_AX_LDOH12_V12ADJ_L_MSK 0xf</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define B_AX_LDOE25_V12ADJ_L_SH 0</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define B_AX_LDOE25_V12ADJ_L_MSK 0xf</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define R_AX_SPSANA_ON_CTRL0 0x0220</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define B_AX_PFMCMP_IQ BIT(31)</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define B_AX_REG_EXTERNAL_CLK_SEL_L BIT(30)</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define B_AX_OFF_END_SEL BIT(29)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="preprocessor">#define B_AX_POW_MINOFF_L BIT(28)</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define B_AX_FORCE_ZCD_BIAS BIT(21)</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define B_AX_POW_ZCD_L BIT(16)</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define B_AX_POWOCP_L1 BIT(12)</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define B_AX_REG_BYPASS_L BIT(7)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define B_AX_FPWM_L1 BIT(6)</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define R_AX_SPSANA_ON_CTRL1 0x0224</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define B_AX_VO_DISCHG_PWM_H BIT(15)</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define B_AX_REG_MODE_PREDRIVER BIT(14)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define B_AX_REG_LDOR_L BIT(9)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define B_AX_PWM_FORCE BIT(8)</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define B_AX_PFM_PD_RST BIT(7)</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define B_AX_VC_PFM_RSTB BIT(6)</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define B_AX_PFM_IN_SEL BIT(5)</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define B_AX_VC_RSTB BIT(4)</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define B_AX_FPWMDELAY BIT(3)</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define B_AX_ENFPWMDELAY_H BIT(2)</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define B_AX_REG_MOS_HALF_L BIT(1)</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define B_AX_CURRENT_SENSE_MOS BIT(0)</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define B_AX_SPS_ANA_PFM_ZCDC_H_SH 4</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define B_AX_SPS_ANA_PFM_ZCDC_H_MSK 0x3</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define B_AX_SPS_ANA_PFM_OCP_L_SH 0</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define B_AX_SPS_ANA_PFM_OCP_L_MSK 0x7</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;</div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define R_AX_AFE_ON_CTRL0 0x0240</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3_SH 29</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3_MSK 0x7</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R2_SH 24</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R2_MSK 0x1f</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C3_SH 21</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C3_MSK 0x7</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C2_SH 18</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C2_MSK 0x7</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C1_SH 15</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C1_MSK 0x7</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define B_AX_REG_LDO_SEL_SH 13</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define B_AX_REG_LDO_SEL_MSK 0x3</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define B_AX_REG_CP_ICPX2 BIT(12)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define B_AX_REG_CP_ICP_SEL_FAST_SH 9</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define B_AX_REG_CP_ICP_SEL_FAST_MSK 0x7</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define B_AX_REG_CP_ICP_SEL_SH 6</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define B_AX_REG_CP_ICP_SEL_MSK 0x7</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define B_AX_REG_IB_PI_SH 4</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define B_AX_REG_IB_PI_MSK 0x3</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define B_AX_LDO2PWRCUT BIT(3)</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define B_AX_VPULSE_LDO BIT(2)</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define R_AX_AFE_ON_CTRL1 0x0244</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define B_AX_REG_CK_MON_SEL_SH 29</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define B_AX_REG_CK_MON_SEL_MSK 0x7</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define B_AX_REG_CK_MON_EN BIT(28)</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define B_AX_REG_XTAL_FREQ_SEL BIT(27)</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define B_AX_REG_XTAL_EDGE_SEL BIT(26)</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define B_AX_REG_VCO_KVCO BIT(25)</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define B_AX_REG_SDM_EDGE_SEL BIT(24)</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define B_AX_REG_SDM_CK_SEL BIT(23)</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define B_AX_REG_SDM_CK_GATED BIT(22)</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define B_AX_REG_PFD_RESET_GATED BIT(21)</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3_FAST_SH 16</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3_FAST_MSK 0x1f</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R2_FAST_SH 11</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R2_FAST_MSK 0x1f</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C3_FAST_SH 8</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C3_FAST_MSK 0x7</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C2_FAST_SH 5</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C2_FAST_MSK 0x7</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C1_FAST_SH 2</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_C1_FAST_MSK 0x7</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3__SH 0</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define B_AX_REG_LPF_R3__MSK 0x3</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define R_AX_AFE_ON_CTRL2 0x0248</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_DRV_SH 30</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_DRV_MSK 0x3</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_GPO BIT(29)</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define B_AX_AGPIO_GPE BIT(28)</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define B_AX_SEL_CLK BIT(27)</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define B_AX_LS_SDM_ORDER BIT(22)</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define B_AX_LS_DELAY_PH BIT(21)</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define B_AX_DIVIDER_SEL BIT(20)</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define B_AX_REG_BEACON BIT(6)</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define B_AX_REG_MBIASE BIT(5)</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="preprocessor">#define B_AX_REG_FAST_SEL_SH 3</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define B_AX_REG_FAST_SEL_MSK 0x3</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define B_AX_REG_CK480M_EN BIT(2)</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define B_AX_REG_CK320M_EN BIT(1)</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define B_AX_REG_CK_5M_EN BIT(0)</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define R_AX_AFE_ON_CTRL3 0x024C</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define B_AX_REG_CK640M_EN BIT(0)</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define R_AX_WLAN_XTAL_SI_CTRL 0x0270</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_CMD_POLL BIT(31)</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define B_AX_BT_XTAL_SI_ERR_FLAG BIT(30)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_GNT BIT(29)</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define B_AX_BT_XTAL_GNT BIT(28)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_MODE_SH 24</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_MODE_MSK 0x3</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_BITMASK_SH 16</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_BITMASK_MSK 0xff</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_DATA_SH 8</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_DATA_MSK 0xff</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_ADDR_SH 0</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define B_AX_WL_XTAL_SI_ADDR_MSK 0xff</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define R_AX_WLAN_XTAL_SI_CONFIG 0x0274</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SI_CLK_DIV2 BIT(1)</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SI_ADDR_NOT_CHK BIT(0)</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define R_AX_XTAL_ON_CTRL0 0x0280</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_LPS BIT(31)</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_INIT_SH 24</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_INIT_MSK 0x7f</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_XO_SH 17</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_XO_MSK 0x7f</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_XI_SH 10</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_XI_MSK 0x7f</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define B_AX_XTAL_GMN_SH 5</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define B_AX_XTAL_GMN_MSK 0x1f</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define B_AX_XTAL_GMP_SH 0</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define B_AX_XTAL_GMP_MSK 0x1f</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define R_AX_XTAL_ON_CTRL1 0x0284</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define B_AX_XTAL_VREF_SEL_SH 29</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define B_AX_XTAL_VREF_SEL_MSK 0x7</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LPS_DIVISOR BIT(28)</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CKDIGI_SEL BIT(27)</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_SCHMITT BIT(26)</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SEL_TOK_SH 23</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SEL_TOK_MSK 0x7</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_LPS_CLK BIT(22)</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_OPCUR_SH 20</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_OPCUR_MSK 0x3</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_VREF_SH 17</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_VREF_MSK 0x7</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_BT BIT(16)</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_BCN BIT(15)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_IQK BIT(14)</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_LPS BIT(13)</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_DIGI BIT(12)</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_USB BIT(11)</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_AFE BIT(10)</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2N_RELAY BIT(9)</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2P_RELAY BIT(8)</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_RF2 BIT(7)</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_DRV_RF1 BIT(6)</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_LPS_SH 0</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SC_LPS_MSK 0x3f</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define R_AX_XTAL_ON_CTRL2 0x0288</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define B_AX_XTAL_VREF_SEL__SH 6</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define B_AX_XTAL_VREF_SEL__MSK 0x3</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define B_AX_AAC_MODE_SH 4</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define B_AX_AAC_MODE_MSK 0x3</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CFIX_SH 0</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CFIX_MSK 0xf</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define R_AX_SYM_ANAPAR_XTAL_MODE_DECODER 0x02A0</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define B_AX_WIFI_FORCE_XTAL_HPMODE BIT(31)</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_LPS_SH 21</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_LPS_MSK 0x7</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define B_AX_XTAL_WAIT_CYC_SH 15</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define B_AX_XTAL_WAIT_CYC_MSK 0x3f</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_OK_SH 12</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_OK_MSK 0x7</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MD_LPOW BIT(11)</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define B_AX_XTAL_OV_RATIO_SH 9</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define B_AX_XTAL_OV_RATIO_MSK 0x3</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define B_AX_XTAL_OV_UNIT_SH 6</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define B_AX_XTAL_OV_UNIT_MSK 0x7</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MODE_MANUAL_SH 4</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MODE_MANUAL_MSK 0x3</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MANU_SEL BIT(3)</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MODE BIT(1)</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define B_AX_RESET_N_ BIT(0)</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define R_AX_GPIO0_7_FUNC_SEL 0x02D0</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define R_AX_GPIO8_15_FUNC_SEL 0x02D4</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define R_AX_WLRF_CTRL 0x02F0</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_7 BIT(15)</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_6 BIT(14)</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_5 BIT(13)</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_4 BIT(12)</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_3 BIT(11)</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_2 BIT(10)</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_1 BIT(9)</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define B_AX_WLRF1_CTRL_0 BIT(8)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_7 BIT(7)</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_6 BIT(6)</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_5 BIT(5)</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_4 BIT(4)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_3 BIT(3)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_2 BIT(2)</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_1 BIT(1)</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define B_AX_WLRF_CTRL_0 BIT(0)</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define R_AX_TMETER 0x0390</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define B_AX_TEMP_VALID BIT(31)</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define B_AX_TEMP_VALUE_SH 24</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define B_AX_TEMP_VALUE_MSK 0x3f</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define B_AX_REG_TMETER_TIMER_SH 8</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define B_AX_REG_TMETER_TIMER_MSK 0xfff</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define B_AX_REG_TEMP_DELTA_SH 2</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define B_AX_REG_TEMP_DELTA_MSK 0x3f</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define B_AX_REG_TMETER_EN BIT(0)</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define B_AX_OSC_32K_CLKGEN_0_SH 16</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define B_AX_OSC_32K_CLKGEN_0_MSK 0xffff</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define B_AX_OSC_32K_RES_COMP_SH 4</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define B_AX_OSC_32K_RES_COMP_MSK 0x3</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define B_AX_OSC_32K_OUT_SEL BIT(3)</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define B_AX_ISO_WL_2_OSC_32K BIT(1)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define B_AX_POW_CKGEN BIT(0)</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define B_AX_CAL_32K_DBGMOD BIT(28)</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define B_AX_CAL32K_WR BIT(23)</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define B_AX_CAL_OSC_XTAL_SEL BIT(22)</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">#define R_AX_32K_CAL_REG1 0x039C</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define B_AX_OSC32K_RCAL_SEL BIT(31)</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define B_AX_OSC32K_RCAL_RPT_SH 16</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define B_AX_OSC32K_RCAL_RPT_MSK 0x7fff</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define B_AX_OSC32K_RCAL_SH 0</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define B_AX_OSC32K_RCAL_MSK 0x7fff</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;</div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define R_AX_IC_PWR_STATE 0x03F0</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define B_AX_WHOLE_SYS_PWR_STE_SH 16</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define B_AX_WHOLE_SYS_PWR_STE_MSK 0x3ff</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define B_AX_WLMAC_PWR_STE_SH 8</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define B_AX_WLMAC_PWR_STE_MSK 0x3</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define B_AX_UART_HCISYS_PWR_STE_SH 6</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define B_AX_UART_HCISYS_PWR_STE_MSK 0x3</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HCISYS_PWR_STE_SH 4</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HCISYS_PWR_STE_MSK 0x3</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define B_AX_USB_HCISYS_PWR_STE_SH 2</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define B_AX_USB_HCISYS_PWR_STE_MSK 0x3</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HCISYS_PWR_STE_SH 0</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HCISYS_PWR_STE_MSK 0x3</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define R_AX_SPSLDO_OFF_CTRL0 0x0400</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define B_AX_SDZN_L_SH 30</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define B_AX_SDZN_L_MSK 0x3</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define B_AX_REG_AUTOZCD_L BIT(29)</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">#define B_AX_REG_VOFB_SEL BIT(28)</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define B_AX_TBOX_L1_SH 26</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define B_AX_TBOX_L1_MSK 0x3</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define B_AX_ENOCPMUX_L BIT(25)</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define B_AX_FORCE_LDOS BIT(24)</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define B_AX_VO_DISCHG BIT(23)</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define B_AX_LDO_OC_CLAMP BIT(22)</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define B_AX_MINOFF_LIQ BIT(21)</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define B_AX_MINON_LIQ BIT(20)</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define B_AX_POW_AUTO_L BIT(19)</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define B_AX_ARENB_H BIT(18)</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define B_AX_NO_OFFTIME_L BIT(17)</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define B_AX_EN_ON_END_L BIT(16)</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define B_AX_ENCOT_L BIT(15)</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define B_AX_REG_CLK_SEL_SH 13</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define B_AX_REG_CLK_SEL_MSK 0x3</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define B_AX_REG_TYPE_L BIT(12)</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define B_AX_R3_L1_SH 10</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define B_AX_R3_L1_MSK 0x3</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define B_AX_R2_L1_SH 8</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define B_AX_R2_L1_MSK 0x3</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define B_AX_R1_L1_SH 6</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define B_AX_R1_L1_MSK 0x3</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define B_AX_C3_L1_SH 4</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define B_AX_C3_L1_MSK 0x3</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define B_AX_C2_L1_SH 2</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define B_AX_C2_L1_MSK 0x3</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define B_AX_C1_L1_SH 0</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define B_AX_C1_L1_MSK 0x3</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define R_AX_SPSLDO_OFF_CTRL1 0x0404</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define B_AX_REG_NMOS_OFF_L BIT(5)</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define B_AX_REG_MUX_PI_L BIT(4)</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define B_AX_REG_PWM_CTRL_L BIT(3)</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define B_AX_ENSR_L BIT(2)</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define B_AX_SDZP_L_SH 0</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define B_AX_SDZP_L_MSK 0x3</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define R_AX_SPSANA_OFF_CTRL0 0x0420</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define B_AX_REG_AUTOZCD_L BIT(29)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define B_AX_REG_VOFB_SEL BIT(28)</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define B_AX_ENOCPMUX_L BIT(25)</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define B_AX_FORCE_LDOS BIT(24)</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define B_AX_VO_DISCHG BIT(23)</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define B_AX_LDO_OC_CLAMP BIT(22)</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define B_AX_MINOFF_LIQ BIT(21)</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define B_AX_MINON_LIQ BIT(20)</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define B_AX_POW_AUTO_L BIT(19)</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define B_AX_ARENB_H BIT(18)</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define B_AX_NO_OFFTIME_L BIT(17)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define B_AX_EN_ON_END_L BIT(16)</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define B_AX_ENCOT_L BIT(15)</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define B_AX_REG_TYPE_L BIT(12)</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define R_AX_SPSANA_OFF_CTRL1 0x0424</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define B_AX_REG_NMOS_OFF_L BIT(5)</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define B_AX_REG_MUX_PI_L BIT(4)</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define B_AX_REG_PWM_CTRL_L BIT(3)</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define B_AX_ENSR_L BIT(2)</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define R_AX_AFE_OFF_CTRL0 0x0440</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define B_AX_S1_AD0_LDO2PWRCUT BIT(31)</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define B_AX_S1_AD_SEL_Q_SH 27</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define B_AX_S1_AD_SEL_Q_MSK 0xf</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define B_AX_S1_AD_SEL_I_SH 23</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="preprocessor">#define B_AX_S1_AD_SEL_I_MSK 0xf</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define B_AX_S0_DA1_LDO_VSEL_SH 21</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define B_AX_S0_DA1_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define B_AX_S0_DA1_LDO2PWRCUT BIT(20)</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define B_AX_S0_DA0_LDO_VSEL_SH 18</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define B_AX_S0_DA0_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define B_AX_S0_DA0_LDO2PWRCUT BIT(17)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define B_AX_S0_AD2_LDO_VSEL_SH 15</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define B_AX_S0_AD2_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define B_AX_S0_AD2_LDO2PWRCUT BIT(14)</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define B_AX_S0_AD1_LDO_VSEL_SH 12</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define B_AX_S0_AD1_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define B_AX_S0_AD1_LDO2PWRCUT BIT(11)</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define B_AX_S0_AD0_LDO_VSEL_SH 9</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define B_AX_S0_AD0_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define B_AX_S0_AD0_LDO2PWRCUT BIT(8)</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define B_AX_S0_AD_SEL_Q_SH 4</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define B_AX_S0_AD_SEL_Q_MSK 0xf</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define B_AX_S0_AD_SEL_I_SH 0</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define B_AX_S0_AD_SEL_I_MSK 0xf</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define R_AX_AFE_OFF_CTRL1 0x0444</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_SH 24</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define B_AX_S1_DAI2V_LDO2PWRCUT BIT(23)</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL__SH 21</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define B_AX_S0_DAI2V_LDO2PW__LDO_VSEL__MSK 0x3</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define B_AX_S0_DAI2V_LDO2PWRCUT BIT(20)</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB__LDO_VSEL_SH 18</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB__LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB__LDO2PWRCUT BIT(17)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB__LDO_VSEL__SH 15</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB__LDO_VSEL__MSK 0x3</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define B_AX_S0_RXBB_LDO2PWRCUT BIT(14)</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define B_AX_S1_DA1_LDO_VSEL_SH 12</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define B_AX_S1_DA1_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define B_AX_S1_DA1_LDO2PWRCUT BIT(11)</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define B_AX_S1_DA0_LDO_VSEL_SH 9</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define B_AX_S1_DA0_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define B_AX_S1_DA0_LDO2PWRCUT BIT(8)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define B_AX_S1_AD2_LDO_VSEL_SH 6</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define B_AX_S1_AD2_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define B_AX_S1_AD2_LDO2PWRCUT BIT(5)</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define B_AX_S1_AD1_LDO_VSEL_SH 3</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define B_AX_S1_AD1_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define B_AX_S1_AD1_LDO2PWRCUT BIT(2)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define B_AX_S1_AD0_LDO_VSEL_SH 0</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define B_AX_S1_AD0_LDO_VSEL_MSK 0x3</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define R_AX_XTAL_OFF_CTRL0 0x0480</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PK_SEL_OFFSET BIT(31)</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MANU_PK_SEL_SH 29</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define B_AX_XTAL_MANU_PK_SEL_MSK 0x3</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AACK_PK_MANU BIT(28)</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_AAC_PKDET BIT(27)</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_AAC_GM BIT(26)</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_OPVB_SEL BIT(25)</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_NC BIT(24)</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LPMODE BIT(23)</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DELAY_DIGI BIT(22)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DELAY_USB BIT(21)</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DELAY_AFE BIT(20)</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_BT_SH 18</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_BT_MSK 0x3</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_DIGI_SH 16</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_DIGI_MSK 0x3</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_USB_SH 14</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_USB_MSK 0x3</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_AFE_SH 12</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_AFE_MSK 0x3</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2_RELAY_SH 10</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2_RELAY_MSK 0x3</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2_SH 8</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF2_MSK 0x3</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF1_SH 6</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF1_MSK 0x3</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define B_AX_XTAL_DRV_RF_LATCH BIT(5)</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define B_AX_XTAL_GM_SEP BIT(4)</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define B_AX_XQSEL_RF_AWAKE BIT(3)</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define B_AX_XQSEL_RF_INITIAL BIT(2)</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define B_AX_XQSEL BIT(1)</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define B_AX_GATED_XTAL_OK0 BIT(0)</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define R_AX_XTAL_OFF_CTRL1 0x0484</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_VREF_UP_SH 14</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LDO_VREF_UP_MSK 0x7</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define B_AX_XTAL_EN_LNBUF BIT(13)</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define B_AX_XTAL__AAC_TIE_MID BIT(12)</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_IOFFSET_SH 10</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_IOFFSET_MSK 0x3</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_CAP_SH 8</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define B_AX_XTAL_AAC_CAP_MSK 0x3</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PDSW_SH 6</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PDSW_MSK 0x3</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LPS_BUF_VB_SH 4</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define B_AX_XTAL_LPS_BUF_VB_MSK 0x3</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PDCK_MANU BIT(3)</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PDCK_OK_MANU BIT(2)</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_PDCK_VREF BIT(1)</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define B_AX_XTAL_SEL_PWR BIT(0)</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define R_AX_SYM_ANAPAR_XTAL_AAC_0 0x04A0</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define B_AX_XAAC_LPOW BIT(31)</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define B_AX_AAC_MODE__SH 29</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define B_AX_AAC_MODE__MSK 0x3</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_AAC_TRIG BIT(28)</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_AAC BIT(27)</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_AAC_DIGI BIT(26)</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define B_AX_GM_MANUAL_SH 21</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define B_AX_GM_MANUAL_MSK 0x1f</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define B_AX_GM_STUP_SH 16</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define B_AX_GM_STUP_MSK 0x1f</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CK_SET_SH 13</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define B_AX_XTAL_CK_SET_MSK 0x7</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define B_AX_GM_INIT_SH 8</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define B_AX_GM_INIT_MSK 0x1f</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define B_AX_GM_STEP BIT(7)</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define B_AX_XAAC_GM_OFFSET_SH 2</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define B_AX_XAAC_GM_OFFSET_MSK 0x1f</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define B_AX_OFFSET_PLUS BIT(1)</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define B_AX_RESET_N BIT(0)</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define R_AX_SYM_ANAPAR_XTAL_AAC_1 0x04A4</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define B_AX_PK_END_AR_SH 2</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define B_AX_PK_END_AR_MSK 0x3</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define B_AX_PK_START_AR_SH 0</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define B_AX_PK_START_AR_MSK 0x3</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define R_AX_SYM_ANAPAR_XTAL_PDCK 0x04C0</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_PDCK_DIGI_SH 17</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define B_AX_EN_XTAL_PDCK_DIGI_MSK 0x1f</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define B_AX_PDCK_SEARCH_MODE_SH 15</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define B_AX_PDCK_SEARCH_MODE_MSK 0x3</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define B_AX_PDCK_WAIT_CYC_SH 10</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define B_AX_PDCK_WAIT_CYC_MSK 0x1f</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define B_AX_VREF_MANUAL_SH 5</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define B_AX_VREF_MANUAL_MSK 0x1f</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define B_AX_VREF_INIT_SH 3</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define B_AX_VREF_INIT_MSK 0x3</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define B_AX_XTAL_PDCK_UNIT BIT(2)</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define B_AX_XPDCK_VREF_SEL BIT(1)</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define B_AX_PDCK_LPOW BIT(0)</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;</div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">// AON_C</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define R_AX_SEC_CTRL 0x0C00</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define B_AX_SEC_IDMEM_SIZE_CONFIG_SH 16</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define B_AX_SEC_IDMEM_SIZE_CONFIG_MSK 0x3</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define B_AX_SEC_BT_SEC1_DIS BIT(15)</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define B_AX_SEC_BT_SEC0_DIS BIT(14)</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define B_AX_SEC_UART_RX_EN BIT(4)</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define B_AX_SEC_UART_TX_EN BIT(3)</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define B_AX_SEC_JTAG_EN BIT(2)</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define B_AX_SEC_SIC_EN BIT(1)</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define B_AX_SEC_SEC_DIS BIT(0)</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;</div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define R_AX_FILTER_MODEL_ADDR 0x0C04</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define B_AX_SEC_FILTER_MODEL_ADDR_SH 0</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define B_AX_SEC_FILTER_MODEL_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;</div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define R_AX_EFUSE_CTRL_S 0x0C30</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define B_AX_EF_MODE_SEL_S_SH 30</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define B_AX_EF_MODE_SEL_S_MSK 0x3</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define B_AX_EF_RDY_S BIT(29)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define B_AX_EF_ADDR_S_SH 16</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define B_AX_EF_ADDR_S_MSK 0x7ff</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define B_AX_EF_DATA_S_SH 0</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define B_AX_EF_DATA_S_MSK 0xffff</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;</div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define R_AX_EFUSE_TEST_S 0x0C34</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define B_AX_EF_CRES_SEL_S BIT(31)</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_SADR_S_SH 19</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_SADR_S_MSK 0x7ff</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_EADR_S_SH 8</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_EADR_S_MSK 0x7ff</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_TRPT_S BIT(7)</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_FTHR_S_SH 0</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define B_AX_EF_SCAN_FTHR_S_MSK 0x7f</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">// WL_AX_Reg_AXIDMA.xls</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="comment">// AXIDMA_Reg_Spec</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_INIT_CFG1 0x0000</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA__MASTER_STOP BIT(20)</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RESET_KEEP_REG BIT(19)</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RX_EN BIT(13)</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TX_EN BIT(11)</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_DMA_STOP 0x0004</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WPDMA_STOP BIT(12)</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_STOP BIT(11)</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_STOP BIT(10)</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_STOP BIT(9)</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_STOP BIT(8)</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;</div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_INIT_CFG2 0x0008</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WD_ITVL_ACT_SH 24</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WD_ITVL_ACT_MSK 0xff</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WD_ITVL_IDLE_SH 16</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WD_ITVL_IDLE_MSK 0xff</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_INFO 0x0100</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_MASTER_IDLE BIT(16)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RX_IDLE BIT(1)</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TX_IDLE BIT(0)</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_BUSY 0x0104</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WPDMA_BUSY BIT(12)</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_BUSY BIT(11)</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_BUSY BIT(10)</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_BUSY BIT(9)</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_BUSY BIT(8)</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_BUSY BIT(5)</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_BUSY BIT(4)</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_BUSY BIT(3)</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_BUSY BIT(2)</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_BUSY BIT(1)</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_BUSY BIT(0)</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_INT_MIT_TX 0x0200</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXMIT_CH3_SEL BIT(22)</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXMIT_CH2_SEL BIT(21)</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXMIT_CH1_SEL BIT(20)</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXMIT_CH0_SEL BIT(19)</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXTIMER_UNIT_SH 16</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXTIMER_UNIT_MSK 0x3</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXCOUNTER_MATCH_SH 8</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXCOUNTER_MATCH_MSK 0xff</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXTIMER_MATCH_SH 0</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXTIMER_MATCH_MSK 0xff</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_INT_MIT_RX 0x0204</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH5_SEL BIT(24)</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH4_SEL BIT(23)</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH3_SEL BIT(22)</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH2_SEL BIT(21)</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH1_SEL BIT(20)</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXMIT_CH0_SEL BIT(19)</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXTIMER_UNIT_SH 16</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXTIMER_UNIT_MSK 0x3</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXCOUNTER_MATCH_SH 8</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXCOUNTER_MATCH_MSK 0xff</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXTIMER_MATCH_SH 0</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RXTIMER_MATCH_MSK 0xff</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;</div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_RXBD_NUM 0x0300</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_RXBD_NUM 0x0302</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_RXBD_NUM 0x0304</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_RXBD_NUM 0x0306</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;</div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH4_RXBD_NUM 0x0308</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;</div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH5_RXBD_NUM 0x030A</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RXBD_NUM_SH 0</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;</div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_TXBD_NUM 0x0320</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TXBD_FLAG BIT(14)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TXBD_NUM_SH 0</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;</div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_TXBD_NUM 0x0322</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TXBD_FLAG BIT(14)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TXBD_NUM_SH 0</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;</div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_TXBD_NUM 0x0324</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TXBD_FLAG BIT(14)</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TXBD_NUM_SH 0</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_TXBD_NUM 0x0326</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TXBD_FLAG BIT(14)</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TXBD_NUM_SH 0</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TXBD_NUM_MSK 0xfff</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_RXBD_IDX 0x0400</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;</div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_RXBD_IDX 0x0404</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_RXBD_IDX 0x0408</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_RXBD_IDX 0x040C</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH4_RXBD_IDX 0x0410</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH5_RXBD_IDX 0x0414</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_HW_IDX_SH 16</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_TXBD_IDX 0x0420</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_HW_IDX_SH 16</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_TXBD_IDX 0x0424</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_HW_IDX_SH 16</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_TXBD_IDX 0x0428</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_HW_IDX_SH 16</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_TXBD_IDX 0x042C</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_HW_IDX_SH 16</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_HOST_IDX_SH 0</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_TXBD_RWPTR_CLR 0x0430</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH3_TX_IDX BIT(3)</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH2_TX_IDX BIT(2)</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH1_TX_IDX BIT(1)</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH0_TX_IDX BIT(0)</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_RXBD_RWPTR_CLR 0x0434</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH5_RX_IDX BIT(5)</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH4_RX_IDX BIT(4)</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH3_RX_IDX BIT(3)</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH2_RX_IDX BIT(2)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH1_RX_IDX BIT(1)</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CLR_CH0_RX_IDX BIT(0)</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_DBG_CTRL 0x0500</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_DBG_SEL_SH 16</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_DBG_SEL_MSK 0xff</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_LOOPBACK_DBG_SEL_SH 13</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_LOOPBACK_DBG_SEL_MSK 0x7</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_MASTER_BUSY BIT(1)</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_EN_STUCK_DBG BIT(0)</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_DBG_ERR_FLAG 0x0504</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_FULL BIT(29)</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_FULL BIT(28)</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_RX_STUCK BIT(22)</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TX_STUCK BIT(21)</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_DBG_TXERR BIT(16)</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_FULL BIT(5)</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_FULL BIT(4)</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_FULL BIT(3)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_FULL BIT(2)</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXBD_LEN0 BIT(1)</span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_TXBD_4KBOUD_LENERR BIT(0)</span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;</div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_RXBD_DESA_L 0x0600</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;</div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_RXBD_DESA_L 0x0608</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_RXBD_DESA_L 0x0610</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_RXBD_DESA_L 0x0618</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;</div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH4_RXBD_DESA_L 0x0620</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;</div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH5_RXBD_DESA_L 0x0628</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;</div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH0_TXBD_DESA_L 0x0640</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_TXBD_DESA_L 0x0648</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH2_TXBD_DESA_L 0x0650</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;</div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_TXBD_DESA_L 0x0658</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FC_CTRL1 0x0700</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_FC_MODE BIT(2)</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_FC_EN BIT(1)</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_FC_EN BIT(0)</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FC_CTRL2 0x0704</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_PREC_PAGE_SH 16</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_PREC_PAGE_MSK 0x1ff</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_PREC_PAGE_SH 0</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_PREC_PAGE_MSK 0x1ff</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_PAGE_CTRL 0x0710</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_GRP BIT(31)</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_MAX_PG_SH 16</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_MAX_PG_MSK 0x1fff</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_MIN_PG_SH 0</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_MIN_PG_MSK 0x1fff</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_PAGE_CTRL 0x0714</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_GRP BIT(31)</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_MAX_PG_SH 16</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_MAX_PG_MSK 0x1fff</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_MIN_PG_SH 0</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_MIN_PG_MSK 0x1fff</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH1_PAGE_INFO 0x0720</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_AVAIL_PG_SH 16</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_AVAIL_PG_MSK 0x1fff</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_USE_PG_SH 0</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_CH3_PAGE_INFO 0x0724</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_AVAIL_PG_SH 16</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_AVAIL_PG_MSK 0x1fff</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_USE_PG_SH 0</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET0_PUB_PAGE_INFO 0x0730</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_AVAL_PUBPG_SH 0</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_AVAL_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;</div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET1_PUB_PAGE_CTRL1 0x0740</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_MAX_PUBPG_SH 16</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_MAX_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_MAX_PUBPG_SH 0</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_MAX_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET1_PUB_PAGE_CTRL2 0x0744</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_ALL_MAX_PUBPG_SH 0</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_ALL_MAX_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;</div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO1 0x0748</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_USE_PUBPG_SH 16</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_USE_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_USE_PUBPG_SH 0</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_USE_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO2 0x074C</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_AVAL_PUBPG_SH 0</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_AVAL_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;</div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_SET1_PUB_PAGE_INFO3 0x0750</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_AVAL_PUBPG_SH 16</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G1_AVAL_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_AVAL_PUBPG_SH 0</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_G0_AVAL_PUBPG_MSK 0x1fff</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_WP_PAGE_CTRL1 0x0760</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_PREC_PAGE_WP_SH 16</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_PREC_PAGE_WP_MSK 0x1ff</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_WP_PAGE_CTRL2 0x0764</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WP_THRD_SH 0</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WP_THRD_MSK 0x1fff</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;</div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_WP_PAGE_INFO 0x0768</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WP_AVAL_PG_SH 16</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_WP_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FC_ERR_FLAG 0x0770</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_PUB_USE_PG_OFW BIT(24)</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_PUB_USE_PG_UFW BIT(23)</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_USE_PG_OFW BIT(22)</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_USE_PG_UFW BIT(21)</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_AVAL_PG_OFW BIT(20)</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_AVAL_PG_UFW BIT(19)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_WP_REQ_PG_ERR BIT(18)</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET1_REQ_PG_ERR BIT(16)</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_SET0_REQ_PG_ERR BIT(0)</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FWIMR0 0x0900</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_RDU_MSK BIT(21)</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_RDU_MSK BIT(20)</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_RDU_MSK BIT(19)</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_RDU_MSK BIT(18)</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_RDU_MSK BIT(17)</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_RDU_MSK BIT(16)</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_DERR_MSK BIT(13)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_DERR_MSK BIT(12)</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_DERR_MSK BIT(11)</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_DERR_MSK BIT(10)</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_DERR_MSK BIT(9)</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_DERR_MSK BIT(8)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_DOK_MSK BIT(5)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_DOK_MSK BIT(4)</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_DOK_MSK BIT(3)</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_DOK_MSK BIT(2)</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_DOK_MSK BIT(1)</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_DOK_MSK BIT(0)</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;</div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FWIMR1 0x0904</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_DERR_MSK BIT(11)</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_DERR_MSK BIT(10)</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_DERR_MSK BIT(9)</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_DERR_MSK BIT(8)</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_DOK_MSK BIT(3)</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_DOK_MSK BIT(2)</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_DOK_MSK BIT(1)</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_DOK_MSK BIT(0)</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FWISR0 0x0908</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_RDU BIT(21)</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_RDU BIT(20)</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_RDU BIT(19)</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_RDU BIT(18)</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_RDU BIT(17)</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_RDU BIT(16)</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_DERR BIT(13)</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_DERR BIT(12)</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_DERR BIT(11)</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_DERR BIT(10)</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_DERR BIT(9)</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_DERR BIT(8)</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH5_RX_DOK BIT(5)</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH4_RX_DOK BIT(4)</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_RX_DOK BIT(3)</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_RX_DOK BIT(2)</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_RX_DOK BIT(1)</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_RX_DOK BIT(0)</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;</div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define R_PL_AXIDMA_FWISR1 0x090C</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH3_TX_DOK BIT(3)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH2_TX_DOK BIT(2)</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH1_TX_DOK BIT(1)</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define B_PL_AXIDMA_CH0_TX_DOK BIT(0)</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">// WL_AX_Reg_CMAC_0.xls</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;</div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">// COMMON</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define R_AX_CMAC_FUNC_EN 0xC000</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define R_AX_CMAC_FUNC_EN_C1 0xE000</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define B_AX_CMAC_CRPRT BIT(31)</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define B_AX_CMAC_EN BIT(30)</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define B_AX_CMAC_TXEN BIT(29)</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define B_AX_CMAC_RXEN BIT(28)</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CMACREG_GCKEN BIT(15)</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define B_AX_PHYINTF_EN BIT(5)</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define B_AX_CMAC_DMA_EN BIT(4)</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define B_AX_PTCLTOP_EN BIT(3)</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULER_EN BIT(2)</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define B_AX_TMAC_EN BIT(1)</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define B_AX_RMAC_EN BIT(0)</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define R_AX_CK_EN 0xC004</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define R_AX_CK_EN_C1 0xE004</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define B_AX_CMAC_CKEN BIT(30)</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define B_AX_PHYINTF_CKEN BIT(5)</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define B_AX_CMAC_DMA_CKEN BIT(4)</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define B_AX_PTCLTOP_CKEN BIT(3)</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULER_CKEN BIT(2)</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define B_AX_TMAC_CKEN BIT(1)</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define B_AX_RMAC_CKEN BIT(0)</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define R_AX_WMAC_RFMOD 0xC010</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define R_AX_WMAC_RFMOD_C1 0xE010</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RFMOD_SH 0</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RFMOD_MSK 0x3</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define R_AX_R_BIST_CTRL 0xC040</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define R_AX_R_BIST_CTRL_C1 0xE040</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_DYN_READ_EN BIT(14)</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_LOOP_MODE BIT(13)</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_LVDRF_CLKDIS BIT(12)</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_DRF_RESUME BIT(3)</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_DRF_MODE BIT(2)</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_MODE BIT(1)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_RSTN_ALL BIT(0)</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;</div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define R_AX_SYM_MEM_RM_CTRL 0xC044</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define R_AX_SYM_MEM_RM_CTRL_C1 0xE044</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_FABDBG_SH 30</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_FABDBG_MSK 0x3</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_SIGN BIT(29)</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_2PRF BIT(27)</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_1PRF BIT(26)</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_1PSR BIT(25)</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RMV_ROM BIT(24)</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RME_WL_SH 4</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define B_AX_R_SYM_MEM_RME_WL_MSK 0xf</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_RSTN 0xC050</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_RSTN_C1 0xE050</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_RST_N_CMAC_SH 0</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_RST_N_CMAC_MSK 0x1ff</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;</div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_DONE 0xC054</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_DONE_C1 0xE054</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_CMAC_SH 0</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_CMAC_MSK 0x1ff</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_FAIL 0xC058</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_FAIL_C1 0xE058</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_CMAC_SH 0</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_CMAC_MSK 0x1ff</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_DRF_PAUSE 0xC05C</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_DRF_PAUSE_C1 0xE05C</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_CMAC_SH 0</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_CMAC_MSK 0x1ff</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_RSTN_SHARE 0xC060</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_RSTN_SHARE_C1 0xE060</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_RST_N_CMAC_SHARE_SH 0</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define B_AX_R_BIST_RST_N_CMAC_SHARE_MSK 0x7</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;</div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_DONE_SHARE 0xC064</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_DONE_SHARE_C1 0xE064</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_CMAC_SHARE_SH 0</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define B_AX_BIST_DONE_CMAC_SHARE_MSK 0x7</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_FAIL_SHARE 0xC068</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_BIST_FAIL_SHARE_C1 0xE068</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_CMAC_SHARE_SH 0</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define B_AX_BIST_FAIL_CMAC_SHARE_MSK 0x7</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_DRF_PAUSE_SHARE 0xC06C</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define R_AX_PARAM_CMAC_DRF_PAUSE_SHARE_C1 0xE06C</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_CMAC_SHARE_SH 0</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define B_AX_BIST_DRF_PAUSE_CMAC_SHARE_MSK 0x7</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION0 0xC070</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION0_C1 0xE070</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define B_AX_GID_15_POSITION_SH 30</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define B_AX_GID_15_POSITION_MSK 0x3</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define B_AX_GID_14_POSITION_SH 28</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define B_AX_GID_14_POSITION_MSK 0x3</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define B_AX_GID_13_POSITION_SH 26</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define B_AX_GID_13_POSITION_MSK 0x3</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define B_AX_GID_12_POSITION_SH 24</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define B_AX_GID_12_POSITION_MSK 0x3</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define B_AX_GID_11_POSITION_SH 22</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define B_AX_GID_11_POSITION_MSK 0x3</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define B_AX_GID_10_POSITION_SH 20</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define B_AX_GID_10_POSITION_MSK 0x3</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define B_AX_GID_9_POSITION_SH 18</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define B_AX_GID_9_POSITION_MSK 0x3</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define B_AX_GID_8_POSITION_SH 16</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define B_AX_GID_8_POSITION_MSK 0x3</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define B_AX_GID_7_POSITION_SH 14</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define B_AX_GID_7_POSITION_MSK 0x3</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">#define B_AX_GID_6_POSITION_SH 12</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#define B_AX_GID_6_POSITION_MSK 0x3</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define B_AX_GID_5_POSITION_SH 10</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define B_AX_GID_5_POSITION_MSK 0x3</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">#define B_AX_GID_4_POSITION_SH 8</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define B_AX_GID_4_POSITION_MSK 0x3</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define B_AX_GID_3_POSITION_SH 6</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">#define B_AX_GID_3_POSITION_MSK 0x3</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define B_AX_GID_2_POSITION_SH 4</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define B_AX_GID_2_POSITION_MSK 0x3</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define B_AX_GID_1_POSITION_SH 2</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define B_AX_GID_1_POSITION_MSK 0x3</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define B_AX_GID_0_POSITION_SH 0</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define B_AX_GID_0_POSITION_MSK 0x3</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION1 0xC074</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION1_C1 0xE074</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define B_AX_GID_31_POSITION_SH 30</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define B_AX_GID_31_POSITION_MSK 0x3</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define B_AX_GID_30_POSITION_SH 28</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define B_AX_GID_30_POSITION_MSK 0x3</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define B_AX_GID_29_POSITION_SH 26</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define B_AX_GID_29_POSITION_MSK 0x3</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define B_AX_GID_28_POSITION_SH 24</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="preprocessor">#define B_AX_GID_28_POSITION_MSK 0x3</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define B_AX_GID_27_POSITION_SH 22</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define B_AX_GID_27_POSITION_MSK 0x3</span></div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="preprocessor">#define B_AX_GID_26_POSITION_SH 20</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define B_AX_GID_26_POSITION_MSK 0x3</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define B_AX_GID_25_POSITION_SH 18</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define B_AX_GID_25_POSITION_MSK 0x3</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define B_AX_GID_24_POSITION_SH 16</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define B_AX_GID_24_POSITION_MSK 0x3</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define B_AX_GID_23_POSITION_SH 14</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define B_AX_GID_23_POSITION_MSK 0x3</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define B_AX_GID_22_POSITION_SH 12</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define B_AX_GID_22_POSITION_MSK 0x3</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define B_AX_GID_21_POSITION_SH 10</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define B_AX_GID_21_POSITION_MSK 0x3</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;<span class="preprocessor">#define B_AX_GID_20_POSITION_SH 8</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define B_AX_GID_20_POSITION_MSK 0x3</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define B_AX_GID_19_POSITION_SH 6</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define B_AX_GID_19_POSITION_MSK 0x3</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define B_AX_GID_18_POSITION_SH 4</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define B_AX_GID_18_POSITION_MSK 0x3</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="preprocessor">#define B_AX_GID_17_POSITION_SH 2</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define B_AX_GID_17_POSITION_MSK 0x3</span></div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="preprocessor">#define B_AX_GID_16_POSITION_SH 0</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define B_AX_GID_16_POSITION_MSK 0x3</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION2 0xC078</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION2_C1 0xE078</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define B_AX_GID_47_POSITION_SH 30</span></div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="preprocessor">#define B_AX_GID_47_POSITION_MSK 0x3</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="preprocessor">#define B_AX_GID_46_POSITION_SH 28</span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor">#define B_AX_GID_46_POSITION_MSK 0x3</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#define B_AX_GID_45_POSITION_SH 26</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define B_AX_GID_45_POSITION_MSK 0x3</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define B_AX_GID_44_POSITION_SH 24</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define B_AX_GID_44_POSITION_MSK 0x3</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define B_AX_GID_43_POSITION_SH 22</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">#define B_AX_GID_43_POSITION_MSK 0x3</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#define B_AX_GID_42_POSITION_SH 20</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define B_AX_GID_42_POSITION_MSK 0x3</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define B_AX_GID_41_POSITION_SH 18</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define B_AX_GID_41_POSITION_MSK 0x3</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#define B_AX_GID_40_POSITION_SH 16</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="preprocessor">#define B_AX_GID_40_POSITION_MSK 0x3</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define B_AX_GID_39_POSITION_SH 14</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">#define B_AX_GID_39_POSITION_MSK 0x3</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define B_AX_GID_38_POSITION_SH 12</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define B_AX_GID_38_POSITION_MSK 0x3</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define B_AX_GID_37_POSITION_SH 10</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define B_AX_GID_37_POSITION_MSK 0x3</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define B_AX_GID_36_POSITION_SH 8</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define B_AX_GID_36_POSITION_MSK 0x3</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define B_AX_GID_35_POSITION_SH 6</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define B_AX_GID_35_POSITION_MSK 0x3</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define B_AX_GID_34_POSITION_SH 4</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define B_AX_GID_34_POSITION_MSK 0x3</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define B_AX_GID_33_POSITION_SH 2</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define B_AX_GID_33_POSITION_MSK 0x3</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define B_AX_GID_32_POSITION_SH 0</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define B_AX_GID_32_POSITION_MSK 0x3</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION3 0xC07C</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION3_C1 0xE07C</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define B_AX_GID_63_POSITION_SH 30</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define B_AX_GID_63_POSITION_MSK 0x3</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define B_AX_GID_62_POSITION_SH 28</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#define B_AX_GID_62_POSITION_MSK 0x3</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define B_AX_GID_61_POSITION_SH 26</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define B_AX_GID_61_POSITION_MSK 0x3</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define B_AX_GID_60_POSITION_SH 24</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define B_AX_GID_60_POSITION_MSK 0x3</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define B_AX_GID_59_POSITION_SH 22</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define B_AX_GID_59_POSITION_MSK 0x3</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define B_AX_GID_58_POSITION_SH 20</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define B_AX_GID_58_POSITION_MSK 0x3</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define B_AX_GID_57_POSITION_SH 18</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define B_AX_GID_57_POSITION_MSK 0x3</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define B_AX_GID_56_POSITION_SH 16</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define B_AX_GID_56_POSITION_MSK 0x3</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define B_AX_GID_55_POSITION_SH 14</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define B_AX_GID_55_POSITION_MSK 0x3</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define B_AX_GID_54_POSITION_SH 12</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define B_AX_GID_54_POSITION_MSK 0x3</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define B_AX_GID_53_POSITION_SH 10</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define B_AX_GID_53_POSITION_MSK 0x3</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define B_AX_GID_52_POSITION_SH 8</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define B_AX_GID_52_POSITION_MSK 0x3</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define B_AX_GID_51_POSITION_SH 6</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define B_AX_GID_51_POSITION_MSK 0x3</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define B_AX_GID_50_POSITION_SH 4</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define B_AX_GID_50_POSITION_MSK 0x3</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define B_AX_GID_49_POSITION_SH 2</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define B_AX_GID_49_POSITION_MSK 0x3</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define B_AX_GID_48_POSITION_SH 0</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define B_AX_GID_48_POSITION_MSK 0x3</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION_EN0 0xC080</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION_EN0_C1 0xE080</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define B_AX_GID_31_POSITION_EN BIT(31)</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define B_AX_GID_30_POSITION_EN BIT(30)</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define B_AX_GID_29_POSITION_EN BIT(29)</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define B_AX_GID_28_POSITION_EN BIT(28)</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define B_AX_GID_27_POSITION_EN BIT(27)</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define B_AX_GID_26_POSITION_EN BIT(26)</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define B_AX_GID_25_POSITION_EN BIT(25)</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define B_AX_GID_24_POSITION_EN BIT(24)</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define B_AX_GID_23_POSITION_EN BIT(23)</span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define B_AX_GID_22_POSITION_EN BIT(22)</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define B_AX_GID_21_POSITION_EN BIT(21)</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define B_AX_GID_20_POSITION_EN BIT(20)</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define B_AX_GID_19_POSITION_EN BIT(19)</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define B_AX_GID_18_POSITION_EN BIT(18)</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define B_AX_GID_17_POSITION_EN BIT(17)</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define B_AX_GID_16_POSITION_EN BIT(16)</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define B_AX_GID_15_POSITION_EN BIT(15)</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define B_AX_GID_14_POSITION_EN BIT(14)</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define B_AX_GID_13_POSITION_EN BIT(13)</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define B_AX_GID_12_POSITION_EN BIT(12)</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define B_AX_GID_11_POSITION_EN BIT(11)</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define B_AX_GID_10_POSITION_EN BIT(10)</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define B_AX_GID_9_POSITION_EN BIT(9)</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define B_AX_GID_8_POSITION_EN BIT(8)</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define B_AX_GID_7_POSITION_EN BIT(7)</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define B_AX_GID_6_POSITION_EN BIT(6)</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define B_AX_GID_5_POSITION_EN BIT(5)</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define B_AX_GID_4_POSITION_EN BIT(4)</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define B_AX_GID_3_POSITION_EN BIT(3)</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define B_AX_GID_2_POSITION_EN BIT(2)</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define B_AX_GID_1_POSITION_EN BIT(1)</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define B_AX_GID_0_POSITION_EN BIT(0)</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;</div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION_EN1 0xC084</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define R_AX_GID_POSITION_EN1_C1 0xE084</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define B_AX_GID_63_POSITION_EN BIT(31)</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define B_AX_GID_62_POSITION_EN BIT(30)</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define B_AX_GID_61_POSITION_EN BIT(29)</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define B_AX_GID_60_POSITION_EN BIT(28)</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define B_AX_GID_59_POSITION_EN BIT(27)</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define B_AX_GID_58_POSITION_EN BIT(26)</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define B_AX_GID_57_POSITION_EN BIT(25)</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define B_AX_GID_56_POSITION_EN BIT(24)</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define B_AX_GID_55_POSITION_EN BIT(23)</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define B_AX_GID_54_POSITION_EN BIT(22)</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define B_AX_GID_53_POSITION_EN BIT(21)</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define B_AX_GID_52_POSITION_EN BIT(20)</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define B_AX_GID_51_POSITION_EN BIT(19)</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define B_AX_GID_50_POSITION_EN BIT(18)</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define B_AX_GID_49_POSITION_EN BIT(17)</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define B_AX_GID_48_POSITION_EN BIT(16)</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define B_AX_GID_47_POSITION_EN BIT(15)</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define B_AX_GID_46_POSITION_EN BIT(14)</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define B_AX_GID_45_POSITION_EN BIT(13)</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define B_AX_GID_44_POSITION_EN BIT(12)</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define B_AX_GID_43_POSITION_EN BIT(11)</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define B_AX_GID_42_POSITION_EN BIT(10)</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define B_AX_GID_41_POSITION_EN BIT(9)</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define B_AX_GID_40_POSITION_EN BIT(8)</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define B_AX_GID_39_POSITION_EN BIT(7)</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define B_AX_GID_38_POSITION_EN BIT(6)</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define B_AX_GID_37_POSITION_EN BIT(5)</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define B_AX_GID_36_POSITION_EN BIT(4)</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define B_AX_GID_35_POSITION_EN BIT(3)</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define B_AX_GID_34_POSITION_EN BIT(2)</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define B_AX_GID_33_POSITION_EN BIT(1)</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define B_AX_GID_32_POSITION_EN BIT(0)</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define R_AX_TX_SUB_CARRIER_VALUE 0xC088</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define R_AX_TX_SUB_CARRIER_VALUE_C1 0xE088</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define B_AX_TXSC_80M_SH 8</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define B_AX_TXSC_80M_MSK 0xf</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define B_AX_TXSC_40M_SH 4</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define B_AX_TXSC_40M_MSK 0xf</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define B_AX_TXSC_20M_SH 0</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define B_AX_TXSC_20M_MSK 0xf</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define R_AX_RRSR0 0xC08C</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define R_AX_RRSR0_C1 0xE08C</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define B_AX_RRSR_HE_SH 24</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define B_AX_RRSR_HE_MSK 0xff</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define B_AX_RRSR_VHT_SH 16</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define B_AX_RRSR_VHT_MSK 0xff</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define B_AX_RRSR_HT_SH 8</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define B_AX_RRSR_HT_MSK 0xff</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define B_AX_RRSR_OFDM_SH 0</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define B_AX_RRSR_OFDM_MSK 0xff</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define R_AX_RRSR1 0xC090</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define R_AX_RRSR1_C1 0xE090</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define B_AX_RRSR_RATE_EN_SH 8</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define B_AX_RRSR_RATE_EN_MSK 0xf</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define B_AX_RSC_SH 6</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define B_AX_RSC_MSK 0x3</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define B_AX_RRSR_CCK_SH 0</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define B_AX_RRSR_CCK_MSK 0xf</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define R_AX_FWC00IMR 0xC100</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define R_AX_FWC00IMR_C1 0xE100</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define B_AX_FS_SND_RDY_INT_EN BIT(29)</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define B_AX_FS_RP_END_INT_EN BIT(28)</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor">#define B_AX_FS_RXBCN_TO_CNT_INT_EN BIT(27)</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define B_AX_FS_RXBCN_HIT_INT_EN BIT(26)</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define B_AX_FS_RX_MATCH_RTT_INT_EN BIT(25)</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define B_AX_FS_BCNQ_LOCK_INT_EN BIT(24)</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_CTWEND_INT_EN BIT(23)</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_TSF32_TOGGLE_INT_EN BIT(22)</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_RFON_INT_EN BIT(21)</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_RFOFF_INT_EN BIT(20)</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_CTWEND_INT_EN BIT(19)</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_TSF32_TOGGLE_INT_EN BIT(18)</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_RFON_INT_EN BIT(17)</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_RFOFF_INT_EN BIT(16)</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE3_INT_EN BIT(15)</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE2_INT_EN BIT(14)</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE1_INT_EN BIT(13)</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE0_INT_EN BIT(12)</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define B_AX_FS_RXFTMREQ_INT_EN BIT(11)</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define B_AX_FS_RXFTM_INT_EN BIT(10)</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define B_AX_FS_FTM_PTT_EN BIT(9)</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define B_AX_FS_TXFTM_INT_EN BIT(8)</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define B_AX_FS_SOUND_DONE_INT_EN BIT(7)</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define B_AX_FS_RXDONE_INT_EN BIT(6)</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_5_INT_EN BIT(5)</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_4_INT_EN BIT(4)</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_3_INT_EN BIT(3)</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_2_INT_EN BIT(2)</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_1_INT_EN BIT(1)</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_0_INT_EN BIT(0)</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;</div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define R_AX_FWC00ISR 0xC104</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define R_AX_FWC00ISR_C1 0xE104</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define B_AX_FS_SND_RDY_INT BIT(29)</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define B_AX_FS_RP_END_INT BIT(28)</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define B_AX_FS_RXBCN_TO_CNT_INT BIT(27)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define B_AX_FS_RXBCN_HIT_INT BIT(26)</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define B_AX_FS_RX_MATCH_RTT_INT BIT(25)</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define B_AX_FS_BCNQ_LOCK_INT BIT(24)</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_CTWEND_INT BIT(23)</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_TSF32_TOGGLE_INT BIT(22)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_RFON_INT BIT(21)</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P1_RFOFF_INT BIT(20)</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_CTWEND_INT BIT(19)</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_TSF32_TOGGLE_INT BIT(18)</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_RFON_INT BIT(17)</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define B_AX_FS_P2P0_RFOFF_INT BIT(16)</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE3_INT BIT(15)</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE2_INT BIT(14)</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE1_INT BIT(13)</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define B_AX_FS_MACID_PWRCHANGE0_INT BIT(12)</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define B_AX_FS_RXFTMREQ_INT BIT(11)</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define B_AX_FS_RXFTM_INT BIT(10)</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define B_AX_FS_FTM_PTT_INT BIT(9)</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define B_AX_FS_TXFTM_INT BIT(8)</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define B_AX_FS_SOUND_DONE_INT BIT(7)</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define B_AX_FS_RXDONE_INT BIT(6)</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_5_INT BIT(5)</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_4_INT BIT(4)</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_3_INT BIT(3)</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_2_INT BIT(2)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_1_INT BIT(1)</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define B_AX_FS_PSTIMER_0_INT BIT(0)</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define R_AX_FWC01IMR 0xC108</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define R_AX_FWC01IMR_C1 0xE108</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXBCN_NOHIT_INT_EN BIT(22)</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXMTF1MRR0_INT_EN BIT(21)</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXMTF0_INT_EN BIT(20)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UAPSDMD1_INT_EN BIT(19)</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UAPSDMD0_INT_EN BIT(18)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TRIGGER_PKT_INT_EN BIT(17)</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_EOSP_INT_EN BIT(16)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TXPKTIN_EN BIT(15)</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TX_NULL1_INT_EN BIT(14)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TX_NULL0_INT_EN BIT(13)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UMD0_INT_EN BIT(12)</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UMD1_INT_EN BIT(11)</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_BMD0_INT_EN BIT(10)</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_BMD1_INT_EN BIT(9)</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXBCNOK_INT_EN BIT(8)</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define R_AX_FWC01ISR 0xC10C</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define R_AX_FWC01ISR_C1 0xE10C</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXBCN_NOHIT_INT BIT(22)</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXMTF1MRR0_INT BIT(21)</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXMTF0_INT BIT(20)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UAPSDMD1_INT BIT(19)</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UAPSDMD0_INT BIT(18)</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TRIGGER_PKT_INT BIT(17)</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_EOSP_INT BIT(16)</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TXPKTIN_INT BIT(15)</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TX_NULL1_INT BIT(14)</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_TX_NULL0_INT BIT(13)</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UMD0_INT BIT(12)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_UMD1_INT BIT(11)</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_BMD0_INT BIT(10)</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RX_BMD1_INT BIT(9)</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define B_AX_FS_P0_RXBCNOK_INT BIT(8)</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB0_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;</div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define R_AX_FWC02IMR 0xC110</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define R_AX_FWC02IMR_C1 0xE110</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXBCN_NOHIT_INT_EN BIT(22)</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXMTF1MRR0_INT_EN BIT(21)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXMTF0_INT_EN BIT(20)</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UAPSDMD1_INT_EN BIT(19)</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UAPSDMD0_INT_EN BIT(18)</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TRIGGER_PKT_INT_EN BIT(17)</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_EOSP_INT_EN BIT(16)</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXPKTIN_INT_EN BIT(15)</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TX_NULL1_INT_EN BIT(14)</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TX_NULL0_INT_EN BIT(13)</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UMD0_INT_EN BIT(12)</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UMD1_INT_EN BIT(11)</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_BMD0_INT_EN BIT(10)</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_BMD1_INT_EN BIT(9)</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXBCNOK_INT_EN BIT(8)</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define R_AX_FWC02ISR 0xC114</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define R_AX_FWC02ISR_C1 0xE114</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXBCN_NOHIT_INT BIT(22)</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXMTF1MRR0_INT BIT(21)</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXMTF0_INT BIT(20)</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UAPSDMD1_INT BIT(19)</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UAPSDMD0_INT BIT(18)</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TRIGGER_PKT_INT BIT(17)</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_EOSP_INT BIT(16)</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXPKTIN_INT BIT(15)</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TX_NULL1_INT BIT(14)</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TX_NULL0_INT BIT(13)</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UMD0_INT BIT(12)</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_UMD1_INT BIT(11)</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_BMD0_INT BIT(10)</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RX_BMD1_INT BIT(9)</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_RXBCNOK_INT BIT(8)</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define B_AX_FS_P1_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;</div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define R_AX_FWC03IMR 0xC118</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define R_AX_FWC03IMR_C1 0xE118</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXBCN_NOHIT_INT_EN BIT(22)</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXMTF1MRR0_INT_EN BIT(21)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXMTF0_INT_EN BIT(20)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UAPSDMD1_INT_EN BIT(19)</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UAPSDMD0_INT_EN BIT(18)</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TRIGGER_PKT_INT_EN BIT(17)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_EOSP_INT_EN BIT(16)</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXPKTIN_INT_EN BIT(15)</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TX_NULL1_INT_EN BIT(14)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TX_NULL0_INT_EN BIT(13)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UMD0_INT_EN BIT(12)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UMD1_INT_EN BIT(11)</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_BMD0_INT_EN BIT(10)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_BMD1_INT_EN BIT(9)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXBCNOK_INT_EN BIT(8)</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;</div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define R_AX_FWC03ISR 0xC11C</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define R_AX_FWC03ISR_C1 0xE11C</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXBCN_NOHIT_INT BIT(22)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXMTF1MRR0_INT BIT(21)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXMTF0_INT BIT(20)</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UAPSDMD1_INT BIT(19)</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UAPSDMD0_INT BIT(18)</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TRIGGER_PKT_INT BIT(17)</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_EOSP_INT BIT(16)</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXPKTIN_INT BIT(15)</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TX_NULL1_INT BIT(14)</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TX_NULL0_INT BIT(13)</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UMD0_INT BIT(12)</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_UMD1_INT BIT(11)</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_BMD0_INT BIT(10)</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RX_BMD1_INT BIT(9)</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_RXBCNOK_INT BIT(8)</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define B_AX_FS_P2_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define R_AX_FWC04IMR 0xC120</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define R_AX_FWC04IMR_C1 0xE120</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXBCN_NOHIT_INT_EN BIT(22)</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXMTF1MRR0_INT_EN BIT(21)</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXMTF0_INT_EN BIT(20)</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UAPSDMD1_INT_EN BIT(19)</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UAPSDMD0_INT_EN BIT(18)</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TRIGGER_PKT_INT_EN BIT(17)</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_EOSP_INT_EN BIT(16)</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXPKTIN_INT_EN BIT(15)</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TX_NULL1_INT_EN BIT(14)</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TX_NULL0_INT_EN BIT(13)</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UMD0_INT_EN BIT(12)</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UMD1_INT_EN BIT(11)</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_BMD0_INT_EN BIT(10)</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_BMD1_INT_EN BIT(9)</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXBCNOK_INT_EN BIT(8)</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;</div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define R_AX_FWC04ISR 0xC124</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define R_AX_FWC04ISR_C1 0xE124</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXBCN_NOHIT_INT BIT(22)</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXMTF1MRR0_INT BIT(21)</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXMTF0_INT BIT(20)</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UAPSDMD1_INT BIT(19)</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UAPSDMD0_INT BIT(18)</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TRIGGER_PKT_INT BIT(17)</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_EOSP_INT BIT(16)</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXPKTIN_INT BIT(15)</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TX_NULL1_INT BIT(14)</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TX_NULL0_INT BIT(13)</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UMD0_INT BIT(12)</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_UMD1_INT BIT(11)</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_BMD0_INT BIT(10)</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RX_BMD1_INT BIT(9)</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_RXBCNOK_INT BIT(8)</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define B_AX_FS_P3_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define R_AX_FWC05IMR 0xC128</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define R_AX_FWC05IMR_C1 0xE128</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXBCN_NOHIT_INT_EN BIT(22)</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXMTF1MRR0_INT_EN BIT(21)</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXMTF0_INT_EN BIT(20)</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UAPSDMD1_INT_EN BIT(19)</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UAPSDMD0_INT_EN BIT(18)</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TRIGGER_PKT_INT_EN BIT(17)</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_EOSP_INT_EN BIT(16)</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXPKTIN_INT_EN BIT(15)</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TX_NULL1_INT_EN BIT(14)</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TX_NULL0_INT_EN BIT(13)</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UMD0_INT_EN BIT(12)</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UMD1_INT_EN BIT(11)</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_BMD0_INT_EN BIT(10)</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_BMD1_INT_EN BIT(9)</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXBCNOK_INT_EN BIT(8)</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;</div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define R_AX_FWC05ISR 0xC12C</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define R_AX_FWC05ISR_C1 0xE12C</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXBCN_NOHIT_INT BIT(22)</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXMTF1MRR0_INT BIT(21)</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXMTF0_INT BIT(20)</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UAPSDMD1_INT BIT(19)</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UAPSDMD0_INT BIT(18)</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TRIGGER_PKT_INT BIT(17)</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_EOSP_INT BIT(16)</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXPKTIN_INT BIT(15)</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TX_NULL1_INT BIT(14)</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TX_NULL0_INT BIT(13)</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UMD0_INT BIT(12)</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_UMD1_INT BIT(11)</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_BMD0_INT BIT(10)</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RX_BMD1_INT BIT(9)</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_RXBCNOK_INT BIT(8)</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define B_AX_FS_P4_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define R_AX_FWC06IMR 0xC130</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define R_AX_FWC06IMR_C1 0xE130</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TXBCNERR_INT_EN BIT(29)</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TXBCNOK_INT_EN BIT(28)</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_HIQWND_INT_EN BIT(27)</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TBTT_INT_EN BIT(26)</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TBTTERLY_INT_EN BIT(25)</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_BCNERLY_INT_EN BIT(24)</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TXBCNERR_INT_EN BIT(21)</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TXBCNOK_INT_EN BIT(20)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_HIQWND_INT_EN BIT(19)</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TBTT_INT_EN BIT(18)</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TBTTERLY_INT_EN BIT(17)</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_BCNERLY_INT_EN BIT(16)</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TXBCNERR_INT_EN BIT(13)</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TXBCNOK_INT_EN BIT(12)</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_HIQWND_INT_EN BIT(11)</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TBTT_INT_EN BIT(10)</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TBTTERLY_INT_EN BIT(9)</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_BCNERLY_INT_EN BIT(8)</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define R_AX_FWC06ISR 0xC134</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define R_AX_FWC06ISR_C1 0xE134</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TXBCNERR_INT BIT(29)</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TXBCNOK_INT BIT(28)</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_HIQWND_INT BIT(27)</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TBTT_INT BIT(26)</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_TBTTERLY_INT BIT(25)</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB4_BCNERLY_INT BIT(24)</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TXBCNERR_INT BIT(21)</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TXBCNOK_INT BIT(20)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_HIQWND_INT BIT(19)</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TBTT_INT BIT(18)</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_TBTTERLY_INT BIT(17)</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB3_BCNERLY_INT BIT(16)</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TXBCNERR_INT BIT(13)</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TXBCNOK_INT BIT(12)</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_HIQWND_INT BIT(11)</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TBTT_INT BIT(10)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_TBTTERLY_INT BIT(9)</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB2_BCNERLY_INT BIT(8)</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB1_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;</div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define R_AX_FWC07IMR 0xC138</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define R_AX_FWC07IMR_C1 0xE138</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TXBCNERR_INT_EN BIT(29)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TXBCNOK_INT_EN BIT(28)</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_HIQWND_INT_EN BIT(27)</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TBTT_INT_EN BIT(26)</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TBTTERLY_INT_EN BIT(25)</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_BCNERLY_INT_EN BIT(24)</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TXBCNERR_INT_EN BIT(21)</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TXBCNOK_INT_EN BIT(20)</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_HIQWND_INT_EN BIT(19)</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TBTT_INT_EN BIT(18)</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TBTTERLY_INT_EN BIT(17)</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_BCNERLY_INT_EN BIT(16)</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TXBCNERR_INT_EN BIT(13)</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TXBCNOK_INT_EN BIT(12)</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_HIQWND_INT_EN BIT(11)</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TBTT_INT_EN BIT(10)</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TBTTERLY_INT_EN BIT(9)</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_BCNERLY_INT_EN BIT(8)</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define R_AX_FWC07ISR 0xC13C</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define R_AX_FWC07ISR_C1 0xE13C</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TXBCNERR_INT BIT(29)</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TXBCNOK_INT BIT(28)</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_HIQWND_INT BIT(27)</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TBTT_INT BIT(26)</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_TBTTERLY_INT BIT(25)</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB8_BCNERLY_INT BIT(24)</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TXBCNERR_INT BIT(21)</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TXBCNOK_INT BIT(20)</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_HIQWND_INT BIT(19)</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TBTT_INT BIT(18)</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_TBTTERLY_INT BIT(17)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB7_BCNERLY_INT BIT(16)</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TXBCNERR_INT BIT(13)</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TXBCNOK_INT BIT(12)</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_HIQWND_INT BIT(11)</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TBTT_INT BIT(10)</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_TBTTERLY_INT BIT(9)</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB6_BCNERLY_INT BIT(8)</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB5_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define R_AX_FWC08IMR 0xC140</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define R_AX_FWC08IMR_C1 0xE140</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TXBCNERR_INT_EN BIT(29)</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TXBCNOK_INT_EN BIT(28)</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_HIQWND_INT_EN BIT(27)</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TBTT_INT_EN BIT(26)</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TBTTERLY_INT_EN BIT(25)</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_BCNERLY_INT_EN BIT(24)</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TXBCNERR_INT_EN BIT(21)</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TXBCNOK_INT_EN BIT(20)</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_HIQWND_INT_EN BIT(19)</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TBTT_INT_EN BIT(18)</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TBTTERLY_INT_EN BIT(17)</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_BCNERLY_INT_EN BIT(16)</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TXBCNERR_INT_EN BIT(13)</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TXBCNOK_INT_EN BIT(12)</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_HIQWND_INT_EN BIT(11)</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TBTT_INT_EN BIT(10)</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TBTTERLY_INT_EN BIT(9)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_BCNERLY_INT_EN BIT(8)</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;</div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define R_AX_FWC08ISR 0xC144</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define R_AX_FWC08ISR_C1 0xE144</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TXBCNERR_INT BIT(29)</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TXBCNOK_INT BIT(28)</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_HIQWND_INT BIT(27)</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TBTT_INT BIT(26)</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_TBTTERLY_INT BIT(25)</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB12_BCNERLY_INT BIT(24)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TXBCNERR_INT BIT(21)</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TXBCNOK_INT BIT(20)</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_HIQWND_INT BIT(19)</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TBTT_INT BIT(18)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_TBTTERLY_INT BIT(17)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB11_BCNERLY_INT BIT(16)</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TXBCNERR_INT BIT(13)</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TXBCNOK_INT BIT(12)</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_HIQWND_INT BIT(11)</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TBTT_INT BIT(10)</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_TBTTERLY_INT BIT(9)</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB10_BCNERLY_INT BIT(8)</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB9_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;</div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define R_AX_FWC09IMR 0xC148</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define R_AX_FWC09IMR_C1 0xE148</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TXBCNERR_INT_EN BIT(21)</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TXBCNOK_INT_EN BIT(20)</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_HIQWND_INT_EN BIT(19)</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TBTT_INT_EN BIT(18)</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TBTTERLY_INT_EN BIT(17)</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_BCNERLY_INT_EN BIT(16)</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TXBCNERR_INT_EN BIT(13)</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TXBCNOK_INT_EN BIT(12)</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_HIQWND_INT_EN BIT(11)</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TBTT_INT_EN BIT(10)</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TBTTERLY_INT_EN BIT(9)</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_BCNERLY_INT_EN BIT(8)</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TXBCNERR_INT_EN BIT(5)</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TXBCNOK_INT_EN BIT(4)</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_HIQWND_INT_EN BIT(3)</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TBTT_INT_EN BIT(2)</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TBTTERLY_INT_EN BIT(1)</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_BCNERLY_INT_EN BIT(0)</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;</div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define R_AX_FWC09ISR 0xC14C</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define R_AX_FWC09ISR_C1 0xE14C</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TXBCNERR_INT BIT(21)</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TXBCNOK_INT BIT(20)</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_HIQWND_INT BIT(19)</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TBTT_INT BIT(18)</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_TBTTERLY_INT BIT(17)</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB15_BCNERLY_INT BIT(16)</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TXBCNERR_INT BIT(13)</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TXBCNOK_INT BIT(12)</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_HIQWND_INT BIT(11)</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TBTT_INT BIT(10)</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_TBTTERLY_INT BIT(9)</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB14_BCNERLY_INT BIT(8)</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TXBCNERR_INT BIT(5)</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TXBCNOK_INT BIT(4)</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_HIQWND_INT BIT(3)</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TBTT_INT BIT(2)</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_TBTTERLY_INT BIT(1)</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define B_AX_FS_P0MB13_BCNERLY_INT BIT(0)</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;</div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define R_AX_CMAC_ERR_IMR 0xC160</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define R_AX_CMAC_ERR_IMR_C1 0xE160</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_ERR_IND_EN BIT(7)</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RX_ERR_IND_EN BIT(6)</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_ERR_IND_EN BIT(5)</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define B_AX_PHYINTF_ERR_IND_EN BIT(4)</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define B_AX_DMA_TOP_ERR_IND_EN BIT(3)</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TOP_ERR_IND_EN BIT(1)</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULE_TOP_ERR_IND_EN BIT(0)</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;</div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define R_AX_CMAC_ERR_ISR 0xC164</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define R_AX_CMAC_ERR_ISR_C1 0xE164</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_ERR_IND BIT(7)</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RX_ERR_IND BIT(6)</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_ERR_IND BIT(5)</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define B_AX_PHYINTF_ERR_IND BIT(4)</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define B_AX_DMA_TOP_ERR_IND BIT(3)</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TOP_ERR_IND BIT(1)</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULE_TOP_ERR_IND BIT(0)</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;</div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define R_AX_HC00IMR 0xC180</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define R_AX_HC00IMR_C1 0xE180</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P4_INT_EN BIT(16)</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P3_INT_EN BIT(15)</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P2_INT_EN BIT(14)</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P1_INT_EN BIT(13)</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P0_INT_EN BIT(12)</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define B_AX_PKT_INFO_ERR_INT_EN BIT(11)</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define B_AX_BB_STOPRX_INT_EN BIT(10)</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define B_AX_TXERR_INT_EN BIT(9)</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define B_AX_RXERR_INT_EN BIT(8)</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define B_AX_P2P1_TSF32_TOGG_INT_EN BIT(7)</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define B_AX_P2P0_TSF32_TOGG_INT_EN BIT(6)</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define B_AX_PWR_127TO96_INT_EN BIT(5)</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define B_AX_PWR_95TO64_INT_EN BIT(4)</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define B_AX_PWR_63TO32_INT_EN BIT(3)</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define B_AX_PWR_31TO0_INT_EN BIT(2)</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER_5_INT_EN BIT(1)</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER_4_INT_EN BIT(0)</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define R_AX_HC00ISR 0xC184</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define R_AX_HC00ISR_C1 0xE184</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P4_INT BIT(16)</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P3_INT BIT(15)</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P2_INT BIT(14)</span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P1_INT BIT(13)</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define B_AX_TBTT_B0P0_INT BIT(12)</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define B_AX_PKT_INFO_ERR_INT BIT(11)</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define B_AX_BB_STOPRX_INT BIT(10)</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define B_AX_TXERR_INT BIT(9)</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define B_AX_RXERR_INT BIT(8)</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define B_AX_P2P1_TSF32_TOGG_INT BIT(7)</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define B_AX_P2P0_TSF32_TOGG_INT BIT(6)</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define B_AX_PWR_127TO96_INT BIT(5)</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define B_AX_PWR_95TO64_INT BIT(4)</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define B_AX_PWR_63TO32_INT BIT(3)</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define B_AX_PWR_31TO0_INT BIT(2)</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER_5_INT BIT(1)</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER_4_INT BIT(0)</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">// SCH</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;</div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CTRL 0xC200</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CTRL_C1 0xE200</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PWR_RST1 BIT(31)</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PWR_RST0 BIT(30)</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define B_AX_PPS0_CTWIN_SH 16</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define B_AX_PPS0_CTWIN_MSK 0xfff</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define B_AX_PPS0_TXOP_BRK_EN BIT(15)</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define B_AX_PPS0_AGG_BRK_EN BIT(14)</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF_AND_EN BIT(13)</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PSWIND_EN BIT(12)</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define B_AX_PPS0_TSFB32_RST_EN BIT(11)</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PORT_SEL_SH 8</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PORT_SEL_MSK 0x7</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define B_AX_PPS0_ALLSLEEP_EN BIT(7)</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define B_AX_PPS0_OFF_DISTX_EN BIT(6)</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define B_AX_PPS0_CTWIN_EN BIT(5)</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define B_AX_PPS0_BCNAREA_EN BIT(4)</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define B_AX_PPS0_WITHBCNERY BIT(3)</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_EN BIT(2)</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_EN BIT(1)</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PWR_MGT_EN BIT(0)</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;</div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define R_AX_PPS0_SPEC_STATE 0xC204</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define R_AX_PPS0_SPEC_STATE_C1 0xE204</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_POW_STATE BIT(7)</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_CTWIN_ON BIT(6)</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_BCNAREA_ON BIT(5)</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_BCNERLY BIT(4)</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_POF1_OFF_PERD BIT(3)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_FORCE_DOZE1 BIT(2)</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_POF0_OFF_PERD BIT(1)</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define B_AX_PPS0_SPEC_FORCE_DOZE0 BIT(0)</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;</div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define R_AX_PPS0_STATE 0xC205</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define R_AX_PPS0_STATE_C1 0xE205</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POW_STATE BIT(7)</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define B_AX_PPS0_CTWIN_ON BIT(6)</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define B_AX_PPS0_BCNAREA_ON BIT(5)</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define B_AX_PPS0_BCNERLY BIT(4)</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_OFF_PERD BIT(3)</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define B_AX_PPS0_FORCE_DOZE1 BIT(2)</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_OFF_PERD BIT(1)</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define B_AX_PPS0_FORCE_DOZE0 BIT(0)</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL0 0xC206</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL0_C1 0xE206</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF_STOP_TX_HANG BIT(15)</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define B_AX_PPS0_MGQ_PAUSE_EN BIT(11)</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define B_AX_PPS0_HIQ_PAUSE_EN BIT(10)</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define B_AX_PPS0_BCNQ_PAUSE_EN BIT(9)</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define B_AX_PPS0_MACID_PAUSE_EN BIT(8)</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PAUSE_MACID_SH 0</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define B_AX_PPS0_PAUSE_MACID_MSK 0xff</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;</div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL1 0xC208</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL1_C1 0xE208</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWON_DISTX_SH 16</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWON_DISTX_MSK 0xffff</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWOFF_DISTX_SH 0</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWOFF_DISTX_MSK 0xffff</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;</div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL2 0xC20C</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define R_AX_PPS0_PAUSE_CTRL2_C1 0xE20C</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWOFF_ERLY_SH 16</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWOFF_ERLY_MSK 0xffff</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWON_ERLY_SH 0</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POWON_ERLY_MSK 0xffff</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM0 0xC210</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM0_C1 0xE210</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_DUR_SH 0</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_DUR_MSK 0xffffffffL</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;</div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM1 0xC214</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM1_C1 0xE214</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_ITVL_SH 0</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_ITVL_MSK 0xffffffffL</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM2 0xC218</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM2_C1 0xE218</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_START_SH 0</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_START_MSK 0xffffffffL</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;</div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM3 0xC21C</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF0_PARAM3_C1 0xE21C</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CUR_CNT_SH 8</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CUR_CNT_MSK 0xff</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CNT_SH 0</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CNT_MSK 0xff</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;</div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM0 0xC220</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM0_C1 0xE220</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_DUR_SH 0</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_DUR_MSK 0xffffffffL</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;</div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM1 0xC224</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM1_C1 0xE224</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_ITVL_SH 0</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_ITVL_MSK 0xffffffffL</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM2 0xC228</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM2_C1 0xE228</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_START_SH 0</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_START_MSK 0xffffffffL</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;</div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM3 0xC22C</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define R_AX_PPS0_POF1_PARAM3_C1 0xE22C</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CUR_CNT_SH 8</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CUR_CNT_MSK 0xff</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CNT_SH 0</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CNT_MSK 0xff</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CURR_DOZE0 0xC230</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CURR_DOZE0_C1 0xE230</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CURR_DOZE_SH 0</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF0_CURR_DOZE_MSK 0xffffffffL</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CURR_DOZE1 0xC234</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define R_AX_PPS0_CURR_DOZE1_C1 0xE234</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CURR_DOZE_SH 0</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define B_AX_PPS0_POF1_CURR_DOZE_MSK 0xffffffffL</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;</div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CTRL 0xC240</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CTRL_C1 0xE240</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PWR_RST1 BIT(31)</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PWR_RST0 BIT(30)</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define B_AX_PPS1_CTWIN_SH 16</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define B_AX_PPS1_CTWIN_MSK 0xfff</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define B_AX_PPS1_TXOP_BRK_EN BIT(15)</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define B_AX_PPS1_AGG_BRK_EN BIT(14)</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF_AND_EN BIT(13)</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PSWIND_EN BIT(12)</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define B_AX_PPS1_TSFB32_RST_EN BIT(11)</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PORT_SEL_SH 8</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PORT_SEL_MSK 0x7</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define B_AX_PPS1_ALLSLEEP_EN BIT(7)</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define B_AX_PPS1_OFF_DISTX_EN BIT(6)</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define B_AX_PPS1_CTWIN_EN BIT(5)</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define B_AX_PPS1_BCNAREA_EN BIT(4)</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define B_AX_PPS1_WITHBCNERY BIT(3)</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_EN BIT(2)</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_EN BIT(1)</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PWR_MGT_EN BIT(0)</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define R_AX_PPS1_SPEC_STATE 0xC244</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define R_AX_PPS1_SPEC_STATE_C1 0xE244</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_POW_STATE BIT(7)</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_CTWIN_ON BIT(6)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_BCNAREA_ON BIT(5)</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_BCNERLY BIT(4)</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_POF1_OFF_PERD BIT(3)</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_FORCE_DOZE1 BIT(2)</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_POF0_OFF_PERD BIT(1)</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define B_AX_PPS1_SPEC_FORCE_DOZE0 BIT(0)</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;</div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define R_AX_PPS1_STATE 0xC245</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define R_AX_PPS1_STATE_C1 0xE245</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POW_STATE BIT(7)</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define B_AX_PPS1_CTWIN_ON BIT(6)</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define B_AX_PPS1_BCNAREA_ON BIT(5)</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define B_AX_PPS1_BCNERLY BIT(4)</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_OFF_PERD BIT(3)</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define B_AX_PPS1_FORCE_DOZE1 BIT(2)</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_OFF_PERD BIT(1)</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define B_AX_PPS1_FORCE_DOZE0 BIT(0)</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL0 0xC246</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL0_C1 0xE246</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF_STOP_TX_HANG BIT(15)</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_MGQ_PAUSE_EN BIT(14)</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_HIQ_PAUSE_EN BIT(13)</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_BCNQ_PAUSE_EN BIT(12)</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_MGQ_PAUSE_EN BIT(11)</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_HIQ_PAUSE_EN BIT(10)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_BCNQ_PAUSE_EN BIT(9)</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define B_AX_PPS1_MACID_PAUSE_EN BIT(8)</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PAUSE_MACID_SH 0</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define B_AX_PPS1_PAUSE_MACID_MSK 0xff</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL1 0xC248</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL1_C1 0xE248</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWON_DISTX_SH 16</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWON_DISTX_MSK 0xffff</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWOFF_DISTX_SH 0</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWOFF_DISTX_MSK 0xffff</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;</div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL2 0xC24C</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define R_AX_PPS1_PAUSE_CTRL2_C1 0xE24C</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWOFF_ERLY_SH 16</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWOFF_ERLY_MSK 0xffff</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWON_ERLY_SH 0</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POWON_ERLY_MSK 0xffff</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;</div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM0 0xC250</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM0_C1 0xE250</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_DUR_SH 0</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_DUR_MSK 0xffffffffL</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;</div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM1 0xC254</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM1_C1 0xE254</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_ITVL_SH 0</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_ITVL_MSK 0xffffffffL</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;</div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM2 0xC258</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM2_C1 0xE258</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_START_SH 0</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_START_MSK 0xffffffffL</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;</div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM3 0xC25C</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF0_PARAM3_C1 0xE25C</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CUR_CNT_SH 8</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CUR_CNT_MSK 0xff</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CNT_SH 0</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CNT_MSK 0xff</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM0 0xC260</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM0_C1 0xE260</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_DUR_SH 0</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_DUR_MSK 0xffffffffL</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;</div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM1 0xC264</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM1_C1 0xE264</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_ITVL_SH 0</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_ITVL_MSK 0xffffffffL</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM2 0xC268</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM2_C1 0xE268</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_START_SH 0</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_START_MSK 0xffffffffL</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM3 0xC26C</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define R_AX_PPS1_POF1_PARAM3_C1 0xE26C</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CUR_CNT_SH 8</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CUR_CNT_MSK 0xff</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CNT_SH 0</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CNT_MSK 0xffffffffL</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CURR_DOZE0 0xC270</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CURR_DOZE0_C1 0xE270</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CURR_DOZE_SH 0</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF0_CURR_DOZE_MSK 0xffffffffL</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CURR_DOZE1 0xC274</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define R_AX_PPS1_CURR_DOZE1_C1 0xE274</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CURR_DOZE_SH 0</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define B_AX_PPS1_POF1_CURR_DOZE_MSK 0xffffffffL</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;</div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define R_AX_PORT_0_TSF_SYNC 0xC2A0</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define R_AX_PORT_0_TSF_SYNC_C1 0xE2A0</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define B_AX_P0_SYNC_NOW_P BIT(30)</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define B_AX_P0_SYNC_ONCE_P BIT(29)</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define B_AX_P0_AUTO_SYNC BIT(28)</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define B_AX_P0_SYNC_PORT_SRC_SEL_SH 24</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define B_AX_P0_SYNC_PORT_SRC_SEL_MSK 0x7</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define B_AX_P0_TSFTR_SYNC_OFFSET_SH 0</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor">#define B_AX_P0_TSFTR_SYNC_OFFSET_MSK 0x7ffff</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;</div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define R_AX_PORT_1_TSF_SYNC 0xC2A4</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor">#define R_AX_PORT_1_TSF_SYNC_C1 0xE2A4</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define B_AX_P1_SYNC_NOW_P BIT(30)</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define B_AX_P1_SYNC_ONCE_P BIT(29)</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define B_AX_P1_AUTO_SYNC BIT(28)</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define B_AX_P1_SYNC_PORT_SRC_SEL_SH 24</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define B_AX_P1_SYNC_PORT_SRC_SEL_MSK 0x7</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define B_AX_P1_TSFTR_SYNC_OFFSET_SH 0</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define B_AX_P1_TSFTR_SYNC_OFFSET_MSK 0x7ffff</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;</div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define R_AX_PORT_2_TSF_SYNC 0xC2A8</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define R_AX_PORT_2_TSF_SYNC_C1 0xE2A8</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define B_AX_P2_SYNC_NOW_P BIT(30)</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define B_AX_P2_SYNC_ONCE_P BIT(29)</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define B_AX_P2_AUTO_SYNC BIT(28)</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define B_AX_P2_SYNC_PORT_SRC_SEL_SH 24</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define B_AX_P2_SYNC_PORT_SRC_SEL_MSK 0x7</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define B_AX_P2_TSFTR_SYNC_OFFSET_SH 0</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define B_AX_P2_TSFTR_SYNC_OFFSET_MSK 0x7ffff</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;</div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define R_AX_PORT_3_TSF_SYNC 0xC2AC</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define R_AX_PORT_3_TSF_SYNC_C1 0xE2AC</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define B_AX_P3_SYNC_NOW_P BIT(30)</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define B_AX_P3_SYNC_ONCE_P BIT(29)</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define B_AX_P3_AUTO_SYNC BIT(28)</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define B_AX_P3_SYNC_PORT_SRC_SEL_SH 24</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define B_AX_P3_SYNC_PORT_SRC_SEL_MSK 0x7</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define B_AX_P3_TSFTR_SYNC_OFFSET_SH 0</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define B_AX_P3_TSFTR_SYNC_OFFSET_MSK 0x7ffff</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define R_AX_PORT_4_TSF_SYNC 0xC2B0</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define R_AX_PORT_4_TSF_SYNC_C1 0xE2B0</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define B_AX_P4_SYNC_NOW_P BIT(30)</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define B_AX_P4_SYNC_ONCE_P BIT(29)</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define B_AX_P4_AUTO_SYNC BIT(28)</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define B_AX_P4_SYNC_PORT_SRC_SEL_SH 24</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define B_AX_P4_SYNC_PORT_SRC_SEL_MSK 0x7</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define B_AX_P4_TSFTR_SYNC_OFFSET_SH 0</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define B_AX_P4_TSFTR_SYNC_OFFSET_MSK 0x7ffff</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;</div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_0 0xC2C0</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_0_C1 0xE2C0</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define B_AX_MACID31_0_SLEEP_SH 0</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define B_AX_MACID31_0_SLEEP_MSK 0xffffffffL</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;</div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_1 0xC2C4</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_1_C1 0xE2C4</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define B_AX_MACID63_32_SLEEP_SH 0</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define B_AX_MACID63_32_SLEEP_MSK 0xffffffffL</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;</div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_2 0xC2C8</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_2_C1 0xE2C8</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define B_AX_MACID95_64_SLEEP_SH 0</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define B_AX_MACID95_64_SLEEP_MSK 0xffffffffL</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;</div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_3 0xC2CC</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define R_AX_MACID_SLEEP_3_C1 0xE2CC</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define B_AX_MACID127_96_SLEEP_SH 0</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define B_AX_MACID127_96_SLEEP_MSK 0xffffffffL</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_0 0xC2E0</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_0_C1 0xE2E0</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID31_0_DROP_SH 0</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID31_0_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_1 0xC2E4</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_1_C1 0xE2E4</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID63_32_DROP_SH 0</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID63_32_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;</div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_2 0xC2E8</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_2_C1 0xE2E8</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID95_64_DROP_SH 0</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID95_64_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_3 0xC2EC</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define R_AX_CMAC_MACID_DROP_3_C1 0xE2EC</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID127_96_DROP_SH 0</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define B_AX_CMAC_MACID127_96_DROP_MSK 0xffffffffL</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BE_PARAM_0 0xC300</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BE_PARAM_0_C1 0xE300</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define B_AX_BE_0_TXOPLMT_SH 16</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define B_AX_BE_0_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define B_AX_BE_0_CW_SH 8</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define B_AX_BE_0_CW_MSK 0xff</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define B_AX_BE_0_AIFS_SH 0</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define B_AX_BE_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;</div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BK_PARAM_0 0xC304</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BK_PARAM_0_C1 0xE304</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define B_AX_BK_0_TXOPLMT_SH 16</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define B_AX_BK_0_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define B_AX_BK_0_CW_SH 8</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define B_AX_BK_0_CW_MSK 0xff</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define B_AX_BK_0_AIFS_SH 0</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define B_AX_BK_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VI_PARAM_0 0xC308</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VI_PARAM_0_C1 0xE308</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define B_AX_VI_0_TXOPLMT_SH 16</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define B_AX_VI_0_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define B_AX_VI_0_CW_SH 8</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define B_AX_VI_0_CW_MSK 0xff</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define B_AX_VI_0_AIFS_SH 0</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define B_AX_VI_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;</div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VO_PARAM_0 0xC30C</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VO_PARAM_0_C1 0xE30C</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define B_AX_VO_0_TXOPLMT_SH 16</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define B_AX_VO_0_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define B_AX_VO_0_CW_SH 8</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define B_AX_VO_0_CW_MSK 0xff</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define B_AX_VO_0_AIFS_SH 0</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define B_AX_VO_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;</div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BE_PARAM_1 0xC310</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BE_PARAM_1_C1 0xE310</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define B_AX_BE_1_TXOPLMT_SH 16</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define B_AX_BE_1_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define B_AX_BE_1_CW_SH 8</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define B_AX_BE_1_CW_MSK 0xff</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define B_AX_BE_1_AIFS_SH 0</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define B_AX_BE_1_AIFS_MSK 0xff</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BK_PARAM_1 0xC314</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BK_PARAM_1_C1 0xE314</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define B_AX_BK_1_TXOPLMT_SH 16</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define B_AX_BK_1_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define B_AX_BK_1_CW_SH 8</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define B_AX_BK_1_CW_MSK 0xff</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define B_AX_BK_1_AIFS_SH 0</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define B_AX_BK_1_AIFS_MSK 0xff</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VI_PARAM_1 0xC318</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VI_PARAM_1_C1 0xE318</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define B_AX_VI_1_TXOPLMT_SH 16</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define B_AX_VI_1_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define B_AX_VI_1_CW_SH 8</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define B_AX_VI_1_CW_MSK 0xff</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define B_AX_VI_1_AIFS_SH 0</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#define B_AX_VI_1_AIFS_MSK 0xff</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VO_PARAM_1 0xC31C</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define R_AX_EDCA_VO_PARAM_1_C1 0xE31C</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define B_AX_VO_1_TXOPLMT_SH 16</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define B_AX_VO_1_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define B_AX_VO_1_CW_SH 8</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define B_AX_VO_1_CW_MSK 0xff</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define B_AX_VO_1_AIFS_SH 0</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define B_AX_VO_1_AIFS_MSK 0xff</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;</div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define R_AX_EDCA_MGQ_PARAM 0xC320</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define R_AX_EDCA_MGQ_PARAM_C1 0xE320</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_CW_SH 24</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_CW_MSK 0xff</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_AIFS_SH 16</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_AIFS_MSK 0xff</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define B_AX_MGQ_CW_SH 8</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define B_AX_MGQ_CW_MSK 0xff</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define B_AX_MGQ_AIFS_SH 0</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define B_AX_MGQ_AIFS_MSK 0xff</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BCNQ_PARAM 0xC324</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define R_AX_EDCA_BCNQ_PARAM_C1 0xE324</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_CW_SH 24</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_CW_MSK 0xff</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_AIFS_SH 16</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_AIFS_MSK 0xff</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_IFS_SH 8</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_IFS_MSK 0xff</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define B_AX_PIFS_SH 0</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define B_AX_PIFS_MSK 0xff</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define R_AX_EDCA_ULQ_PARAM 0xC328</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define R_AX_EDCA_ULQ_PARAM_C1 0xE328</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define B_AX_ULQ_TXOPLMT_SH 16</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define B_AX_ULQ_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define B_AX_ULQ_CW_SH 8</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define B_AX_ULQ_CW_MSK 0xff</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define B_AX_ULQ_AIFS_SH 0</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define B_AX_ULQ_AIFS_MSK 0xff</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;</div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define R_AX_EDCA_TWT_PARAM_0 0xC32C</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define R_AX_EDCA_TWT_PARAM_0_C1 0xE32C</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_TXOPLMT_SH 16</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_CW_SH 8</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_CW_MSK 0xff</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_AIFS_SH 0</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define B_AX_TWT_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;</div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define R_AX_EDCA_TWT_PARAM_1 0xC330</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define R_AX_EDCA_TWT_PARAM_1_C1 0xE330</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_TXOPLMT_SH 16</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_TXOPLMT_MSK 0x7ff</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_CW_SH 8</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_CW_MSK 0xff</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_AIFS_SH 0</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define B_AX_TWT_1_AIFS_MSK 0xff</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;</div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define R_AX_SLOTTIME_CFG 0xC334</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define R_AX_SLOTTIME_CFG_C1 0xE334</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define B_AX_SLOT_TIME_SH 0</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define B_AX_SLOT_TIME_MSK 0xff</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define R_AX_PREBKF_CFG_0 0xC338</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define R_AX_PREBKF_CFG_0_C1 0xE338</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define B_AX_100NS_TIME_SH 24</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define B_AX_100NS_TIME_MSK 0x1f</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define B_AX_RX_AIR_END_TIME_SH 16</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define B_AX_RX_AIR_END_TIME_MSK 0x7f</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define B_AX_MACTX_LATENCY_SH 8</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define B_AX_MACTX_LATENCY_MSK 0x3f</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define B_AX_PREBKF_TIME_SH 0</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define B_AX_PREBKF_TIME_MSK 0xff</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define R_AX_PREBKF_CFG_1 0xC33C</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define R_AX_PREBKF_CFG_1_C1 0xE33C</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define B_AX_SIFS_PREBKF_SH 16</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define B_AX_SIFS_PREBKF_MSK 0xff</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define B_AX_SIFS_TIMEOUT_T2_SH 8</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define B_AX_SIFS_TIMEOUT_T2_MSK 0x7f</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define B_AX_SIFS_MACTXEN_T1_SH 0</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define B_AX_SIFS_MACTXEN_T1_MSK 0x7f</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;</div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define R_AX_CCA_CFG_0 0xC340</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define R_AX_CCA_CFG_0_C1 0xE340</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define B_AX_R_SIFS_AGGR_TIME_SH 24</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define B_AX_R_SIFS_AGGR_TIME_MSK 0x7f</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define B_AX_BTCCA_BRK_TXOP_EN BIT(9)</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define B_AX_NAV_BRK_TXOP_EN BIT(8)</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define B_AX_TX_NAV_EN BIT(7)</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define B_AX_BCN_IGNORE_EDCCA BIT(6)</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define B_AX_BTCCA_EN BIT(5)</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define B_AX_EDCCA_EN BIT(4)</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define B_AX_SEC80_EN BIT(3)</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define B_AX_SEC40_EN BIT(2)</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define B_AX_SEC20_EN BIT(1)</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define B_AX_CCA_EN BIT(0)</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;</div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define R_AX_MISC_0 0xC344</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define R_AX_MISC_0_C1 0xE344</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define B_AX_RST_FREERUN_P BIT(15)</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define B_AX_EN_FREERUN BIT(8)</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define B_AX_EN_TBTT_AREA_FOR_AX_BB BIT(0)</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define R_AX_CTN_TXEN 0xC348</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define R_AX_CTN_TXEN_C1 0xE348</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_TWT_1 BIT(15)</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_TWT_0 BIT(14)</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_ULQ BIT(13)</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_BCNQ BIT(12)</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_HGQ BIT(11)</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_CPUMGQ BIT(10)</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_MGQ1 BIT(9)</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_MGQ BIT(8)</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_VO_1 BIT(7)</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_VI_1 BIT(6)</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_BK_1 BIT(5)</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_BE_1 BIT(4)</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_VO_0 BIT(3)</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_VI_0 BIT(2)</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_BK_0 BIT(1)</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define B_AX_CTN_TXEN_BE_0 BIT(0)</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define R_AX_CTN_CFG_0 0xC34C</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define R_AX_CTN_CFG_0_C1 0xE34C</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define B_AX_NAV_BLK_HGQ BIT(1)</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define B_AX_NAV_BLK_MGQ BIT(0)</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;</div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_BE_PARAM_0 0xC350</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_BE_PARAM_0_C1 0xE350</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_TIMER_SH 16</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_TIMER_MSK 0xffff</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_CW_SH 8</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_CW_MSK 0xff</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_AIFS_SH 0</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BE_PARAM_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_BK_PARAM_0 0xC354</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_BK_PARAM_0_C1 0xE354</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_TIMER_SH 16</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_TIMER_MSK 0xffff</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_CW_SH 8</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_CW_MSK 0xff</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_AIFS_SH 0</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_BK_PARAM_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_VI_PARAM_0 0xC358</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_VI_PARAM_0_C1 0xE358</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_TIMER_SH 16</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_TIMER_MSK 0xffff</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_CW_SH 8</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_CW_MSK 0xff</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_AIFS_SH 0</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VI_PARAM_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;</div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_VO_PARAM_0 0xC35C</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_VO_PARAM_0_C1 0xE35C</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_TIMER_SH 16</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_TIMER_MSK 0xffff</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_CW_SH 8</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_CW_MSK 0xff</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_AIFS_SH 0</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_VO_PARAM_0_AIFS_MSK 0xff</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;</div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_EN 0xC370</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define R_AX_MUEDCA_EN_C1 0xE370</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_WMM_SEL BIT(8)</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define B_AX_SET_MUEDCATIMER_TF_0 BIT(4)</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define B_AX_MUEDCA_EN_0 BIT(0)</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;</div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define R_AX_RAND_SCR_BIT 0xC374</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define R_AX_RAND_SCR_BIT_C1 0xE374</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define B_AX_RAND_SCBITS_SH 0</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define B_AX_RAND_SCBITS_MSK 0x7fffff</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;</div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define R_AX_RANDOM_CFG 0xC378</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor">#define R_AX_RANDOM_CFG_C1 0xE378</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define B_AX_RAND_SET_SH 0</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define B_AX_RAND_SET_MSK 0xffffff</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define R_AX_MUEDCATIMER_0 0xC380</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define R_AX_MUEDCATIMER_0_C1 0xE380</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_BK_0_SH 16</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_BK_0_MSK 0xffff</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_BE_0_SH 0</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_BE_0_MSK 0xffff</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define R_AX_MUEDCATIMER_1 0xC384</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define R_AX_MUEDCATIMER_1_C1 0xE384</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_VO_0_SH 16</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_VO_0_MSK 0xffff</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_VI_0_SH 0</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define B_AX_MUEDCATIMER_VI_0_MSK 0xffff</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define R_AX_CCA_CONTROL 0xC390</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define R_AX_CCA_CONTROL_C1 0xE390</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_TX_NAV BIT(31)</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_BASIC_NAV BIT(30)</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_BTCCA BIT(29)</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_EDCCA BIT(28)</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_CCA_S80 BIT(27)</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_CCA_S40 BIT(26)</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_CCA_S20 BIT(25)</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define B_AX_TB_CHK_CCA_P20 BIT(24)</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_BTCCA BIT(21)</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_EDCCA BIT(20)</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_CCA_S80 BIT(19)</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_CCA_S40 BIT(18)</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_CCA_S20 BIT(17)</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="preprocessor">#define B_AX_SIFS_CHK_CCA_P20 BIT(16)</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_TXNAV BIT(8)</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_INTRA_NAV BIT(7)</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_BASIC_NAV BIT(6)</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_BTCCA BIT(5)</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_EDCCA BIT(4)</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_CCA_S80 BIT(3)</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_CCA_S40 BIT(2)</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_CCA_S20 BIT(1)</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define B_AX_CTN_CHK_CCA_P20 BIT(0)</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define R_AX_SCHEDULE_ERR_IMR 0xC3E8</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define R_AX_SCHEDULE_ERR_IMR_C1 0xE3E8</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define B_AX_SORT_NON_IDLE_ERR_INT_EN BIT(1)</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMEOUT_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define R_AX_SCHEDULE_ERR_ISR 0xC3EC</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define R_AX_SCHEDULE_ERR_ISR_C1 0xE3EC</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define B_AX_SORT_NON_IDLE_ERR_INT BIT(1)</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMEOUT_ERR_INT BIT(0)</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define R_AX_SCH_DBG_SEL 0xC3F4</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define R_AX_SCH_DBG_SEL_C1 0xE3F4</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define B_AX_SCH_DBG_EN BIT(16)</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define B_AX_SCH_CFG_CMD_SEL_SH 8</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define B_AX_SCH_CFG_CMD_SEL_MSK 0xff</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define B_AX_SCH_DBG_SEL_SH 0</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define B_AX_SCH_DBG_SEL_MSK 0xff</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define R_AX_SCH_DBG 0xC3F8</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define R_AX_SCH_DBG_C1 0xE3F8</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULER_DBG_SH 0</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define B_AX_SCHEDULER_DBG_MSK 0xffffffffL</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;</div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P0 0xC400</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P0_C1 0xE400</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define B_AX_BRK_SETUP_P0 BIT(16)</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define B_AX_TBTT_UPD_SHIFT_SEL_P0 BIT(15)</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALLOW_P0 BIT(14)</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define B_AX_TBTT_PROHIB_EN_P0 BIT(13)</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define B_AX_BCNTX_EN_P0 BIT(12)</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P0_SH 10</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P0_MSK 0x3</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define B_AX_BCN_FORCETX_EN_P0 BIT(9)</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_BTCCA_EN_P0 BIT(8)</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define B_AX_BCNERR_CNT_EN_P0 BIT(7)</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define B_AX_BCN_AGRES_P0 BIT(6)</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_RST_P0 BIT(5)</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define B_AX_RX_BSSID_FIT_EN_P0 BIT(4)</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define B_AX_TSF_UDT_EN_P0 BIT(3)</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define B_AX_PORT_FUNC_EN_P0 BIT(2)</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_RPT_EN_P0 BIT(1)</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_RPT_EN_P0 BIT(0)</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;</div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define R_AX_TBTT_PROHIB_P0 0xC404</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define R_AX_TBTT_PROHIB_P0_C1 0xE404</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define B_AX_TBTT_HOLD_P0_SH 16</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define B_AX_TBTT_HOLD_P0_MSK 0xfff</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SETUP_P0_SH 0</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SETUP_P0_MSK 0xff</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P0 0xC408</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P0_C1 0xE408</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P0_SH 16</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P0_MSK 0xfff</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define B_AX_BCN_CTN_AREA_P0_SH 0</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define B_AX_BCN_CTN_AREA_P0_MSK 0xfff</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;</div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P0 0xC40C</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P0_C1 0xE40C</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P0_SH 0</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P0_MSK 0xfff</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P0 0xC40E</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P0_C1 0xE40E</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P0_SH 0</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P0_MSK 0xfff</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;</div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P0 0xC412</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P0_C1 0xE412</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P0_SH 8</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P0_MSK 0xff</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;</div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P0 0xC414</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P0_C1 0xE414</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define B_AX_SUB_BCN_SPACE_P0_SH 16</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define B_AX_SUB_BCN_SPACE_P0_MSK 0xff</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P0_SH 0</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P0_MSK 0xffff</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;</div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P0 0xC418</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P0_C1 0xE418</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P0_SH 16</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P0_MSK 0xff</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P0_SH 8</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P0_MSK 0xff</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P0_SH 0</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P0_MSK 0xff</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;</div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P0 0xC420</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P0_C1 0xE420</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P0_SH 24</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P0_MSK 0xff</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P0_SH 16</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P0_MSK 0xff</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P0_SH 8</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P0_MSK 0xff</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P0_SH 0</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P0_MSK 0xff</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;</div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P0 0xC424</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P0_C1 0xE424</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_OTHERS_P0 BIT(6)</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_MAC_P0 BIT(5)</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_TXON_P0 BIT(4)</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_SRCHEND_P0 BIT(3)</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_INVALID_P0 BIT(2)</span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_CMP_P0 BIT(1)</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_LOCK_P0 BIT(0)</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P0 0xC426</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P0_C1 0xE426</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0_SH 8</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0_MSK 0xff</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0_SH 0</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0_MSK 0xff</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P0 0xC428</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P0_C1 0xE428</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P0_SH 0</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P0_MSK 0xfff</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;</div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P0 0xC434</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P0_C1 0xE434</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P0_SH 0</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P0_MSK 0xffffffffL</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P0 0xC438</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P0_C1 0xE438</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P0_SH 0</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P0_MSK 0xffffffffL</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P0 0xC43C</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P0_C1 0xE43C</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P0_SH 0</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P0_MSK 0xffffffffL</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;</div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P1 0xC440</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P1_C1 0xE440</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define B_AX_BRK_SETUP_P1 BIT(16)</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define B_AX_TBTT_UPD_SHIFT_SEL_P1 BIT(15)</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALLOW_P1 BIT(14)</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define B_AX_TBTT_PROHIB_EN_P1 BIT(13)</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define B_AX_BCNTX_EN_P1 BIT(12)</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P1_SH 10</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P1_MSK 0x3</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define B_AX_BCN_FORCETX_EN_P1 BIT(9)</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_BTCCA_EN_P1 BIT(8)</span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define B_AX_BCNERR_CNT_EN_P1 BIT(7)</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define B_AX_BCN_AGRES_P1 BIT(6)</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_RST_P1 BIT(5)</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define B_AX_RX_BSSID_FIT_EN_P1 BIT(4)</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define B_AX_TSF_UDT_EN_P1 BIT(3)</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define B_AX_PORT_FUNC_EN_P1 BIT(2)</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_RPT_EN_P1 BIT(1)</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_RPT_EN_P1 BIT(0)</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;</div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define R_AX_TBTT_PROHIB_P1 0xC444</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define R_AX_TBTT_PROHIB_P1_C1 0xE444</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define B_AX_TBTT_HOLD_P1_SH 16</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define B_AX_TBTT_HOLD_P1_MSK 0xfff</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SETUP_P1_SH 0</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SETUP_P1_MSK 0xff</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;</div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P1 0xC448</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P1_C1 0xE448</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P1_SH 16</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P1_MSK 0xfff</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define B_AX_BCN_CTN_AREA_P1_SH 0</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define B_AX_BCN_CTN_AREA_P1_MSK 0xfff</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;</div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P1 0xC44C</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P1_C1 0xE44C</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P1_SH 0</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P1_MSK 0xfff</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;</div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P1 0xC44E</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P1_C1 0xE44E</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P1_SH 0</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P1_MSK 0xfff</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;</div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P1 0xC452</span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P1_C1 0xE452</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P1_SH 8</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P1_MSK 0xff</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P1 0xC454</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P1_C1 0xE454</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P1_SH 0</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P1_MSK 0xffff</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P1 0xC458</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P1_C1 0xE458</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P1_SH 16</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P1_MSK 0xff</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P1_SH 8</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P1_MSK 0xff</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P1_SH 0</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P1_MSK 0xff</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;</div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P1 0xC460</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P1_C1 0xE460</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P1_SH 24</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P1_MSK 0xff</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P1_SH 16</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P1_MSK 0xff</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P1_SH 8</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P1_MSK 0xff</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P1_SH 0</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P1_MSK 0xff</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;</div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P1 0xC464</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P1_C1 0xE464</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_OTHERS_P1 BIT(6)</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_MAC_P1 BIT(5)</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_TXON_P1 BIT(4)</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_SRCHEND_P1 BIT(3)</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_INVALID_P1 BIT(2)</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_CMP_P1 BIT(1)</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_LOCK_P1 BIT(0)</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;</div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P1 0xC466</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P1_C1 0xE466</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P1_SH 8</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P1_MSK 0xff</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P1_SH 0</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P1_MSK 0xff</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P1 0xC468</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P1_C1 0xE468</span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P1_SH 0</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P1_MSK 0xfff</span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;</div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P1 0xC474</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P1_C1 0xE474</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P1_SH 0</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P1_MSK 0xffffffffL</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P1 0xC478</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P1_C1 0xE478</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P1_SH 0</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P1_MSK 0xffffffffL</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;</div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P1 0xC47C</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P1_C1 0xE47C</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P1_SH 0</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P1_MSK 0xffffffffL</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;</div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P2 0xC480</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P2_C1 0xE480</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define B_AX_BRK_SETUP_P2 BIT(16)</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define B_AX_TBTT_UPD_SHIFT_SEL_P2 BIT(15)</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALLOW_P2 BIT(14)</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define B_AX_TBTT_PROHIB_EN_P2 BIT(13)</span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define B_AX_BCNTX_EN_P2 BIT(12)</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P2_SH 10</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P2_MSK 0x3</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define B_AX_BCN_FORCETX_EN_P2 BIT(9)</span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_BTCCA_EN_P2 BIT(8)</span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define B_AX_BCNERR_CNT_EN_P2 BIT(7)</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define B_AX_BCN_AGRES_P2 BIT(6)</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_RST_P2 BIT(5)</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define B_AX_RX_BSSID_FIT_EN_P2 BIT(4)</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define B_AX_TSF_UDT_EN_P2 BIT(3)</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define B_AX_PORT_FUNC_EN_P2 BIT(2)</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_RPT_EN_P2 BIT(1)</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_RPT_EN_P2 BIT(0)</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P2 0xC488</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P2_C1 0xE488</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P2_SH 16</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P2_MSK 0xfff</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P2 0xC48C</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P2_C1 0xE48C</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P2_SH 0</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P2_MSK 0xfff</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;</div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P2 0xC48E</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P2_C1 0xE48E</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P2_SH 0</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P2_MSK 0xfff</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;</div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P2 0xC492</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P2_C1 0xE492</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P2_SH 8</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P2_MSK 0xff</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P2 0xC494</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P2_C1 0xE494</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P2_SH 0</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P2_MSK 0xffff</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P2 0xC498</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P2_C1 0xE498</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P2_SH 16</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P2_MSK 0xff</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P2_SH 8</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P2_MSK 0xff</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P2_SH 0</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P2_MSK 0xff</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;</div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P2 0xC4A0</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P2_C1 0xE4A0</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P2_SH 24</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P2_MSK 0xff</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P2_SH 16</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P2_MSK 0xff</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P2_SH 8</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P2_MSK 0xff</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P2_SH 0</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P2_MSK 0xff</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;</div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P2 0xC4A4</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P2_C1 0xE4A4</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_OTHERS_P2 BIT(6)</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_MAC_P2 BIT(5)</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_TXON_P2 BIT(4)</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_SRCHEND_P2 BIT(3)</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_INVALID_P2 BIT(2)</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_CMP_P2 BIT(1)</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_LOCK_P2 BIT(0)</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;</div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P2 0xC4A6</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P2_C1 0xE4A6</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P2_SH 8</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P2_MSK 0xff</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P2_SH 0</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P2_MSK 0xff</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P2 0xC4A8</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P2_C1 0xE4A8</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P2_SH 0</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P2_MSK 0xfff</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;</div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P2 0xC4B4</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P2_C1 0xE4B4</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P2_SH 0</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P2_MSK 0xffffffffL</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;</div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P2 0xC4B8</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P2_C1 0xE4B8</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P2_SH 0</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P2_MSK 0xffffffffL</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;</div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P2 0xC4BC</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P2_C1 0xE4BC</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P2_SH 0</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P2_MSK 0xffffffffL</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;</div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P3 0xC4C0</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P3_C1 0xE4C0</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define B_AX_BRK_SETUP_P3 BIT(16)</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define B_AX_TBTT_UPD_SHIFT_SEL_P3 BIT(15)</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALLOW_P3 BIT(14)</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define B_AX_TBTT_PROHIB_EN_P3 BIT(13)</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define B_AX_BCNTX_EN_P3 BIT(12)</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P3_SH 10</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P3_MSK 0x3</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define B_AX_BCN_FORCETX_EN_P3 BIT(9)</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_BTCCA_EN_P3 BIT(8)</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define B_AX_BCNERR_CNT_EN_P3 BIT(7)</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define B_AX_BCN_AGRES_P3 BIT(6)</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_RST_P3 BIT(5)</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define B_AX_RX_BSSID_FIT_EN_P3 BIT(4)</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define B_AX_TSF_UDT_EN_P3 BIT(3)</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define B_AX_PORT_FUNC_EN_P3 BIT(2)</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_RPT_EN_P3 BIT(1)</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_RPT_EN_P3 BIT(0)</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;</div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P3 0xC4C8</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P3_C1 0xE4C8</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P3_SH 16</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P3_MSK 0xfff</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;</div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P3 0xC4CC</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P3_C1 0xE4CC</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P3_SH 0</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P3_MSK 0xfff</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;</div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P3 0xC4CE</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P3_C1 0xE4CE</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P3_SH 0</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P3_MSK 0xfff</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;</div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P3 0xC4D2</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P3_C1 0xE4D2</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P3_SH 8</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P3_MSK 0xff</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;</div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P3 0xC4D4</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P3_C1 0xE4D4</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P3_SH 0</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P3_MSK 0xffff</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P3 0xC4D8</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P3_C1 0xE4D8</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P3_SH 16</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P3_MSK 0xff</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P3_SH 8</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P3_MSK 0xff</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P3_SH 0</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P3_MSK 0xff</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;</div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P3 0xC4E0</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P3_C1 0xE4E0</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P3_SH 24</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P3_MSK 0xff</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P3_SH 16</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P3_MSK 0xff</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P3_SH 8</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P3_MSK 0xff</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P3_SH 0</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P3_MSK 0xff</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P3 0xC4E4</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P3_C1 0xE4E4</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_OTHERS_P3 BIT(6)</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_MAC_P3 BIT(5)</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_TXON_P3 BIT(4)</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_SRCHEND_P3 BIT(3)</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_INVALID_P3 BIT(2)</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_CMP_P3 BIT(1)</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_LOCK_P3 BIT(0)</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P3 0xC4E6</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P3_C1 0xE4E6</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P3_SH 8</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P3_MSK 0xff</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P3_SH 0</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P3_MSK 0xff</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P3 0xC4E8</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P3_C1 0xE4E8</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P3_SH 0</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P3_MSK 0xfff</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;</div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P3 0xC4F4</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P3_C1 0xE4F4</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P3_SH 0</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P3_MSK 0xffffffffL</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;</div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P3 0xC4F8</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P3_C1 0xE4F8</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P3_SH 0</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P3_MSK 0xffffffffL</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;</div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P3 0xC4FC</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P3_C1 0xE4FC</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P3_SH 0</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P3_MSK 0xffffffffL</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;</div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P4 0xC500</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define R_AX_PORT_CFG_P4_C1 0xE500</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define B_AX_BRK_SETUP_P4 BIT(16)</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define B_AX_TBTT_UPD_SHIFT_SEL_P4 BIT(15)</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALLOW_P4 BIT(14)</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define B_AX_TBTT_PROHIB_EN_P4 BIT(13)</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define B_AX_BCNTX_EN_P4 BIT(12)</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P4_SH 10</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define B_AX_NET_TYPE_P4_MSK 0x3</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define B_AX_BCN_FORCETX_EN_P4 BIT(9)</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_BTCCA_EN_P4 BIT(8)</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">#define B_AX_BCNERR_CNT_EN_P4 BIT(7)</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define B_AX_BCN_AGRES_P4 BIT(6)</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_RST_P4 BIT(5)</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define B_AX_RX_BSSID_FIT_EN_P4 BIT(4)</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define B_AX_TSF_UDT_EN_P4 BIT(3)</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define B_AX_PORT_FUNC_EN_P4 BIT(2)</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define B_AX_TXBCN_RPT_EN_P4 BIT(1)</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_RPT_EN_P4 BIT(0)</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;</div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P4 0xC508</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define R_AX_BCN_AREA_P4_C1 0xE508</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P4_SH 16</span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define B_AX_BCN_MSK_AREA_P4_MSK 0xfff</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P4 0xC50C</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define R_AX_BCNERLYINT_CFG_P4_C1 0xE50C</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P4_SH 0</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define B_AX_BCNERLY_P4_MSK 0xfff</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;</div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P4 0xC50E</span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define R_AX_TBTTERLYINT_CFG_P4_C1 0xE50E</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P4_SH 0</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define B_AX_TBTTERLY_P4_MSK 0xfff</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;</div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P4 0xC512</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define R_AX_TBTT_AGG_P4_C1 0xE512</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P4_SH 8</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define B_AX_TBTT_AGG_NUM_P4_MSK 0xff</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;</div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P4 0xC514</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define R_AX_BCN_SPACE_CFG_P4_C1 0xE514</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P4_SH 0</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define B_AX_BCN_SPACE_P4_MSK 0xffff</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;</div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P4 0xC518</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define R_AX_BCN_FORCETX_P4_C1 0xE518</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P4_SH 16</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_CURRCNT_P4_MSK 0xff</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P4_SH 8</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BCN_NUM_P4_MSK 0xff</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P4_SH 0</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define B_AX_BCN_MAX_ERR_P4_MSK 0xff</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P4 0xC520</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_CNT_P4_C1 0xE520</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P4_SH 24</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_SUM_P4_MSK 0xff</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P4_SH 16</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_NAV_P4_MSK 0xff</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P4_SH 8</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_EDCCA_P4_MSK 0xff</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P4_SH 0</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_CNT_CCA_P4_MSK 0xff</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;</div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P4 0xC524</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define R_AX_BCN_ERR_FLAG_P4_C1 0xE524</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_OTHERS_P4 BIT(6)</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_MAC_P4 BIT(5)</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_TXON_P4 BIT(4)</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_SRCHEND_P4 BIT(3)</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_INVALID_P4 BIT(2)</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_CMP_P4 BIT(1)</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define B_AX_BCN_ERR_FLAG_LOCK_P4 BIT(0)</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;</div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P4 0xC526</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CTRL_P4_C1 0xE526</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P4_SH 8</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P4_MSK 0xff</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P4_SH 0</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P4_MSK 0xff</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P4 0xC528</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define R_AX_TBTT_SHIFT_P4_C1 0xE528</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P4_SH 0</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define B_AX_TBTT_SHIFT_OFST_P4_MSK 0xfff</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;</div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P4 0xC534</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define R_AX_BCN_CNT_TMR_P4_C1 0xE534</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P4_SH 0</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define B_AX_BCN_CNT_TMR_P4_MSK 0xffffffffL</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;</div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P4 0xC538</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_LOW_P4_C1 0xE538</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P4_SH 0</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_LOW_P4_MSK 0xffffffffL</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;</div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P4 0xC53C</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define R_AX_TSFTR_HIGH_P4_C1 0xE53C</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P4_SH 0</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define B_AX_TSFTR_HIGH_P4_MSK 0xffffffffL</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;</div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM0 0xC540</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM0_C1 0xE540</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB3_SH 24</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB3_MSK 0xff</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB2_SH 16</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB2_MSK 0xff</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB1_SH 8</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB1_MSK 0xff</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;</div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM1 0xC544</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM1_C1 0xE544</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB7_SH 24</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB7_MSK 0xff</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB6_SH 16</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB6_MSK 0xff</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB5_SH 8</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB5_MSK 0xff</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB4_SH 0</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB4_MSK 0xff</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM2 0xC548</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM2_C1 0xE548</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB11_SH 24</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB11_MSK 0xff</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB10_SH 16</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB10_MSK 0xff</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB9_SH 8</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB9_MSK 0xff</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB8_SH 0</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB8_MSK 0xff</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;</div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM3 0xC54C</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define R_AX_DTIM_NUM3_C1 0xE54C</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB15_SH 24</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB15_MSK 0xff</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB14_SH 16</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB14_MSK 0xff</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB13_SH 8</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB13_MSK 0xff</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB12_SH 0</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define B_AX_DTIM_NUM_P0MB12_MSK 0xff</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;</div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT0 0xC550</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT0_C1 0xE550</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB3_SH 24</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB3_MSK 0xff</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB2_SH 16</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB2_MSK 0xff</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB1_SH 8</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB1_MSK 0xff</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT1 0xC554</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT1_C1 0xE554</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB7_SH 24</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB7_MSK 0xff</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB6_SH 16</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB6_MSK 0xff</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB5_SH 8</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB5_MSK 0xff</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB4_SH 0</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB4_MSK 0xff</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;</div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT2 0xC558</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT2_C1 0xE558</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB11_SH 24</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB11_MSK 0xff</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB10_SH 16</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB10_MSK 0xff</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB9_SH 8</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB9_MSK 0xff</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB8_SH 0</span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB8_MSK 0xff</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;</div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT3 0xC55C</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define R_AX_DTIM_CURRCNT3_C1 0xE55C</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB15_SH 24</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB15_MSK 0xff</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB14_SH 16</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB14_MSK 0xff</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB13_SH 8</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB13_MSK 0xff</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB12_SH 0</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CURRCNT_P0MB12_MSK 0xff</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;</div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define R_AX_BCN_DROP_ALL0 0xC560</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define R_AX_BCN_DROP_ALL0_C1 0xE560</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P4 BIT(4)</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P3 BIT(3)</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P2 BIT(2)</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P1 BIT(1)</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0 BIT(0)</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;</div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define R_AX_BCN_DROP_ALL0_P0MB 0xC564</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define R_AX_BCN_DROP_ALL0_P0MB_C1 0xE564</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB15 BIT(15)</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB14 BIT(14)</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB13 BIT(13)</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB12 BIT(12)</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB11 BIT(11)</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB10 BIT(10)</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB9 BIT(9)</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB8 BIT(8)</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB7 BIT(7)</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB6 BIT(6)</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB5 BIT(5)</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB4 BIT(4)</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB3 BIT(3)</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB2 BIT(2)</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define B_AX_BCN_DROP_ALL_P0MB1 BIT(1)</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;</div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define R_AX_MBSSID_CTRL 0xC568</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define R_AX_MBSSID_CTRL_C1 0xE568</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define B_AX_P0MB_NUM_SH 16</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define B_AX_P0MB_NUM_MSK 0xff</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define B_AX_P0MB15_EN BIT(15)</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define B_AX_P0MB14_EN BIT(14)</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define B_AX_P0MB13_EN BIT(13)</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define B_AX_P0MB12_EN BIT(12)</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define B_AX_P0MB11_EN BIT(11)</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define B_AX_P0MB10_EN BIT(10)</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define B_AX_P0MB9_EN BIT(9)</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define B_AX_P0MB8_EN BIT(8)</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define B_AX_P0MB7_EN BIT(7)</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define B_AX_P0MB6_EN BIT(6)</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define B_AX_P0MB5_EN BIT(5)</span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define B_AX_P0MB4_EN BIT(4)</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define B_AX_P0MB3_EN BIT(3)</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor">#define B_AX_P0MB2_EN BIT(2)</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define B_AX_P0MB1_EN BIT(1)</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;</div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define R_AX_RXTSF_OFST 0xC570</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define R_AX_RXTSF_OFST_C1 0xE570</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define B_AX_RXTSF_OFST_OFDM_SH 8</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define B_AX_RXTSF_OFST_OFDM_MSK 0xff</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define B_AX_RXTSF_OFST_CCK_SH 0</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define B_AX_RXTSF_OFST_CCK_MSK 0xff</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;</div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define R_AX_RXBCN_TIME_CTRL 0xC574</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define R_AX_RXBCN_TIME_CTRL_C1 0xE574</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_PORT_SH 28</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_PORT_MSK 0x7</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_VLD BIT(17)</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_UDFW BIT(16)</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_DIFF_SH 0</span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_DIFF_MSK 0xffff</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;</div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define R_AX_RXBCN_TIME_SYNC 0xC578</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#define R_AX_RXBCN_TIME_SYNC_C1 0xE578</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_SYNC_SH 0</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_TIME_SYNC_MSK 0xffffffffL</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define R_AX_TBTT_TSF_INFO 0xC57C</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define R_AX_TBTT_TSF_INFO_C1 0xE57C</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define B_AX_TBTT_TSF_INFO_SH 0</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define B_AX_TBTT_TSF_INFO_MSK 0xffffffffL</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_0 0xC590</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_0_C1 0xE590</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_3_SH 24</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_3_MSK 0xff</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_2_SH 16</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_2_MSK 0xff</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_1_SH 8</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_1_MSK 0xff</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_0_SH 0</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_0_MSK 0xff</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;</div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_1 0xC594</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_1_C1 0xE594</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_7_SH 24</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_7_MSK 0xff</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_6_SH 16</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_6_MSK 0xff</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_5_SH 8</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_5_MSK 0xff</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_4_SH 0</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_4_MSK 0xff</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;</div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_2 0xC598</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_2_C1 0xE598</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_11_SH 24</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_11_MSK 0xff</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_10_SH 16</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_10_MSK 0xff</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_9_SH 8</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_9_MSK 0xff</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_8_SH 0</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_8_MSK 0xff</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_3 0xC59C</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define R_AX_P0MB_HGQ_WINDOW_CFG_3_C1 0xE59C</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_15_SH 24</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_15_MSK 0xff</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_14_SH 16</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_14_MSK 0xff</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_13_SH 8</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_13_MSK 0xff</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_12_SH 0</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_12_MSK 0xff</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;</div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define R_AX_PORT_HGQ_WINDOW_CFG 0xC5A0</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define R_AX_PORT_HGQ_WINDOW_CFG_C1 0xE5A0</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_19_SH 24</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_19_MSK 0xff</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_18_SH 16</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_18_MSK 0xff</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_17_SH 8</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_17_MSK 0xff</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_16_SH 0</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="preprocessor">#define B_AX_HGQWND_16_MSK 0xff</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;</div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define R_AX_EN_HGQ_NOLIMIT 0xC5A4</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define R_AX_EN_HGQ_NOLIMIT_C1 0xE5A4</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P4 BIT(19)</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P3 BIT(18)</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P2 BIT(17)</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P1 BIT(16)</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP15 BIT(15)</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP14 BIT(14)</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP13 BIT(13)</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP12 BIT(12)</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP11 BIT(11)</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP10 BIT(10)</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP9 BIT(9)</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP8 BIT(8)</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP7 BIT(7)</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP6 BIT(6)</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP5 BIT(5)</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP4 BIT(4)</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP3 BIT(3)</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP2 BIT(2)</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_VAP1 BIT(1)</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define B_AX_HIQ_NO_LMT_EN_P0_ROOT BIT(0)</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;</div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define R_AX_LPS_RX_PERIOD_CTRL 0xC5B8</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define R_AX_LPS_RX_PERIOD_CTRL_C1 0xE5B8</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_PERIOD_SH 16</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define B_AX_RXBCN_PERIOD_MSK 0xff</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define B_AX_CAT_PERIOD_SH 8</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define B_AX_CAT_PERIOD_MSK 0xff</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define B_AX_LPS_RX_CTRL_EN BIT(3)</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define B_AX_LPS_PORT_SEL_SH 0</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define B_AX_LPS_PORT_SEL_MSK 0x7</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;</div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define R_AX_LPS_BCN_CNT 0xC5BC</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define R_AX_LPS_BCN_CNT_C1 0xE5BC</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_ACC_CNT_SH 24</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_ACC_CNT_MSK 0xff</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define B_AX_BCN_OK_ACC_CNT_SH 16</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define B_AX_BCN_OK_ACC_CNT_MSK 0xff</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_CNT_THD_SH 8</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_CNT_THD_MSK 0xff</span></div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_CNT_SH 0</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">#define B_AX_BCN_TO_CNT_MSK 0xff</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">#define R_AX_FREERUN_CNT_LOW 0xC5C0</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="preprocessor">#define R_AX_FREERUN_CNT_LOW_C1 0xE5C0</span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define B_AX_FREERUN_CNT_LOW_SH 0</span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">#define B_AX_FREERUN_CNT_LOW_MSK 0xffffffffL</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define R_AX_FREERUN_CNT_HIGH 0xC5C4</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="preprocessor">#define R_AX_FREERUN_CNT_HIGH_C1 0xE5C4</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define B_AX_FREERUN_CNT_HIGH_SH 0</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define B_AX_FREERUN_CNT_HIGH_MSK 0xffffffffL</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;</div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER0 0xC5CC</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER0_C1 0xE5CC</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER0_VAL_SH 0</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER0_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;</div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER1 0xC23D</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER1_C1 0xE23D</span></div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER1_VAL_SH 0</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER1_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER2 0xC5D4</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER2_C1 0xE5D4</span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER2_VAL_SH 0</span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER2_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER3 0xC5D8</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER3_C1 0xE5D8</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER3_VAL_SH 0</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER3_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;</div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER4 0xC5DC</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER4_C1 0xE5DC</span></div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER4_VAL_SH 0</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER4_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER5 0xC5E0</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER5_C1 0xE5E0</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER5_VAL_SH 0</span></div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER5_VAL_MSK 0xffffffffL</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER_CTRL 0xC5E4</span></div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define R_AX_PSTIMER_CTRL_C1 0xE5E4</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER5_EN BIT(23)</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER5_SEL_SH 20</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER5_SEL_MSK 0x7</span></div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER4_EN BIT(19)</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER4_SEL_SH 16</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER4_SEL_MSK 0x7</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER3_EN BIT(15)</span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER3_SEL_SH 12</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER3_SEL_MSK 0x7</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER2_EN BIT(11)</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER2_SEL_SH 8</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER2_SEL_MSK 0x7</span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER1_EN BIT(7)</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER1_SEL_SH 4</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER1_SEL_MSK 0x7</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER0_EN BIT(3)</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER0_SEL_SH 0</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor">#define B_AX_PSTIMER0_SEL_MSK 0x7</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE 0xC5E8</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE_C1 0xE5E8</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_TSFT_P BIT(7)</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define B_AX_Y_COMP_SEL_SH 4</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">#define B_AX_Y_COMP_SEL_MSK 0x7</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_OVER BIT(3)</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_SEL_SH 0</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_SEL_MSK 0x7</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;</div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE_VALUE_LOW 0xC5EC</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE_VALUE_LOW_C1 0xE5EC</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_VAL_LOW_SH 0</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_VAL_LOW_MSK 0xffffffffL</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;</div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE_VALUE_HIGH 0xC5F0</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define R_AX_TIMER_COMPARE_VALUE_HIGH_C1 0xE5F0</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_VAL_HIGH_SH 0</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define B_AX_X_COMP_Y_VAL_HIGH_MSK 0xffffffffL</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;</div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="comment">// PTCL</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define R_AX_PTCL_COMMON_SETTING_0 0xC600</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define R_AX_PTCL_COMMON_SETTING_0_C1 0xE600</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_LIFETIME_EN BIT(8)</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define B_AX_MGQ_LIFETIME_EN BIT(7)</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">#define B_AX_LIFETIME_EN BIT(6)</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TRIGGER_SS_EN_UL BIT(4)</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TRIGGER_SS_EN_1 BIT(3)</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TRIGGER_SS_EN_0 BIT(2)</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define B_AX_CMAC_TX_MODE_1 BIT(1)</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define B_AX_CMAC_TX_MODE_0 BIT(0)</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;</div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define R_AX_AGG_BK_0 0xC604</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define R_AX_AGG_BK_0_C1 0xE604</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define B_AX_DIS_SND_STS_CHECK BIT(7)</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define B_AX_NAV_PAUS_PHB_EN BIT(6)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define B_AX_TXOP_SHT_PHB_EN BIT(5)</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define B_AX_AGG_BRK_PHB_EN BIT(4)</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define B_AX_DIS_SSN_CHK BIT(3)</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define B_AX_WDBK_CFG BIT(2)</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define B_AX_EN_RTY_BK BIT(1)</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define B_AX_EN_RTY_BK_COD BIT(0)</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;</div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define R_AX_TX_CTRL 0xC608</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define R_AX_TX_CTRL_C1 0xE608</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define B_AX_DROP_CHK_MAX_NUM_SH 24</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define B_AX_DROP_CHK_MAX_NUM_MSK 0xff</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define B_AX_DROP_CHK_TIMEOUT_SH 20</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define B_AX_DROP_CHK_TIMEOUT_MSK 0xf</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define B_AX_FWD_SRCH_TIMEOUT_SH 16</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define B_AX_FWD_SRCH_TIMEOUT_MSK 0xf</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define B_AX_PTCL_STOP_WMM BIT(7)</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define B_AX_TXOP_DELAY_TX_SH 0</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define B_AX_TXOP_DELAY_TX_MSK 0x1f</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;</div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define R_AX_TB_PPDU_CTRL 0xC60C</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define R_AX_TB_PPDU_CTRL_C1 0xE60C</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define B_AX_TB_PPDU_BK_DIS BIT(15)</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define B_AX_TB_PPDU_BE_DIS BIT(14)</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#define B_AX_TB_PPDU_VI_DIS BIT(13)</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define B_AX_TB_PPDU_VO_DIS BIT(12)</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define B_AX_TB_BYPASS_TXPWR BIT(2)</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define B_AX_SW_PREFER_AC_SH 0</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define B_AX_SW_PREFER_AC_MSK 0x3</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;</div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define R_AX_AMPDU_AGG_LIMIT 0xC610</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define R_AX_AMPDU_AGG_LIMIT_C1 0xE610</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_TIME_SH 24</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_TIME_MSK 0xff</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define B_AX_RA_TRY_RATE_AGG_LMT_SH 16</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define B_AX_RA_TRY_RATE_AGG_LMT_MSK 0xff</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define B_AX_RTS_MAX_AGG_NUM_SH 8</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define B_AX_RTS_MAX_AGG_NUM_MSK 0xff</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define B_AX_MAX_AGG_NUM_SH 0</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define B_AX_MAX_AGG_NUM_MSK 0xff</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;</div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_HT_0 0xC614</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_HT_0_C1 0xE614</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_HT_SH 16</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_HT_MSK 0xffff</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define B_AX_RTS_TXTIME_TH_SH 8</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define B_AX_RTS_TXTIME_TH_MSK 0xff</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define B_AX_RTS_LEN_TH_SH 0</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define B_AX_RTS_LEN_TH_MSK 0xff</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;</div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_VHT_0 0xC618</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_VHT_0_C1 0xE618</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_VHT_SH 0</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_VHT_MSK 0xfffff</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;</div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_HE_0 0xC61C</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define R_AX_AGG_LEN_HE_0_C1 0xE61C</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_HE_SH 0</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define B_AX_AMPDU_MAX_LEN_HE_MSK 0x7fffff</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;</div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define R_AX_SPECIAL_TX_SETTING 0xC620</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define R_AX_SPECIAL_TX_SETTING_C1 0xE620</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define B_AX_USE_DATA_BW BIT(29)</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define B_AX_BW_SIGTA_SH 27</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define B_AX_BW_SIGTA_MSK 0x3</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define B_AX_BMC_NAV_PROTECT BIT(26)</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define B_AX_STBC_CFEND_SH 18</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define B_AX_STBC_CFEND_MSK 0x3</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define B_AX_STBC_CFEND_RATE_SH 9</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define B_AX_STBC_CFEND_RATE_MSK 0x1ff</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define B_AX_BASIC_CFEND_RATE_SH 0</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define B_AX_BASIC_CFEND_RATE_MSK 0x1ff</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;</div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define R_AX_SIFS_SETTING 0xC624</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define R_AX_SIFS_SETTING_C1 0xE624</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define B_AX_HW_CTS2SELF_PKT_LEN_TH_SH 24</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define B_AX_HW_CTS2SELF_PKT_LEN_TH_MSK 0xff</span></div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define B_AX_HW_CTS2SELF_PKT_LEN_TH_TWW_SH 18</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define B_AX_HW_CTS2SELF_PKT_LEN_TH_TWW_MSK 0x3f</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define B_AX_HW_CTS2SELF_EN BIT(16)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="preprocessor">#define B_AX_SPEC_SIFS_OFDM_PTCL_SH 8</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define B_AX_SPEC_SIFS_OFDM_PTCL_MSK 0xff</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define B_AX_SPEC_SIFS_CCK_PTCL_SH 0</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define B_AX_SPEC_SIFS_CCK_PTCL_MSK 0xff</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;</div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="preprocessor">#define R_AX_TXRATE_CHK 0xC628</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define R_AX_TXRATE_CHK_C1 0xE628</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define B_AX_DEFT_RATE_SH 7</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define B_AX_DEFT_RATE_MSK 0x1ff</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define B_AX_BAND_MODE BIT(4)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define B_AX_MAX_TXNSS_SH 2</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define B_AX_MAX_TXNSS_MSK 0x3</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define B_AX_RTS_LIMIT_IN_OFDM6 BIT(1)</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define B_AX_CHECK_CCK_EN BIT(0)</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define R_AX_TXCNT 0xC62C</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define R_AX_TXCNT_C1 0xE62C</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define B_AX_ADD_TXCNT_BY BIT(31)</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define B_AX_S_TXCNT_LMT_SH 24</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define B_AX_S_TXCNT_LMT_MSK 0x3f</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define B_AX_L_TXCNT_LMT_SH 16</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define B_AX_L_TXCNT_LMT_MSK 0x3f</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_0 0xC630</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_0_C1 0xE630</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_2_SH 16</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_2_MSK 0xffff</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_1_SH 0</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_1_MSK 0xffff</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_1 0xC634</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_1_C1 0xE634</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_4_SH 16</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_4_MSK 0xffff</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_3_SH 0</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define B_AX_PKT_LIFETIME_3_MSK 0xffff</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;</div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_2 0xC638</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="preprocessor">#define R_AX_LIFETIME_2_C1 0xE638</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_LIFETIME_SH 16</span></div><div class="line"><a name="l07190"></a><span class="lineno"> 7190</span>&#160;<span class="preprocessor">#define B_AX_CPUMGQ_LIFETIME_MSK 0xffff</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;<span class="preprocessor">#define B_AX_MGQ_LIFETIME_SH 0</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define B_AX_MGQ_LIFETIME_MSK 0xffff</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;</div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="preprocessor">#define R_AX_MBSSID_DROP_0 0xC63C</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="preprocessor">#define R_AX_MBSSID_DROP_0_C1 0xE63C</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor">#define B_AX_GI_LTF_FB_SEL BIT(30)</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define B_AX_RATE_SEL_SH 24</span></div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="preprocessor">#define B_AX_RATE_SEL_MSK 0x3f</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="preprocessor">#define B_AX_PORT_DROP_4_0_SH 16</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define B_AX_PORT_DROP_4_0_MSK 0x1f</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor">#define B_AX_MBSSID_DROP_15_0_SH 0</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="preprocessor">#define B_AX_MBSSID_DROP_15_0_MSK 0xffff</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;</div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor">#define R_AX_ARFR_WT_0 0xC640</span></div><div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define R_AX_ARFR_WT_0_C1 0xE640</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;<span class="preprocessor">#define B_AX_RATE7_WEIGHTING_SH 28</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="preprocessor">#define B_AX_RATE7_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define B_AX_RATE6_WEIGHTING_SH 24</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="preprocessor">#define B_AX_RATE6_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="preprocessor">#define B_AX_RATE5_WEIGHTING_SH 20</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="preprocessor">#define B_AX_RATE5_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor">#define B_AX_RATE4_WEIGHTING_SH 16</span></div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define B_AX_RATE4_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;<span class="preprocessor">#define B_AX_RATE3_WEIGHTING_SH 12</span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="preprocessor">#define B_AX_RATE3_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define B_AX_RATE2_WEIGHTING_SH 8</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="preprocessor">#define B_AX_RATE2_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="preprocessor">#define B_AX_RATE1_WEIGHTING_SH 4</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="preprocessor">#define B_AX_RATE1_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor">#define B_AX_RATE0_WEIGHTING_SH 0</span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define B_AX_RATE0_WEIGHTING_MSK 0xf</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;</div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="preprocessor">#define R_AX_DARF_TC 0xC648</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define R_AX_DARF_TC_C1 0xE648</span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC9_SH 28</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC9_MSK 0xf</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC8_SH 24</span></div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC8_MSK 0xf</span></div><div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC7_SH 20</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC7_MSK 0xf</span></div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC6_SH 16</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC6_MSK 0xf</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC5_SH 12</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC5_MSK 0xf</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC4_SH 8</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC4_MSK 0xf</span></div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC3_SH 4</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC3_MSK 0xf</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC2_SH 0</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define B_AX_DARF_TC2_MSK 0xf</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;</div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="preprocessor">#define R_AX_DARF1_TC 0xC64C</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="preprocessor">#define R_AX_DARF1_TC_C1 0xE64C</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC9_SH 28</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC9_MSK 0xf</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC8_SH 24</span></div><div class="line"><a name="l07247"></a><span class="lineno"> 7247</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC8_MSK 0xf</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC7_SH 20</span></div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC7_MSK 0xf</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC6_SH 16</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC6_MSK 0xf</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC5_SH 12</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC5_MSK 0xf</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC4_SH 8</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC4_MSK 0xf</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC3_SH 4</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC3_MSK 0xf</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC2_SH 0</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define B_AX_DARF1_TC2_MSK 0xf</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;</div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="preprocessor">#define R_AX_RARF_TC 0xC650</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define R_AX_RARF_TC_C1 0xE650</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC9_SH 28</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC9_MSK 0xf</span></div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC8_SH 24</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC8_MSK 0xf</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC7_SH 20</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC7_MSK 0xf</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC6_SH 16</span></div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC6_MSK 0xf</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC5_SH 12</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC5_MSK 0xf</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC4_SH 8</span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC4_MSK 0xf</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC3_SH 4</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC3_MSK 0xf</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC2_SH 0</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define B_AX_RARF_TC2_MSK 0xf</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define R_AX_PTCL_ATM 0xC654</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define R_AX_PTCL_ATM_C1 0xE654</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_RX_BASIC_NAV BIT(31)</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_RX_INTRA_NAV BIT(30)</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_DATA_ON BIT(29)</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_EDCCA_P20 BIT(28)</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_CCA_P20 BIT(27)</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_CCA_S20 BIT(26)</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_CCA_S40 BIT(25)</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define B_AX_CHNL_REF_CCA_S80 BIT(24)</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define B_AX_RST_CHNL_BUSY BIT(19)</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define B_AX_RST_CHNL_IDLE BIT(18)</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define B_AX_CHNL_INFO_EN BIT(17)</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define B_AX_ATM_AIRTIME_EN BIT(16)</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define B_AX_ATM_TF_UD BIT(12)</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define B_AX_ATM_SR_UD_1_SH 10</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="preprocessor">#define B_AX_ATM_SR_UD_1_MSK 0x3</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define B_AX_ATM_SR_UD_0_SH 8</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define B_AX_ATM_SR_UD_0_MSK 0x3</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define B_AX_ATM_TB_UD_1_SH 6</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define B_AX_ATM_TB_UD_1_MSK 0x3</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define B_AX_ATM_TB_UD_0_SH 4</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define B_AX_ATM_TB_UD_0_MSK 0x3</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define B_AX_ATM_TX_UD_1_SH 2</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define B_AX_ATM_TX_UD_1_MSK 0x3</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define B_AX_ATM_TX_UD_0_SH 0</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define B_AX_ATM_TX_UD_0_MSK 0x3</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define R_AX_CHNL_IDLE_TIME_0 0xC658</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define R_AX_CHNL_IDLE_TIME_0_C1 0xE658</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define B_AX_CHNL_IDLE_TIME_SH 0</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define B_AX_CHNL_IDLE_TIME_MSK 0xffffffffL</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;</div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define R_AX_CHNL_BUSY_TIME_0 0xC65C</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define R_AX_CHNL_BUSY_TIME_0_C1 0xE65C</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define B_AX_CHNL_BUSY_TIME_SH 0</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define B_AX_CHNL_BUSY_TIME_MSK 0xffffffffL</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">#define R_AX_PTCLRPT_FULL_HDL 0xC660</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define R_AX_PTCLRPT_FULL_HDL_C1 0xE660</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_RPT_EN BIT(8)</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="preprocessor">#define B_AX_BCN_RPT_PATH_SH 6</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define B_AX_BCN_RPT_PATH_MSK 0x3</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define B_AX_SPE_RPT_PATH_SH 4</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define B_AX_SPE_RPT_PATH_MSK 0x3</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define B_AX_TX_RPT_PATH_SH 2</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define B_AX_TX_RPT_PATH_MSK 0x3</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define B_AX_F2PCMDRPT_FULL_DROP BIT(1)</span></div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define B_AX_NON_F2PCMDRPT_FULL_DROP BIT(0)</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TXOP_BK 0xC670</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TXOP_BK_C1 0xE670</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define B_AX_DIS_TXOP_CFE BIT(31)</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define B_AX_DIS_LSIG_CFE BIT(30)</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_PKT_NUM_SH 12</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_PKT_NUM_MSK 0x3f</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_TX_TIME_SH 4</span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_TX_TIME_MSK 0xff</span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_EN_SH 0</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define B_AX_TXOP_BK_EN_MSK 0xf</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define B_AX_SPEC_MBA_HE_PTCL_SH 16</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define B_AX_SPEC_MBA_HE_PTCL_MSK 0xffff</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_SH 0</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_MSK 0xffff</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;</div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define R_AX_PROT_0 0xC674</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define R_AX_PROT_0_C1 0xE674</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define B_AX_SPEC_MBA_HE_PTCL_SH 16</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define B_AX_SPEC_MBA_HE_PTCL_MSK 0xffff</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_SH 0</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_MSK 0xffff</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define R_AX_PROT 0xC678</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define R_AX_PROT_C1 0xE678</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#define B_AX_NAV_OVER_TXOP_EN BIT(16)</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_CTN_MODE_SH 0</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define B_AX_NAV_PROT_LEN_CTN_MODE_MSK 0xffff</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;</div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="preprocessor">#define R_AX_BT_PLT 0xC67C</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define R_AX_BT_PLT_C1 0xE67C</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define B_AX_BT_PLT_PKT_CNT_SH 16</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define B_AX_BT_PLT_PKT_CNT_MSK 0xffff</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define B_AX_BT_PLT_RST BIT(8)</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define B_AX_RX_PLT_GNT_LTE_RX BIT(7)</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define B_AX_RX_PLT_GNT_BT_RX BIT(6)</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define B_AX_RX_PLT_GNT_BT_TX BIT(5)</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define B_AX_RX_PLT_GNT_WL BIT(4)</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define B_AX_TX_PLT_GNT_LTE_RX BIT(3)</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define B_AX_TX_PLT_GNT_BT_RX BIT(2)</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define B_AX_TX_PLT_GNT_BT_TX BIT(1)</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define B_AX_TX_PLT_GNT_WL BIT(0)</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define R_AX_TWTQ_CTRL1 0xC680</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define R_AX_TWTQ_CTRL1_C1 0xE680</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_ULTRHD_SH 16</span></div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_ULTRHD_MSK 0xffff</span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_TXOPTRHD_SH 0</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_TXOPTRHD_MSK 0xffff</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;</div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define R_AX_TWTQ_CTRL2 0xC684</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define R_AX_TWTQ_CTRL2_C1 0xE684</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_AGGTRHD_SH 0</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define B_AX_TWTQ_AGGTRHD_MSK 0xffff</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define R_AX_BCNQ_CTRL 0xC690</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define R_AX_BCNQ_CTRL_C1 0xE690</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_LOCK_STUS BIT(31)</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_LOCK BIT(0)</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;</div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define R_AX_PTCL_BSS_COLOR_0 0xC6A0</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define R_AX_PTCL_BSS_COLOR_0_C1 0xE6A0</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_3_SH 24</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_3_MSK 0x3f</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_2_SH 16</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_2_MSK 0x3f</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_1_SH 8</span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_1_MSK 0x3f</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_0_SH 0</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_0_MSK 0x3f</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;</div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#define R_AX_PTCL_BSS_COLOR_1 0xC6A4</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define R_AX_PTCL_BSS_COLOR_1_C1 0xE6A4</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_4_SH 0</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define B_AX_BSS_COLOB_AX_PORT_4_MSK 0x3f</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define R_AX_PTCL_F2P_TX_SETTING 0xC6B0</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define R_AX_PTCL_F2P_TX_SETTING_C1 0xE6B0</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define B_AX_TF_DATA_TF_LENGTH_SH 0</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define B_AX_TF_DATA_TF_LENGTH_MSK 0xff</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;</div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define R_AX_PTCL_IMR0 0xC6C0</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define R_AX_PTCL_IMR0_C1 0xE6C0</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_PKTID_ERR_INT_EN BIT(31)</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_RD_PKTID_ERR_INT_EN BIT(30)</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_ASSIGN_PKTID_ERR_INT_EN BIT(29)</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_USER_ALLC_ERR_INT_EN BIT(28)</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define B_AX_RX_SPF_U0_PKTID_ERR_INT_EN BIT(27)</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U1_PKTID_ERR_INT_EN BIT(26)</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U2_PKTID_ERR_INT_EN BIT(25)</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U3_PKTID_ERR_INT_EN BIT(24)</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define B_AX_TX_RECORD_PKTID_ERR_INT_EN BIT(23)</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_EMPTY_ERR_INT_EN BIT(15)</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#define B_AX_TWTSP_QSEL_ERR_INT_EN BIT(14)</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_ORDER_ERR_INT_EN BIT(12)</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define B_AX_Q_PKTID_ERR_INT_EN BIT(11)</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define B_AX_D_PKTID_ERR_INT_EN BIT(10)</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">#define B_AX_TXPRT_FULL_DROP_ERR_INT_EN BIT(9)</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define B_AX_F2PCMDRPT_FULL_DROP_ERR_INT_EN BIT(8)</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMEOUT_ERR_INT_EN BIT(0)</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;</div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define R_AX_PTCL_ISR0 0xC6C4</span></div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define R_AX_PTCL_ISR0_C1 0xE6C4</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_PKTID_ERR BIT(31)</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_RD_PKTID_ERR BIT(30)</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_ASSIGN_PKTID_ERR BIT(29)</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_USER_ALLC_ERR BIT(28)</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define B_AX_RX_SPF_U0_PKTID_ERR BIT(27)</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U1_PKTID_ERR BIT(26)</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U2_PKTID_ERR BIT(25)</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define B_AX_TX_SPF_U3_PKTID_ERR BIT(24)</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define B_AX_TX_RECORD_PKTID_ERR BIT(23)</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_EMPTY_ERR BIT(15)</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define B_AX_TWTSP_QSEL_ERR BIT(14)</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define B_AX_BCNQ_ORDER_ERR BIT(12)</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define B_AX_Q_PKTID_ERR BIT(11)</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define B_AX_D_PKTID_ERR BIT(10)</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define B_AX_TXPRT_FULL_DROP_ERR BIT(9)</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define B_AX_F2PCMDRPT_FULL_DROP_ERR BIT(8)</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define B_AX_FSM_TIMEOUT_ERR BIT(0)</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;</div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define R_AX_PTCL_RST_CTRL 0xC6E0</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define R_AX_PTCL_RST_CTRL_C1 0xE6E0</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_FINISH_REQ_STATUS BIT(24)</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define B_AX_PTCL_WDE_EN BIT(1)</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_FINISH_REQ BIT(0)</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;</div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define R_AX_PTCL_FSM_MON 0xC6E8</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define R_AX_PTCL_FSM_MON_C1 0xE6E8</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM2_TO_MODE BIT(30)</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM2_TO_THR_SH 24</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM2_TO_THR_MSK 0x3f</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM1_TO_MODE BIT(22)</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM1_TO_THR_SH 16</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM1_TO_THR_MSK 0x3f</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM0_TO_MODE BIT(14)</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM0_TO_THR_SH 8</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define B_AX_PTCL_FSM0_TO_THR_MSK 0x3f</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_ARB_TO_MODE BIT(6)</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_ARB_TO_THR_SH 0</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_ARB_TO_THR_MSK 0x3f</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TX_CTN_SEL 0xC6EC</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TX_CTN_SEL_C1 0xE6EC</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_ON_STAT BIT(7)</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DROP BIT(5)</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_QUEUE_IDX_SH 0</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define B_AX_PTCL_TX_QUEUE_IDX_MSK 0x1f</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define R_AX_PTCL_DBG_INFO 0xC6F0</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define R_AX_PTCL_DBG_INFO_C1 0xE6F0</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DBG_INFO_SH 0</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DBG_INFO_MSK 0xffffffffL</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define R_AX_NULL_PKT_STATUS 0xC6F6</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define R_AX_NULL_PKT_STATUS_C1 0xE6F6</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="preprocessor">#define B_AX_P4_NULL_1_STATUS BIT(9)</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define B_AX_P4_NULL_0_STATUS BIT(8)</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define B_AX_P3_NULL_1_STATUS BIT(7)</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define B_AX_P3_NULL_0_STATUS BIT(6)</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define B_AX_P2_NULL_1_STATUS BIT(5)</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define B_AX_P2_NULL_0_STATUS BIT(4)</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define B_AX_P1_NULL_1_STATUS BIT(3)</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define B_AX_P1_NULL_0_STATUS BIT(2)</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define B_AX_P0_NULL_1_STATUS BIT(1)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="preprocessor">#define B_AX_P0_NULL_0_STATUS BIT(0)</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;</div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#define R_AX_PTCL_DBG 0xC6F4</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define R_AX_PTCL_DBG_C1 0xE6F4</span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DBG_EN BIT(8)</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DBG_SEL_SH 0</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define B_AX_PTCL_DBG_SEL_MSK 0xff</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;</div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TX_MACID_0 0xC6FC</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="preprocessor">#define R_AX_PTCL_TX_MACID_0_C1 0xE6FC</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_3_SH 24</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_3_MSK 0xff</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_2_SH 16</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_2_MSK 0xff</span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_1_SH 8</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_1_MSK 0xff</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_0_SH 0</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define B_AX_TX_MACID_0_MSK 0xff</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="comment">// CMAC_DMA</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;</div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define R_AX_DLE_CTRL 0xC800</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor">#define R_AX_DLE_CTRL_C1 0xE800</span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor">#define B_AX_NO_RESERVE_PAGE_ERR BIT(31)</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define B_AX_SET_NULL_PKT_ERROR BIT(30)</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define B_AX_PLE_SET_BURST_NUM_ERROR BIT(29)</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define B_AX_PLE_RESPONSE_ERROR BIT(28)</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define B_AX_PLE_OUTPUT_ERROR BIT(27)</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define B_AX_WDE_SET_BURST_NUM_ERROR BIT(26)</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor">#define B_AX_WDE_RESPONSE_ERROR BIT(25)</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define B_AX_WDE_OUTPUT_ERROR BIT(24)</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define B_AX_NO_RESERVE_PAGE_ERR_IMR BIT(23)</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define B_AX_RXDATA_FSM_HANG_ERROR_IMR BIT(15)</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_FSM_HANG_ERROR_IMR BIT(14)</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define B_AX_DLE_WDE_STATE_SH 11</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">#define B_AX_DLE_WDE_STATE_MSK 0x3</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor">#define B_AX_DLE_PLE_STATE_SH 9</span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define B_AX_DLE_PLE_STATE_MSK 0x3</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">#define B_AX_DLE_REQUEST_BUFF_STATE_SH 7</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor">#define B_AX_DLE_REQUEST_BUFF_STATE_MSK 0x3</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define B_AX_DLE_ENQ_STATE BIT(6)</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define B_AX_RECOVERY_INDICATOR BIT(5)</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor">#define B_AX_DLE_CLOCK_FORCE BIT(4)</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CLOCK_FORCE BIT(3)</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_CLOCK_FORCE BIT(2)</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define B_AX_DMA_DBG_SEL BIT(1)</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define B_AX_PL_PAGE_128B BIT(0)</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;</div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_CTRL_0 0xC804</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_CTRL_0_C1 0xE804</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DBGOUT_EN BIT(31)</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DBG_SEL_SH 29</span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DBG_SEL_MSK 0x3</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_FIFO_DBG_SEL_SH 25</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_FIFO_DBG_SEL_MSK 0xf</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_BUFF_REQ_PRI_SH 19</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_BUFF_REQ_PRI_MSK 0x3</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_TGT_QUEID_SH 13</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_TGT_QUEID_MSK 0x3f</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_TGT_PRID_SH 10</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_TGT_PRID_MSK 0x7</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DIS_CSI_RELEASE BIT(9)</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DIS_RXSTS_WAIT_PTR_CLR BIT(7)</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DIS_CSI_WAIT_PTR_CLR BIT(6)</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_PTR_FULL_MODE BIT(5)</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define B_AX_CSI_PTR_FULL_MODE BIT(4)</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define B_AX_RU3_PTR_FULL_MODE BIT(3)</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define B_AX_RU2_PTR_FULL_MODE BIT(2)</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor">#define B_AX_RU1_PTR_FULL_MODE BIT(1)</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define B_AX_RU0_PTR_FULL_MODE BIT(0)</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_CTRL_1 0xC808</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_CTRL_1_C1 0xE808</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_FULL_RSV_DEPTH_SH 28</span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_FULL_RSV_DEPTH_SH 24</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_FULL_RSV_DEPTH_SH 20</span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor">#define B_AX_CSI_FULL_RSV_DEPTH_SH 16</span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;<span class="preprocessor">#define B_AX_CSI_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;<span class="preprocessor">#define B_AX_RU3_FULL_RSV_DEPTH_SH 12</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;<span class="preprocessor">#define B_AX_RU3_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor">#define B_AX_RU2_FULL_RSV_DEPTH_SH 8</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="preprocessor">#define B_AX_RU2_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="preprocessor">#define B_AX_RU1_FULL_RSV_DEPTH_SH 4</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="preprocessor">#define B_AX_RU1_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="preprocessor">#define B_AX_RU0_FULL_RSV_DEPTH_SH 0</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor">#define B_AX_RU0_FULL_RSV_DEPTH_MSK 0xf</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_ERR_FLG_0 0xC80C</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_ERR_FLG_0_C1 0xE80C</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_ORDER_FIFO_FULL BIT(14)</span></div><div class="line"><a name="l07589"></a><span class="lineno"> 7589</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_F2PCMD_PTR_OVERFLOW BIT(12)</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_TXRPT_PTR_OVERFLOW BIT(11)</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RXSTS_PTR_OVERFLOW BIT(10)</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU3_PTR_OVERFLOW BIT(9)</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU2_PTR_OVERFLOW BIT(8)</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU1_PTR_OVERFLOW BIT(7)</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU0_PTR_OVERFLOW BIT(6)</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RXSTS_PTR_ERROR BIT(5)</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_CSI_PTR_ERROR BIT(4)</span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU3_PTR_ERROR BIT(3)</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU2_PTR_ERROR BIT(2)</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU1_PTR_ERROR BIT(1)</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_RU0_PTR_ERROR BIT(0)</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;</div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_ERR_FLG_1 0xC810</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_ERR_FLG_1_C1 0xE810</span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_PKT_ERR_TYPE2 BIT(27)</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_PKT_ERR_TYPE1 BIT(26)</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_DMA_ERR_TYPE2 BIT(25)</span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_DMA_ERR_TYPE1 BIT(24)</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_PKT_ERR_TYPE2 BIT(23)</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_PKT_ERR_TYPE1 BIT(22)</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_DMA_ERR_TYPE2 BIT(21)</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_DMA_ERR_TYPE1 BIT(20)</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_PKT_ERR_TYPE2 BIT(19)</span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_PKT_ERR_TYPE1 BIT(18)</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_DMA_ERR_TYPE2 BIT(17)</span></div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_DMA_ERR_TYPE1 BIT(16)</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor">#define B_AX_RU3_PKT_ERR_TYPE2 BIT(15)</span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="preprocessor">#define B_AX_RU3_PKT_ERR_TYPE1 BIT(14)</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;<span class="preprocessor">#define B_AX_RU3_DMA_ERR_TYPE2 BIT(13)</span></div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="preprocessor">#define B_AX_RU3_DMA_ERR_TYPE1 BIT(12)</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor">#define B_AX_RU2_PKT_ERR_TYPE2 BIT(11)</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="preprocessor">#define B_AX_RU2_PKT_ERR_TYPE1 BIT(10)</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="preprocessor">#define B_AX_RU2_DMA_ERR_TYPE2 BIT(9)</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="preprocessor">#define B_AX_RU2_DMA_ERR_TYPE1 BIT(8)</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;<span class="preprocessor">#define B_AX_RU1_PKT_ERR_TYPE2 BIT(7)</span></div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;<span class="preprocessor">#define B_AX_RU1_PKT_ERR_TYPE1 BIT(6)</span></div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="preprocessor">#define B_AX_RU1_DMA_ERR_TYPE2 BIT(5)</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor">#define B_AX_RU1_DMA_ERR_TYPE1 BIT(4)</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="preprocessor">#define B_AX_RU0_PKT_ERR_TYPE2 BIT(3)</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="preprocessor">#define B_AX_RU0_PKT_ERR_TYPE1 BIT(2)</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="preprocessor">#define B_AX_RU0_DMA_ERR_TYPE2 BIT(1)</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define B_AX_RU0_DMA_ERR_TYPE1 BIT(0)</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;</div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_0 0xC814</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_0_C1 0xE814</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define B_AX_RU1_IS_IDLE BIT(31)</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define B_AX_RU1_RXDATA_RECOVER_MANNUL BIT(30)</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define B_AX_RU1_WR_PKT_ID_SH 16</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define B_AX_RU1_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define B_AX_RU0_IS_IDLE BIT(15)</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define B_AX_RU0_RXDATA_RECOVER_MANNUL BIT(14)</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define B_AX_RU0_WR_PKT_ID_SH 0</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define B_AX_RU0_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_1 0xC818</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_1_C1 0xE818</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define B_AX_RU3_IS_IDLE BIT(31)</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define B_AX_RU3_RXDATA_RECOVER_MANNUL BIT(30)</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define B_AX_RU3_WR_PKT_ID_SH 16</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define B_AX_RU3_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define B_AX_RU2_IS_IDLE BIT(15)</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define B_AX_RU2_RXDATA_RECOVER_MANNUL BIT(14)</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define B_AX_RU2_WR_PKT_ID_SH 0</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define B_AX_RU2_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;</div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_2 0xC81C</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_2_C1 0xE81C</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_IS_IDLE BIT(31)</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_RXDATA_RECOVER_MANNUL BIT(30)</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_WR_PKT_ID_SH 16</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define B_AX_TXRPT_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_IS_IDLE BIT(15)</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_RXDATA_RECOVER_MANNUL BIT(14)</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_WR_PKT_ID_SH 0</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define B_AX_RXSTS_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;</div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_3 0xC820</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_3_C1 0xE820</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define B_AX_CSI_ENQ_FIFO_EMPTY BIT(31)</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define B_AX_CSI_RXDATA_RECOVER_MANNUL BIT(30)</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_IS_IDLE BIT(15)</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_RXDATA_RECOVER_MANNUL BIT(14)</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_WR_PKT_ID_SH 0</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define B_AX_F2PCMD_WR_PKT_ID_MSK 0xfff</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_4 0xC824</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_PKT_INFO_4_C1 0xE824</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_1_VALID BIT(31)</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_1_SH 16</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_1_MSK 0xfff</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_0_VALID BIT(15)</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_0_SH 0</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">#define B_AX_CSI_PKTID_0_MSK 0xfff</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;</div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_0 0xC834</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_0_C1 0xE834</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">#define B_AX_MACTX_ALLOT_DEPTH_1_SH 0</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define B_AX_MACTX_ALLOT_DEPTH_1_MSK 0x3fffffff</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;</div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_1 0xC838</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_1_C1 0xE838</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">#define B_AX_RU1_TXFIFO_COUNT_SH 20</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define B_AX_RU1_TXFIFO_COUNT_MSK 0x3ff</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define B_AX_RU0_TXFIFO_COUNT_SH 10</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor">#define B_AX_RU0_TXFIFO_COUNT_MSK 0x3ff</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define B_AX_MACTX_ALLOT_DEPTH_2_SH 0</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;<span class="preprocessor">#define B_AX_MACTX_ALLOT_DEPTH_2_MSK 0x3ff</span></div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;</div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_2 0xC83C</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_FIFO_INFO_2_C1 0xE83C</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">#define B_AX_RU3_TXFIFO_COUNT_SH 10</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define B_AX_RU3_TXFIFO_COUNT_MSK 0x3ff</span></div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">#define B_AX_RU2_TXFIFO_COUNT_SH 0</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor">#define B_AX_RU2_TXFIFO_COUNT_MSK 0x3ff</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;</div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_DBG 0xC840</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_DBG_C1 0xE840</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_DBG_SEL_SH 27</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_DBG_SEL_MSK 0x1f</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_DBG_EN BIT(26)</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define B_AX_TX_FINISH_REQ BIT(6)</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">#define B_AX_PL_ARB_RU_SH 4</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">#define B_AX_PL_ARB_RU_MSK 0x3</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define B_AX_WD_ARB_RU_SH 2</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;<span class="preprocessor">#define B_AX_WD_ARB_RU_MSK 0x3</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor">#define B_AX_REQ_WD_PLD_ID_CS_SH 0</span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define B_AX_REQ_WD_PLD_ID_CS_MSK 0x3</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;</div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_0 0xC844</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_0_C1 0xE844</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define B_AX_RU0_CUR_WD_ID_SH 18</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define B_AX_RU0_CUR_WD_ID_MSK 0xfff</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define B_AX_RU0_CUR_PL_ID_SH 6</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">#define B_AX_RU0_CUR_PL_ID_MSK 0xfff</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;<span class="preprocessor">#define B_AX_RU0_READ_CS_SH 3</span></div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="preprocessor">#define B_AX_RU0_READ_CS_MSK 0x7</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define B_AX_RU0_WRITE_CS_SH 0</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define B_AX_RU0_WRITE_CS_MSK 0x7</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_1 0xC848</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_1_C1 0xE848</span></div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="preprocessor">#define B_AX_RU1_CUR_WD_ID_SH 18</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor">#define B_AX_RU1_CUR_WD_ID_MSK 0xfff</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define B_AX_RU1_CUR_PL_ID_SH 6</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define B_AX_RU1_CUR_PL_ID_MSK 0xfff</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor">#define B_AX_RU1_READ_CS_SH 3</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="preprocessor">#define B_AX_RU1_READ_CS_MSK 0x7</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="preprocessor">#define B_AX_RU1_WRITE_CS_SH 0</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">#define B_AX_RU1_WRITE_CS_MSK 0x7</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;</div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_2 0xC84C</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_2_C1 0xE84C</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define B_AX_RU2_CUR_WD_ID_SH 18</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define B_AX_RU2_CUR_WD_ID_MSK 0xfff</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="preprocessor">#define B_AX_RU2_CUR_PL_ID_SH 6</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define B_AX_RU2_CUR_PL_ID_MSK 0xfff</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define B_AX_RU2_READ_CS_SH 3</span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">#define B_AX_RU2_READ_CS_MSK 0x7</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define B_AX_RU2_WRITE_CS_SH 0</span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define B_AX_RU2_WRITE_CS_MSK 0x7</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;</div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_3 0xC850</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_RU_INFO_3_C1 0xE850</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">#define B_AX_RU3_CUR_WD_ID_SH 18</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define B_AX_RU3_CUR_WD_ID_MSK 0xfff</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define B_AX_RU3_CUR_PL_ID_SH 6</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor">#define B_AX_RU3_CUR_PL_ID_MSK 0xfff</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor">#define B_AX_RU3_READ_CS_SH 3</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">#define B_AX_RU3_READ_CS_MSK 0x7</span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define B_AX_RU3_WRITE_CS_SH 0</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define B_AX_RU3_WRITE_CS_MSK 0x7</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment">// TMAC</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;</div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define R_AX_TCR0 0xCA00</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor">#define R_AX_TCR0_C1 0xEA00</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define B_AX_TCR_ZLD_NUM_SH 24</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define B_AX_TCR_ZLD_NUM_MSK 0xff</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor">#define B_AX_TCR_UDF_EN BIT(23)</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">#define B_AX_TCR_UDF_THSD_SH 16</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define B_AX_TCR_UDF_THSD_MSK 0x7f</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define B_AX_TCR_ERRSTEN_SH 10</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="preprocessor">#define B_AX_TCR_ERRSTEN_MSK 0x3f</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="preprocessor">#define B_AX_TCR_VHTSIGA1_TXPS BIT(9)</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define B_AX_TCR_PLCP_ERRHDL_EN BIT(8)</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="preprocessor">#define B_AX_TCR_PADSEL BIT(7)</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define B_AX_TCR_MASK_SIGBCRC BIT(6)</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor">#define B_AX_TCR_SR_VAL15_ALLOW BIT(5)</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define B_AX_TCR_EN_EOF BIT(4)</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define B_AX_TCR_EN_SCRAM_INC BIT(3)</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define B_AX_TCR_EN_20MST BIT(2)</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define B_AX_TCR_CRC BIT(1)</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define B_AX_TCR_DISGCLK BIT(0)</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define R_AX_TCR1 0xCA04</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define R_AX_TCR1_C1 0xEA04</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_THRESHOLD_SH 28</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_THRESHOLD_MSK 0xf</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define B_AX_TCR_CCK_LOCK_CLK BIT(27)</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define B_AX_TCR_FORCE_READ_TXDFIFO BIT(26)</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor">#define B_AX_TCR_USTIME_SH 16</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define B_AX_TCR_USTIME_MSK 0xff</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor">#define B_AX_TCR_SMOOTH_VAL BIT(15)</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define B_AX_TCR_SMOOTH_CTRL BIT(14)</span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define B_AX_CS_REQ_VAL BIT(13)</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define B_AX_CS_REQ_SEL BIT(12)</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define B_AX_TCR_ZLD_USTIME_AFTERPHYTXON_SH 8</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define B_AX_TCR_ZLD_USTIME_AFTERPHYTXON_MSK 0xf</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define B_AX_TCR_TXTIMEOUT_SH 0</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define B_AX_TCR_TXTIMEOUT_MSK 0xff</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;</div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define R_AX_MD_TSFT_STMP_CTL 0xCA08</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define R_AX_MD_TSFT_STMP_CTL_C1 0xEA08</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define B_AX_TSFT_OFS_SH 16</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor">#define B_AX_TSFT_OFS_MSK 0xffff</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define B_AX_STMP_THSD_SH 8</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define B_AX_STMP_THSD_MSK 0xff</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define B_AX_UPD_HGQMD BIT(1)</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define B_AX_UPD_TIMIE BIT(0)</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;</div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define R_AX_PPWRBIT_SETTING 0xCA0C</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define R_AX_PPWRBIT_SETTING_C1 0xEA0C</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define B_AX_P4_PWRMGT_CTRL_EN BIT(19)</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define B_AX_P4_PWRMGT_DATA_EN BIT(18)</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define B_AX_P4_PWRMGT_ACT_EN BIT(17)</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define B_AX_P4_PWR_ST BIT(16)</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define B_AX_P3_PWRMGT_CTRL_EN BIT(15)</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define B_AX_P3_PWRMGT_DATA_EN BIT(14)</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define B_AX_P3_PWRMGT_ACT_EN BIT(13)</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define B_AX_P3_PWR_ST BIT(12)</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define B_AX_P2_PWRMGT_CTRL_EN BIT(11)</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define B_AX_P2_PWRMGT_DATA_EN BIT(10)</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define B_AX_P2_PWRMGT_ACT_EN BIT(9)</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define B_AX_P2_PWR_ST BIT(8)</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define B_AX_P1_PWRMGT_CTRL_EN BIT(7)</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define B_AX_P1_PWRMGT_DATA_EN BIT(6)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define B_AX_P1_PWRMGT_ACT_EN BIT(5)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define B_AX_P1_PWR_ST BIT(4)</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define B_AX_P0_PWRMGT_CTRL_EN BIT(3)</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define B_AX_P0_PWRMGT_DATA_EN BIT(2)</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define B_AX_P0_PWRMGT_ACT_EN BIT(1)</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define B_AX_P0_PWR_ST BIT(0)</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;</div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define R_AX_HTC 0xCA10</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#define R_AX_HTC_C1 0xEA10</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define B_AX_MHDR_HTC_SH 0</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define B_AX_MHDR_HTC_MSK 0xffffffffL</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define R_AX_SOUNDING 0xCA14</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor">#define R_AX_SOUNDING_C1 0xEA14</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="preprocessor">#define B_AX_USE_NSTS BIT(22)</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define B_AX_RETRY_BFRPT_SEQ_UPD BIT(21)</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define B_AX_TXNDP_SIGB_SH 0</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define B_AX_TXNDP_SIGB_MSK 0x1fffff</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;</div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define R_AX_BSR_CTRL 0xCA18</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define R_AX_BSR_CTRL_C1 0xEA18</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define B_AX_RO_MIN_TX_PWR_FLAG BIT(21)</span></div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor">#define B_AX_RO_UPH_SH 16</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor">#define B_AX_RO_UPH_MSK 0x1f</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define B_AX_BSR_BK_TID_SEL BIT(4)</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor">#define B_AX_BSR_BE_TID_SEL BIT(3)</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define B_AX_BSR_VI_TID_SEL BIT(2)</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define B_AX_BSR_VO_TID_SEL BIT(1)</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define B_AX_BSR_QOS_SEL BIT(0)</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;</div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define R_AX_TXD_FIFO_CTRL 0xCA1C</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define R_AX_TXD_FIFO_CTRL_C1 0xEA1C</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_HIGH_MCS_THRE_SH 12</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_HIGH_MCS_THRE_MSK 0xf</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_LOW_MCS_THRE_SH 8</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define B_AX_TXDFIFO_LOW_MCS_THRE_MSK 0xf</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define B_AX_HIGH_MCS_PHY_RATE_SH 4</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define B_AX_HIGH_MCS_PHY_RATE_MSK 0xf</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define B_AX_BW_PHY_RATE_SH 0</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define B_AX_BW_PHY_RATE_MSK 0x3</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;</div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define R_AX_MACTX_DBG_SEL_CNT 0xCA20</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define R_AX_MACTX_DBG_SEL_CNT_C1 0xEA20</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define B_AX_MACTX_MPDU_CNT_SH 24</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define B_AX_MACTX_MPDU_CNT_MSK 0xff</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define B_AX_MACTX_DMA_CNT_SH 16</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define B_AX_MACTX_DMA_CNT_MSK 0xff</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define B_AX_LENGTH_ERR_FLAG_U3 BIT(11)</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define B_AX_LENGTH_ERR_FLAG_U2 BIT(10)</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define B_AX_LENGTH_ERR_FLAG_U1 BIT(9)</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define B_AX_LENGTH_ERR_FLAG_U0 BIT(8)</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define B_AX_DBGSEL_MACTX_SH 0</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define B_AX_DBGSEL_MACTX_MSK 0x3f</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;</div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define R_AX_TX_PPDU_CNT 0xCAE0</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define R_AX_TX_PPDU_CNT_C1 0xEAE0</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define B_AX_TX_PPDU_CNT_SH 16</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define B_AX_TX_PPDU_CNT_MSK 0xffff</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define B_AX_RST_PPDU_CNT BIT(12)</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define B_AX_PPDU_CNT_RIDX_SH 8</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define B_AX_PPDU_CNT_RIDX_MSK 0xf</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define B_AX_PPDU_CNT_IDX_SH 0</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define B_AX_PPDU_CNT_IDX_MSK 0xf</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;</div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_CTRL_DEBUG 0xCAE4</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_CTRL_DEBUG_C1 0xEAE4</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_DEBUG_SEL_SH 0</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_DEBUG_SEL_MSK 0xf</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;</div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_INFO0_DEBUG 0xCAE8</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_INFO0_DEBUG_C1 0xEAE8</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_INFO_P0_SH 0</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_INFO_P0_MSK 0xffffffffL</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;</div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_INFO1_DEBUG 0xCAEC</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_INFO1_DEBUG_C1 0xEAEC</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_INFO_P1_SH 0</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_INFO_P1_MSK 0xffffffffL</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;</div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="comment">// TRXPTCL</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;</div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define R_AX_RSP_CHK_SIG 0xCC00</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define R_AX_RSP_CHK_SIG_C1 0xEC00</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor">#define B_AX_RSP_TBPPDU_CHK_PWR BIT(29)</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define B_AX_RSP_ACK_CHK_TX_NAV BIT(28)</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_TX_NAV BIT(27)</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_INTRA_NAV BIT(26)</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_BASIC_NAV BIT(25)</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_SEC_CCA_80 BIT(24)</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_SEC_CCA_40 BIT(23)</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_SEC_CCA_20 BIT(22)</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_BTCCA BIT(21)</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_EDCCA BIT(20)</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define B_AX_RSP_CHK_CCA BIT(19)</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor">#define B_AX_TXDATA_END_PS_OPT BIT(18)</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define B_AX_CHECK_SOUNDING_SEQ BIT(17)</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define B_AX_RXBA_IGNOREA2 BIT(16)</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define B_AX_ACKTO_CCK_SH 8</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor">#define B_AX_ACKTO_CCK_MSK 0xff</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor">#define B_AX_ACKTO_SH 0</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define B_AX_ACKTO_MSK 0xff</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;</div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_0 0xCC04</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_0_C1 0xEC04</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_STBC_EN BIT(31)</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RXFTM_TXACK_SC BIT(30)</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RXFTM_TXACKBWEQ BIT(29)</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define B_AX_WMAC_DIS_RESP_CTSINCCA BIT(24)</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define B_AX_WMAC_DIS_RESP_ACKINCCA BIT(23)</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define B_AX_WMAC_LDPC_EN BIT(22)</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SGIEN BIT(21)</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SPLCPEN BIT(20)</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define B_AX_WMAC_BESP_CHNBUSY_SH 18</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define B_AX_WMAC_BESP_CHNBUSY_MSK 0x3</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define B_AX_WMAC_BESP_EABLY_TXBA BIT(17)</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor">#define B_AX_WMAC_EN_TXACKBA_INTXOP BIT(16)</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SPEC_SIFS_OFDM_SH 8</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SPEC_SIFS_OFDM_MSK 0xff</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SPEC_SIFS_CCK_SH 0</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SPEC_SIFS_CCK_MSK 0xff</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;</div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RRSR_CTL_0 0xCC08</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RRSR_CTL_0_C1 0xEC08</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define B_AX_FTM_RRSR_RATE_EN_SH 24</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define B_AX_FTM_RRSR_RATE_EN_MSK 0xf</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define B_AX_NESS_SH 22</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define B_AX_NESS_MSK 0x3</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_DOPPLEB_AX_EN BIT(21)</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_DCM_EN BIT(20)</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSB_AX_CCK_SH 16</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSB_AX_CCK_MSK 0xf</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_RATE_EN_SH 12</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_RATE_EN_MSK 0xf</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_RSC_SH 10</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_RSC_MSK 0x3</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_REF_RATE_SEL BIT(9)</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_REF_RATE_SH 0</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RESP_REF_RATE_MSK 0x1ff</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;</div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RRSR_CTL_1 0xCC0C</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RRSR_CTL_1_C1 0xEC0C</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_HE_SH 24</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_HE_MSK 0xff</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_VHT_SH 16</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_VHT_MSK 0xff</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_HT_SH 8</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_HT_MSK 0xff</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_OFDM_SH 0</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RRSR_OFDM_MSK 0xff</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;</div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_TX_ABORT_COUNTER 0xCC1C</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_TX_ABORT_COUNTER_C1 0xEC1C</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RMAC_BUSY_ABORT_RESP_TX_SH 24</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define B_AX_WMAC_RMAC_BUSY_ABORT_RESP_TX_MSK 0xff</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define B_AX_WMAC_NAV_ABORT_RESP_TX_SH 16</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define B_AX_WMAC_NAV_ABORT_RESP_TX_MSK 0xff</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SEC_CCA_ABORT_RESP_TX_SH 8</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define B_AX_WMAC_SEC_CCA_ABORT_RESP_TX_MSK 0xff</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CCA_ABORT_RESP_TX_SH 0</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CCA_ABORT_RESP_TX_MSK 0xff</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;</div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define R_AX_MAC_LOOPBACK 0xCC20</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define R_AX_MAC_LOOPBACK_C1 0xEC20</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_RDY_PERIOD_SH 17</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_RDY_PERIOD_MSK 0xfff</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_PLCP_DLY_SH 8</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_PLCP_DLY_MSK 0x1ff</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_RDY_NUM_SH 3</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_RDY_NUM_MSK 0x1f</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_EN BIT(0)</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;</div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_CTS_RRSR 0xCC24</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_CTS_RRSR_C1 0xEC24</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_RSC_SH 14</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_RSC_MSK 0x3</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RESP_OPT BIT(12)</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_CCK_SH 8</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_CCK_MSK 0xf</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_OFDM_SH 0</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTS_RRSR_OFDM_MSK 0xff</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define R_AX_MAC_LOOPBACK_COUNT 0xCC28</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define R_AX_MAC_LOOPBACK_COUNT_C1 0xEC28</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define B_AX_MACLBK_COUNT_CLR BIT(0)</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;</div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define R_AX_CLIENT_OM_CTRL 0xCC40</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define R_AX_CLIENT_OM_CTRL_C1 0xEC40</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define B_AX_WMAC_DIS_SIGTA BIT(16)</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define B_AX_UL_DATA_DIS_SH 0</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="preprocessor">#define B_AX_UL_DATA_DIS_MSK 0x1f</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define R_AX_WMAC_FTM_CTL 0xCC50</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define R_AX_WMAC_FTM_CTL_C1 0xEC50</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define B_AX_FTM_RPT_ERROR BIT(15)</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define B_AX_FTM_TIMEOUT_BYPASS BIT(14)</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define B_AX_RXFTM_EN BIT(2)</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define B_AX_RXFTMREQ_EN BIT(1)</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define B_AX_FTM_EN BIT(0)</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;</div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define R_AX_GET_RTT 0xCC54</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define R_AX_GET_RTT_C1 0xEC54</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define B_AX_ACTION_FIELD_SH 16</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define B_AX_ACTION_FIELD_MSK 0xff</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define B_AX_CATEGORY_FIELD_SH 8</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define B_AX_CATEGORY_FIELD_MSK 0xff</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define B_AX_RTT_TYPE_SUBTYPE_SH 1</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define B_AX_RTT_TYPE_SUBTYPE_MSK 0x3f</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define B_AX_RTT_FILTER_EN BIT(0)</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;</div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define R_AX_FTM_PTT 0xCC58</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define R_AX_FTM_PTT_C1 0xEC58</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define B_AX_FTM_PTT_TSF_R2T_SEL_SH 3</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define B_AX_FTM_PTT_TSF_R2T_SEL_MSK 0x7</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define B_AX_FTM_PTT_TSF_T2R_SEL_SH 0</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define B_AX_FTM_PTT_TSF_T2R_SEL_MSK 0x7</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;</div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define R_AX_FTM_TSF 0xCC5C</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define R_AX_FTM_TSF_C1 0xEC5C</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define B_AX_FTM_T2_TSF_SH 16</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define B_AX_FTM_T2_TSF_MSK 0xffff</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define B_AX_FTM_T1_TSF_SH 0</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define B_AX_FTM_T1_TSF_MSK 0xffff</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;</div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define R_AX_MD_CTRL 0xCC72</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define R_AX_MD_CTRL_C1 0xEC72</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define B_AX_BC_MD_EN BIT(1)</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define B_AX_UC_MD_EN BIT(0)</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define R_AX_WMMPS_UAPSD_TID 0xCC70</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define R_AX_WMMPS_UAPSD_TID_C1 0xEC70</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID7 BIT(7)</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID6 BIT(6)</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID5 BIT(5)</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID4 BIT(4)</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID3 BIT(3)</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID2 BIT(2)</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID1 BIT(1)</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define B_AX_WMMPS_UAPSD_TID0 BIT(0)</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;</div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define R_AX_WMAC_NAV_CTL 0xCC80</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define R_AX_WMAC_NAV_CTL_C1 0xEC80</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;</div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define R_AX_WMAC_NAV_UP_INFO 0xCC84</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define R_AX_WMAC_NAV_UP_INFO_C1 0xEC84</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_COMM_0 0xCCA0</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_COMM_0_C1 0xECA0</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_COMM_1 0xCCA4</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_COMM_1_C1 0xECA4</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;</div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_0 0xCCA8</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_0_C1 0xECA8</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_1 0xCCAC</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_1_C1 0xECAC</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_2 0xCCB0</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_USER_2_C1 0xECB0</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;</div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_CTRL1 0xCCB4</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define R_AX_RXTRIG_TEST_CTRL1_C1 0xECB4</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define R_AX_SR_CONTROL_DBG 0xCCB8</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define R_AX_SR_CONTROL_DBG_C1 0xECB8</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_0 0xCCD0</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_0_C1 0xECD0</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_SEL_SH 0</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_SEL_MSK 0x7</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;</div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_1 0xCCD4</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_1_C1 0xECD4</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_P0_SH 0</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_P0_MSK 0xffffffffL</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;</div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_2 0xCCD8</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="preprocessor">#define R_AX_WMAC_TX_TF_INFO_2_C1 0xECD8</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_P1_SH 0</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define B_AX_WMAC_TX_TF_INFO_P1_MSK 0xffffffffL</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_CTRL 0xCCE0</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_CTRL_C1 0xECE0</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define B_AX_WMAC_ALLCNT_RST BIT(16)</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define B_AX_CTRL_SUBTYPE_SH 12</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define B_AX_CTRL_SUBTYPE_MSK 0xf</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor">#define B_AX_WMAC_WDATA_EN BIT(9)</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define B_AX_WMAC_ALLCNT_EN BIT(8)</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTRL_CNT_IDX_SH 0</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define B_AX_WMAC_CTRL_CNT_IDX_MSK 0xf</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;</div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_SUBCTRL 0xCCE4</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_SUBCTRL_C1 0xECE4</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define B_AX_CNT_INDEX_SH 8</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define B_AX_CNT_INDEX_MSK 0xf</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define B_AX_CNTRST BIT(1)</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define B_AX_CNTEN BIT(0)</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;</div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_RPT 0xCCE8</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FRAME_CNT_RPT_C1 0xECE8</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define B_AX_RX_CTRL_FRAME_CNT_SH 16</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define B_AX_RX_CTRL_FRAME_CNT_MSK 0xffff</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_FRAME_CNT_SH 0</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define B_AX_TX_CTRL_FRAME_CNT_MSK 0xffff</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define R_AX_TMAC_ERR_IMR_ISR 0xCCEC</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define R_AX_TMAC_ERR_IMR_ISR_C1 0xECEC</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXPLCP_ERR_CLR BIT(19)</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define B_AX_TMAC_RESP_ERR_CLR BIT(18)</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXCTL_ERR_CLR BIT(17)</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define B_AX_TMAC_MACTX_ERR_CLR BIT(16)</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXPLCP_ERR BIT(14)</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define B_AX_TMAC_RESP_ERR BIT(13)</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXCTL_ERR BIT(12)</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define B_AX_TMAC_MACTX_ERR BIT(11)</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXPLCP_INT_EN BIT(10)</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define B_AX_TMAC_RESP_INT_EN BIT(9)</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TXCTL_INT_EN BIT(8)</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="preprocessor">#define B_AX_TMAC_MACTX_INT_EN BIT(7)</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define B_AX_TMAC_MODE_INT_EN BIT(6)</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TIMETOUT_THR_SH 0</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define B_AX_TMAC_TIMETOUT_THR_MSK 0x3f</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define R_AX_WMAC_DEBUG_PORT 0xCCF0</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define R_AX_WMAC_DEBUG_PORT_C1 0xECF0</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define B_AX_WMAC_DEBUG_SH 0</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define B_AX_WMAC_DEBUG_MSK 0xffffffffL</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define R_AX_DBGSEL_TRXPTCL 0xCCF4</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define R_AX_DBGSEL_TRXPTCL_C1 0xECF4</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define B_AX_DBGSEL_TRXPTCL_SH 0</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define B_AX_DBGSEL_TRXPTCL_MSK 0x3f</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;</div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define R_AX_PHYINFO_ERR_IMR 0xCCFE</span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define R_AX_PHYINFO_ERR_IMR_C1 0xECFE</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor">#define B_AX_CSI_ON_TIMEOUT_INT_EN BIT(5)</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define B_AX_STS_ON_TIMEOUT_INT_EN BIT(4)</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define B_AX_DATA_ON_TIMEOUT_INT_EN BIT(3)</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define B_AX_OFDM_CCA_TIMEOUT_INT_EN BIT(2)</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define B_AX_CCK_CCA_TIMEOUT_INT_EN BIT(1)</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define B_AXC_PHY_TXON_TIMEOUT_INT_EN BIT(0)</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;</div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define R_AX_PHYINFO_ERR_ISR 0xCCFF</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">#define R_AX_PHYINFO_ERR_ISR_C1 0xECFF</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define B_AX_CSI_ON_TIMEOUT BIT(5)</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">#define B_AX_STS_ON_TIMEOUT BIT(4)</span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define B_AX_DATA_ON_TIMEOUT BIT(3)</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define B_AX_OFDM_CCA_TIMEOUT BIT(2)</span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor">#define B_AX_CCK_CCA_TIMEOUT BIT(1)</span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define B_AXC_PHY_TXON_TIMEOUT BIT(0)</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;</div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU0 0xCD00</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU0_C1 0xED00</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE1_SND_STS BIT(26)</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE1_SND_STS BIT(25)</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE1_EN BIT(24)</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE1_MACID_SH 16</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE1_MACID_MSK 0xff</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE0_SND_STS BIT(10)</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE0_SND_STS BIT(9)</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE0_EN BIT(8)</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE0_MACID_SH 0</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE0_MACID_MSK 0xff</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;</div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU2 0xCD04</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU2_C1 0xED04</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE3_SND_STS BIT(26)</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE3_SND_STS BIT(25)</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE3_EN BIT(24)</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE3_MACID_SH 16</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE3_MACID_MSK 0xff</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE2_SND_STS BIT(10)</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE2_SND_STS BIT(9)</span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE2_EN BIT(8)</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE2_MACID_SH 0</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE2_MACID_MSK 0xff</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;</div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU4 0xCD08</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU4_C1 0xED08</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE5_SND_STS BIT(26)</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE5_SND_STS BIT(25)</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE5_EN BIT(24)</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE5_MACID_SH 16</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE5_MACID_MSK 0xff</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE4_SND_STS BIT(10)</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE4_SND_STS BIT(9)</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE4_EN BIT(8)</span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE4_MACID_SH 0</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE4_MACID_MSK 0xff</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU6 0xCD0C</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU6_C1 0xED0C</span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE7_SND_STS BIT(26)</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE7_SND_STS BIT(25)</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE7_EN BIT(24)</span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE7_MACID_SH 16</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE7_MACID_MSK 0xff</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE6_SND_STS BIT(10)</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE6_SND_STS BIT(9)</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE6_EN BIT(8)</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE6_MACID_SH 0</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE6_MACID_MSK 0xff</span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;</div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU8 0xCD10</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU8_C1 0xED10</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE9_SND_STS BIT(26)</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE9_SND_STS BIT(25)</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE9_EN BIT(24)</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE9_MACID_SH 16</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE9_MACID_MSK 0xff</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE8_SND_STS BIT(10)</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE8_SND_STS BIT(9)</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE8_EN BIT(8)</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE8_MACID_SH 0</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE8_MACID_MSK 0xff</span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;</div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU10 0xCD14</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU10_C1 0xED14</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE11_SND_STS BIT(26)</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE11_SND_STS BIT(25)</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE11_EN BIT(24)</span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE11_MACID_SH 16</span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE11_MACID_MSK 0xff</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE10_SND_STS BIT(10)</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE10_SND_STS BIT(9)</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE10_EN BIT(8)</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE10_MACID_SH 0</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE10_MACID_MSK 0xff</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;</div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU12 0xCD18</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU12_C1 0xED18</span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE13_SND_STS BIT(26)</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE13_SND_STS BIT(25)</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE13_EN BIT(24)</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE13_MACID_SH 16</span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE13_MACID_MSK 0xff</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE12_SND_STS BIT(10)</span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE12_SND_STS BIT(9)</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE12_EN BIT(8)</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE12_MACID_SH 0</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE12_MACID_MSK 0xff</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;</div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU14 0xCD1C</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_SU14_C1 0xED1C</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE15_SND_STS BIT(26)</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE15_SND_STS BIT(25)</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE15_EN BIT(24)</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE15_MACID_SH 16</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE15_MACID_MSK 0xff</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_SU_BFMEE14_SND_STS BIT(10)</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE14_SND_STS BIT(9)</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE14_EN BIT(8)</span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE14_MACID_SH 0</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define B_AX_MER_SU_BFMEE14_MACID_MSK 0xff</span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;</div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU0 0xCD20</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU0_C1 0xED20</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE1 BIT(27)</span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE1_SND_STS BIT(26)</span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE1_SND_STS BIT(25)</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE1_EN BIT(24)</span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE1_MACID_SH 16</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE1_MACID_MSK 0xff</span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE0 BIT(11)</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE0_SND_STS BIT(10)</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE0_SND_STS BIT(9)</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE0_EN BIT(8)</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE0_MACID_SH 0</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE0_MACID_MSK 0xff</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;</div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU2 0xCD24</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU2_C1 0xED24</span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE3 BIT(27)</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE3_SND_STS BIT(26)</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE3_SND_STS BIT(25)</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE3_EN BIT(24)</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE3_MACID_SH 16</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE3_MACID_MSK 0xff</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE2 BIT(11)</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE2_SND_STS BIT(10)</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE2_SND_STS BIT(9)</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE2_EN BIT(8)</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE2_MACID_SH 0</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE2_MACID_MSK 0xff</span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;</div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU4 0xCD28</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define R_AX_BFMER_ASSOCIATED_MU4_C1 0xED28</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE5 BIT(27)</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE5_SND_STS BIT(26)</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE5_SND_STS BIT(25)</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE5_EN BIT(24)</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE5_MACID_SH 16</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE5_MACID_MSK 0xff</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define B_AX_MER_DIS_SU_TXBF_MU_BFMEE4 BIT(11)</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define B_AX_MER_IGNORE_MU_BFMEE4_SND_STS BIT(10)</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE4_SND_STS BIT(9)</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE4_EN BIT(8)</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE4_MACID_SH 0</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor">#define B_AX_MER_MU_BFMEE4_MACID_MSK 0xff</span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;</div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX0 0xCD2C</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX0_C1 0xED2C</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX0_SH 20</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX0_MSK 0xfff</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX0_SH 8</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX0_MSK 0xfff</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX0_SH 0</span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX0_MSK 0xff</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;</div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX1 0xCD30</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX1_C1 0xED30</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX1_SH 20</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX1_MSK 0xfff</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX1_SH 8</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX1_MSK 0xfff</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX1_SH 0</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX1_MSK 0xff</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;</div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX2 0xCD34</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX2_C1 0xED34</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX2_SH 20</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX2_MSK 0xfff</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX2_SH 8</span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX2_MSK 0xfff</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX2_SH 0</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX2_MSK 0xff</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;</div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX3 0xCD38</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX3_C1 0xED38</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX3_SH 20</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX3_MSK 0xfff</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX3_SH 8</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX3_MSK 0xfff</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX3_SH 0</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX3_MSK 0xff</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;</div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX4 0xCD3C</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX4_C1 0xED3C</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX4_SH 20</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX4_MSK 0xfff</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX4_SH 8</span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX4_MSK 0xfff</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX4_SH 0</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX4_MSK 0xff</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;</div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX5 0xCD40</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX5_C1 0xED40</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX5_SH 20</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX5_MSK 0xfff</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX5_SH 8</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX5_MSK 0xfff</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX5_SH 0</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX5_MSK 0xff</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX6 0xCD44</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX6_C1 0xED44</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX6_SH 20</span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX6_MSK 0xfff</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX6_SH 8</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX6_MSK 0xfff</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX6_SH 0</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX6_MSK 0xff</span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;</div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX7 0xCD48</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX7_C1 0xED48</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX7_SH 20</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX7_MSK 0xfff</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX7_SH 8</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX7_MSK 0xfff</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX7_SH 0</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX7_MSK 0xff</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;</div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX8 0xCD4C</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX8_C1 0xED4C</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX8_SH 20</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX8_MSK 0xfff</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX8_SH 8</span></div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX8_MSK 0xfff</span></div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX8_SH 0</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX8_MSK 0xff</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;</div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX9 0xCD50</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX9_C1 0xED50</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX9_SH 20</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX9_MSK 0xfff</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX9_SH 8</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX9_MSK 0xfff</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX9_SH 0</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX9_MSK 0xff</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;</div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX10 0xCD54</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX10_C1 0xED54</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX10_SH 20</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX10_MSK 0xfff</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX10_SH 8</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX10_MSK 0xfff</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX10_SH 0</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX10_MSK 0xff</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX11 0xCD58</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX11_C1 0xED58</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX11_SH 20</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX11_MSK 0xfff</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX11_SH 8</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX11_MSK 0xfff</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX11_SH 0</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX11_MSK 0xff</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;</div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX12 0xCD5C</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX12_C1 0xED5C</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX12_SH 20</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX12_MSK 0xfff</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX12_SH 8</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX12_MSK 0xfff</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX12_SH 0</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX12_MSK 0xff</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX13 0xCD60</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX13_C1 0xED60</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX13_SH 20</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX13_MSK 0xfff</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX13_SH 8</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX13_MSK 0xfff</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX13_SH 0</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX13_MSK 0xff</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;</div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX14 0xCD64</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX14_C1 0xED64</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX14_SH 20</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX14_MSK 0xfff</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX14_SH 8</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX14_MSK 0xfff</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX14_SH 0</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX14_MSK 0xff</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;</div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX15 0xCD68</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CSI_BUFF_IDX15_C1 0xED68</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX15_SH 20</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define B_AX_MER_TXBF_CSI_BUFF_IDX15_MSK 0xfff</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX15_SH 8</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_CSI_BUFF_IDX15_MSK 0xfff</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX15_SH 0</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define B_AX_MER_CSI_BUFF_MACID_IDX15_MSK 0xff</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;</div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define R_AX_BFMER_SND_DEBUG_CNT 0xCD6C</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define R_AX_BFMER_SND_DEBUG_CNT_C1 0xED6C</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define B_AX_SND_DNGCNT_RST BIT(20)</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_DNGCNT_SH 0</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define B_AX_MER_SND_DNGCNT_MSK 0xffff</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;</div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define R_AX_BFMER_UPD_MEE_PARA 0xCD70</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define R_AX_BFMER_UPD_MEE_PARA_C1 0xED70</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_OPTION BIT(31)</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_USERID_SH 16</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_USERID_MSK 0xf</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_FT_SH 12</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_FT_MSK 0x3</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_BW_SH 10</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_BW_MSK 0x3</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_CB_SH 8</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_CB_MSK 0x3</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NG_SH 6</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NG_MSK 0x3</span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NR_SH 3</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NR_MSK 0x7</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NC_SH 0</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define B_AX_MER_UPDMEE_NC_MSK 0x7</span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;</div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define R_AX_BFMER_RO_MEE_PARA 0xCD74</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">#define R_AX_BFMER_RO_MEE_PARA_C1 0xED74</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_FT_SH 12</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_FT_MSK 0x3</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_BW_SH 10</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_BW_MSK 0x3</span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_CB_SH 8</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_CB_MSK 0x3</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NG_SH 6</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NG_MSK 0x3</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NR_SH 3</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NR_MSK 0x7</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NC_SH 0</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor">#define B_AX_BFMER_RO_MEE_PARA_NC_MSK 0x7</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;</div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CTRL_0 0xCD78</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CTRL_0_C1 0xED78</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define B_AX_BFMER_HE_CSI_OFFSET_SH 24</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">#define B_AX_BFMER_HE_CSI_OFFSET_MSK 0xff</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor">#define B_AX_BFMER_VHT_CSI_OFFSET_SH 16</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define B_AX_BFMER_VHT_CSI_OFFSET_MSK 0xff</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor">#define B_AX_BFMER_HT_CSI_OFFSET_SH 8</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#define B_AX_BFMER_HT_CSI_OFFSET_MSK 0xff</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define B_AX_BFMER_NDP_BFEN BIT(2)</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define B_AX_BFMER_VHT_BFPRT_CHK BIT(0)</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;</div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CTRL_1 0xCD7C</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define R_AX_BFMER_CTRL_1_C1 0xED7C</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define B_AX_BFMER_CTRLINFO_MACID_SH 0</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define B_AX_BFMER_CTRLINFO_MACID_MSK 0xff</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;</div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define R_AX_BFMEE_RESP_OPTION 0xCD80</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define R_AX_BFMEE_RESP_OPTION_C1 0xED80</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_NDP_RX_STANDBY_TIMER_SH 24</span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_NDP_RX_STANDBY_TIMER_MSK 0xff</span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_BFRP_RX_STANDBY_TIMER_SH 20</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_BFRP_RX_STANDBY_TIMER_MSK 0xf</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define B_AX_MU_BFRPTSEG_SEL_SH 17</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define B_AX_MU_BFRPTSEG_SEL_MSK 0x3</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_NDP_RXSTDBY_SEL BIT(16)</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;</div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define R_AX_BFMEE_OPTION 0xCD84</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define R_AX_BFMEE_OPTION_C1 0xED84</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_MU_BFEE_DIS BIT(7)</span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CHECK_RPTPOLL_MACID_DIS BIT(6)</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_NOCHK_BFPOLL_BMP BIT(5)</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HE_NDPA_EN BIT(2)</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_VHT_NDPA_EN BIT(1)</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HT_NDPA_EN BIT(0)</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;</div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_CTRL_0 0xCD88</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_CTRL_0_C1 0xED88</span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSISEQ_SEL BIT(29)</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_BFPARAM_SEL BIT(28)</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_OFDM_LEN_TH_SH 24</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_OFDM_LEN_TH_MSK 0xf</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_BF_PORT_SEL BIT(23)</span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_USE_NSTS BIT(22)</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_RATE_FB_EN BIT(21)</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_GID_SEL BIT(20)</span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_RSC_SH 18</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_RSC_MSK 0x3</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_FORCE_RETE_EN BIT(17)</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_USE_NDPARATE BIT(16)</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_WITHHTC_EN BIT(15)</span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_BF_EN BIT(14)</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_STBC_EN BIT(13)</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_LDPC_EN BIT(12)</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_CS_SH 10</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_CS_MSK 0x3</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_CB_SH 8</span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_CB_MSK 0x3</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NG_SH 6</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NG_MSK 0x3</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NR_SH 3</span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NR_MSK 0x7</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NC_SH 0</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO0_NC_MSK 0x7</span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;</div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_RRSC 0xCD8C</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_RRSC_C1 0xED8C</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_RRSC_BMAP_SH 0</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSI_RRSC_BMAP_MSK 0xffffffffL</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;</div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_RATE 0xCD90</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_RATE_C1 0xED90</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HE_CSI_RATE_SH 16</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HE_CSI_RATE_MSK 0x7f</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_VHT_CSI_RATE_SH 8</span></div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_VHT_CSI_RATE_MSK 0x7f</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HT_CSI_RATE_SH 0</span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_HT_CSI_RATE_MSK 0x7f</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;</div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_CTRL_1 0xCD94</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define R_AX_TRXPTCL_RESP_CSI_CTRL_1_C1 0xED94</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_BF_EN BIT(14)</span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_STBC_EN BIT(13)</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_LDPC_EN BIT(12)</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_CS_SH 10</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_CS_MSK 0x3</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_CB_SH 8</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_CB_MSK 0x3</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NG_SH 6</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NG_MSK 0x3</span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NR_SH 3</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NR_MSK 0x7</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NC_SH 0</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define B_AX_BFMEE_CSIINFO1_NC_MSK 0x7</span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;</div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;<span class="comment">// RMAC</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;</div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define R_AX_RCR 0xCE00</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="preprocessor">#define R_AX_RCR_C1 0xEE00</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define B_AX_STOP_RX_IN BIT(11)</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define B_AX_DRV_INFO_SIZE_SH 8</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor">#define B_AX_DRV_INFO_SIZE_MSK 0x7</span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="preprocessor">#define B_AX_CH_EN_SH 0</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor">#define B_AX_CH_EN_MSK 0xf</span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;</div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define R_AX_DLK_PROTECT_CTL 0xCE02</span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define R_AX_DLK_PROTECT_CTL_C1 0xEE02</span></div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_CCA_TIME_SH 8</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_CCA_TIME_MSK 0xff</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_DATA_TIME_SH 4</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_DATA_TIME_MSK 0xf</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_RST_EN BIT(1)</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define B_AX_RX_DLK_INT_EN BIT(0)</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;</div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define R_AX_PLCP_HDR_FLTR 0xCE04</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define R_AX_PLCP_HDR_FLTR_C1 0xEE04</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define B_AX_DIS_CHK_MIN_LEN BIT(8)</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define B_AX_HE_SIGB_CRC_CHK BIT(6)</span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define B_AX_VHT_MU_SIGB_CRC_CHK BIT(5)</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define B_AX_VHT_SU_SIGB_CRC_CHK BIT(4)</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define B_AX_SIGA_CRC_CHK BIT(3)</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define B_AX_LSIG_PARITY_CHK BIT(2)</span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define B_AX_CCK_SIG_CHK BIT(1)</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define B_AX_CCK_CRC_CHK BIT(0)</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;</div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define R_AX_RXGCK_CTRL 0xCE06</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define R_AX_RXGCK_CTRL_C1 0xEE06</span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_GCK_RATE_LIMIT_SH 8</span></div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_GCK_RATE_LIMIT_MSK 0x3</span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_ENTRY_DELAY_SH 4</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_ENTRY_DELAY_MSK 0x7</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_GCK_CYCLE_SH 2</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_GCK_CYCLE_MSK 0x3</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define B_AX_RXGCK_CCA_EN BIT(1)</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define B_AX_DISGCLK BIT(0)</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;</div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_CTRL 0xCE08</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_CTRL_C1 0xEE08</span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_PKTLENTHR_SH 16</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_PKTLENTHR_MSK 0x7</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_ERRTHR_SH 12</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_ERRTHR_MSK 0x7</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define B_AX_INVALID_WIDTH_SH 8</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define B_AX_INVALID_WIDTH_MSK 0x3</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_PLCP_CHKEN BIT(4)</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_BSS_CHKEN BIT(3)</span></div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MHCHKEN BIT(2)</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_CONT_ERRCHKEN BIT(1)</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;</div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_MGT_TYPE 0xCE0E</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_MGT_TYPE_C1 0xEE0E</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT15_PRSV BIT(15)</span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT14_PRSV BIT(14)</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT13_PRSV BIT(13)</span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT12_PRSV BIT(12)</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT11_PRSV BIT(11)</span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT10_PRSV BIT(10)</span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT9_PRSV BIT(9)</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT8_PRSV BIT(8)</span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT7_PRSV BIT(7)</span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT6_PRSV BIT(6)</span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT5_PRSV BIT(5)</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT4_PRSV BIT(4)</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT3_PRSV BIT(3)</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT2_PRSV BIT(2)</span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT1_PRSV BIT(1)</span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_MGT0_PRSV BIT(0)</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;</div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_DATA_TYPE 0xCE0C</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_DATA_TYPE_C1 0xEE0C</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA15_PRSV BIT(15)</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA14_PRSV BIT(14)</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA13_PRSV BIT(13)</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA12_PRSV BIT(12)</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA11_PRSV BIT(11)</span></div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA10_PRSV BIT(10)</span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA9_PRSV BIT(9)</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA8_PRSV BIT(8)</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA7_PRSV BIT(7)</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA6_PRSV BIT(6)</span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA5_PRSV BIT(5)</span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA4_PRSV BIT(4)</span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA3_PRSV BIT(3)</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA2_PRSV BIT(2)</span></div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA1_PRSV BIT(1)</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_DATA_PRSV BIT(0)</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;</div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_CTRL_TYPE 0xCE10</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_CTRL_TYPE_C1 0xEE10</span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_CTRL_PRSV BIT(0)</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;</div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_RATE 0xCE12</span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define R_AX_RXPSF_RATE_C1 0xEE12</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_HETB_PRSV BIT(8)</span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_HEMU_PRSV BIT(7)</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_HEERSU_PRSV BIT(6)</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_HESU_PRSV BIT(5)</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_VHTMU_PRSV BIT(4)</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_VHTSU_PRSV BIT(3)</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_HT_PRSV BIT(2)</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_OFDM_PRSV BIT(1)</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define B_AX_RXPSF_CCK_PRSV BIT(0)</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;</div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define R_AX_RXAI_CTRL 0xCE14</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define R_AX_RXAI_CTRL_C1 0xEE14</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define B_AX_RXAI_INFO_RST BIT(7)</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define B_AX_RXAI_PRTCT_REL BIT(6)</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define B_AX_RXAI_PRTCT_VIO BIT(5)</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define B_AX_RXAI_PRTCT_SEL BIT(1)</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define B_AX_RXAI_PRTCT_EN BIT(0)</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;</div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define R_AX_RX_FIFO_CTRL 0xCE1C</span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define R_AX_RX_FIFO_CTRL_C1 0xEE1C</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define B_AX_RXD_FIFO_MAX_LEV_CLR BIT(23)</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define B_AX_RXD_FIFO_MAX_LEV_SH 8</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">#define B_AX_RXD_FIFO_MAX_LEV_MSK 0xff</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define B_AX_RXD_FIFO_FULL_TH_SH 0</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define B_AX_RXD_FIFO_FULL_TH_MSK 0xff</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define R_AX_RX_FLTR_OPT 0xCE20</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define R_AX_RX_FLTR_OPT_C1 0xEE20</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define B_AX_UID_FILTER_SH 24</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define B_AX_UID_FILTER_MSK 0xff</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define B_AX_UNSPT_FILTER_SH 22</span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">#define B_AX_UNSPT_FILTER_MSK 0x3</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define B_AX_RX_MPDU_MAX_LEN_SH 16</span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define B_AX_RX_MPDU_MAX_LEN_MSK 0x3f</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">#define B_AX_A_FTM_REQ BIT(14)</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define B_AX_A_ERR_PKT BIT(13)</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define B_AX_A_UNSUP_PKT BIT(12)</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define B_AX_A_CRC32_ERR BIT(11)</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define B_AX_A_PWR_MGNT BIT(10)</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define B_AX_A_BCN_CHK_RULE_SH 8</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor">#define B_AX_A_BCN_CHK_RULE_MSK 0x3</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define B_AX_A_BCN_CHK_EN BIT(7)</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define B_AX_A_MC_LIST_CAM_MATCH BIT(6)</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define B_AX_A_BC_CAM_MATCH BIT(5)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define B_AX_A_UC_CAM_MATCH BIT(4)</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define B_AX_A_MC BIT(3)</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define B_AX_A_BC BIT(2)</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define B_AX_A_A1_MATCH BIT(1)</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE BIT(0)</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;</div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FLTR 0xCE24</span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define R_AX_CTRL_FLTR_C1 0xEE24</span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL15_SH 30</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL15_MSK 0x3</span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL14_SH 28</span></div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL14_MSK 0x3</span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL13_SH 26</span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL13_MSK 0x3</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL12_SH 24</span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL12_MSK 0x3</span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL11_SH 22</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL11_MSK 0x3</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL10_SH 20</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL10_MSK 0x3</span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL9_SH 18</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL9_MSK 0x3</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL8_SH 16</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL8_MSK 0x3</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL7_SH 14</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL7_MSK 0x3</span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL6_SH 12</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL6_MSK 0x3</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL5_SH 10</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL5_MSK 0x3</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL4_SH 8</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL4_MSK 0x3</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL3_SH 6</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL3_MSK 0x3</span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL2_SH 4</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL2_MSK 0x3</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL1_SH 2</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL1_MSK 0x3</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL0_SH 0</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define B_AX_A_CTRL0_MSK 0x3</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;</div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define R_AX_MGNT_FLTR 0xCE28</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define R_AX_MGNT_FLTR_C1 0xEE28</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT15_SH 30</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT15_MSK 0x3</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT14_SH 28</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT14_MSK 0x3</span></div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT13_SH 26</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT13_MSK 0x3</span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT12_SH 24</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT12_MSK 0x3</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT11_SH 22</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT11_MSK 0x3</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT10_SH 20</span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT10_MSK 0x3</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT9_SH 18</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT9_MSK 0x3</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT8_SH 16</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT8_MSK 0x3</span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT7_SH 14</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT7_MSK 0x3</span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT6_SH 12</span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT6_MSK 0x3</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT5_SH 10</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT5_MSK 0x3</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT4_SH 8</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT4_MSK 0x3</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT3_SH 6</span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT3_MSK 0x3</span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT2_SH 4</span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT2_MSK 0x3</span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT1_SH 2</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT1_MSK 0x3</span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT0_SH 0</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define B_AX_A_MGNT0_MSK 0x3</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;</div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define R_AX_DATA_FLTR 0xCE2C</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define R_AX_DATA_FLTR_C1 0xEE2C</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define B_AX_A_DATA15_SH 30</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define B_AX_A_DATA15_MSK 0x3</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define B_AX_A_DATA14_SH 28</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define B_AX_A_DATA14_MSK 0x3</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define B_AX_A_DATA13_SH 26</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define B_AX_A_DATA13_MSK 0x3</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define B_AX_A_DATA12_SH 24</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define B_AX_A_DATA12_MSK 0x3</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define B_AX_A_DATA11_SH 22</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define B_AX_A_DATA11_MSK 0x3</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define B_AX_A_DATA10_SH 20</span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define B_AX_A_DATA10_MSK 0x3</span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#define B_AX_A_DATA9_SH 18</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define B_AX_A_DATA9_MSK 0x3</span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define B_AX_A_DATA8_SH 16</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define B_AX_A_DATA8_MSK 0x3</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define B_AX_A_DATA7_SH 14</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define B_AX_A_DATA7_MSK 0x3</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define B_AX_A_DATA6_SH 12</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define B_AX_A_DATA6_MSK 0x3</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define B_AX_A_DATA5_SH 10</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define B_AX_A_DATA5_MSK 0x3</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor">#define B_AX_A_DATA4_SH 8</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define B_AX_A_DATA4_MSK 0x3</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="preprocessor">#define B_AX_A_DATA3_SH 6</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="preprocessor">#define B_AX_A_DATA3_MSK 0x3</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="preprocessor">#define B_AX_A_DATA2_SH 4</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="preprocessor">#define B_AX_A_DATA2_MSK 0x3</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="preprocessor">#define B_AX_A_DATA1_SH 2</span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;<span class="preprocessor">#define B_AX_A_DATA1_MSK 0x3</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="preprocessor">#define B_AX_A_DATA0_SH 0</span></div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="preprocessor">#define B_AX_A_DATA0_MSK 0x3</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;</div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="preprocessor">#define R_AX_ZLENDEL_COUNT 0xCE30</span></div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="preprocessor">#define R_AX_ZLENDEL_COUNT_C1 0xEE30</span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_NUM_SH 8</span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_NUM_MSK 0xff</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_NUM_SEL_SH 4</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_NUM_SEL_MSK 0xf</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_UNIT_SH 1</span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_UNIT_MSK 0x3</span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="preprocessor">#define B_AX_RXD_DELI_EN BIT(0)</span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;</div><div class="line"><a name="l08873"></a><span class="lineno"> 8873</span>&#160;<span class="preprocessor">#define R_AX_ADDR_CAM_CTRL 0xCE34</span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;<span class="preprocessor">#define R_AX_ADDR_CAM_CTRL_C1 0xEE34</span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_RANGE_SH 16</span></div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_RANGE_MSK 0xff</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_CMPLIMT_SH 12</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_CMPLIMT_MSK 0xf</span></div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_CLR BIT(8)</span></div><div class="line"><a name="l08880"></a><span class="lineno"> 8880</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_A2_B0_CHK BIT(2)</span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_SRCH_PERPKT BIT(1)</span></div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_EN BIT(0)</span></div><div class="line"><a name="l08883"></a><span class="lineno"> 8883</span>&#160;</div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;<span class="preprocessor">#define R_AX_ADDR_CAM_DIS_INFO 0xCE38</span></div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="preprocessor">#define R_AX_ADDR_CAM_DIS_INFO_C1 0xEE38</span></div><div class="line"><a name="l08886"></a><span class="lineno"> 8886</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_MACID_SH 24</span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_MACID_MSK 0xff</span></div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_SEC_IDX_SH 16</span></div><div class="line"><a name="l08889"></a><span class="lineno"> 8889</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_SEC_IDX_MSK 0xff</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_PORT_SH 12</span></div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_PORT_MSK 0x7</span></div><div class="line"><a name="l08892"></a><span class="lineno"> 8892</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_A3_HIT BIT(11)</span></div><div class="line"><a name="l08893"></a><span class="lineno"> 8893</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_A2_HIT BIT(10)</span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_A1_HIT BIT(9)</span></div><div class="line"><a name="l08895"></a><span class="lineno"> 8895</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_CAM_HIT BIT(8)</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_IDX_SH 0</span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CAM_DIS_IDX_MSK 0xff</span></div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;</div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;<span class="preprocessor">#define R_AX_RESPBA_CAM_CTRL 0xCE3C</span></div><div class="line"><a name="l08900"></a><span class="lineno"> 8900</span>&#160;<span class="preprocessor">#define R_AX_RESPBA_CAM_CTRL_C1 0xEE3C</span></div><div class="line"><a name="l08901"></a><span class="lineno"> 8901</span>&#160;<span class="preprocessor">#define B_AX_DEST_ENTRY_IDX_SH 12</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;<span class="preprocessor">#define B_AX_DEST_ENTRY_IDX_MSK 0xf</span></div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;<span class="preprocessor">#define B_AX_SRC_ENTRY_IDX_SH 8</span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="preprocessor">#define B_AX_SRC_ENTRY_IDX_MSK 0xf</span></div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="preprocessor">#define B_AX_BACAM_SHIFT_POLL BIT(7)</span></div><div class="line"><a name="l08906"></a><span class="lineno"> 8906</span>&#160;<span class="preprocessor">#define B_AX_COMPL_VAL BIT(3)</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;<span class="preprocessor">#define B_AX_SSN_SEL BIT(2)</span></div><div class="line"><a name="l08908"></a><span class="lineno"> 8908</span>&#160;<span class="preprocessor">#define B_AX_BACAM_RST_SH 0</span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;<span class="preprocessor">#define B_AX_BACAM_RST_MSK 0x3</span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;</div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;<span class="preprocessor">#define R_AX_PPDU_STAT 0xCE40</span></div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="preprocessor">#define R_AX_PPDU_STAT_C1 0xEE40</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_RPT_TRIG BIT(8)</span></div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_RPT_CRC32 BIT(5)</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_RPT_A1M BIT(4)</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="preprocessor">#define B_AX_APP_PLCP_HDR_RPT BIT(3)</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="preprocessor">#define B_AX_APP_RX_CNT_RPT BIT(2)</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor">#define B_AX_APP_MAC_INFO_RPT BIT(1)</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_RPT_EN BIT(0)</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;</div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define R_AX_PPDU_STAT_ERR 0xCE42</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define R_AX_PPDU_STAT_ERR_C1 0xEE42</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_3_CLR BIT(6)</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_2_CLR BIT(5)</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_1_CLR BIT(4)</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_3 BIT(2)</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_2 BIT(1)</span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define B_AX_PPDU_STAT_ERR_1 BIT(0)</span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;</div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define R_AX_CH_INFO_QRY 0xCE44</span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define R_AX_CH_INFO_QRY_C1 0xEE44</span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_TIME_SH 24</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_TIME_MSK 0xff</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_CNT_SH 21</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_CNT_MSK 0x7</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_REQUSTING BIT(20)</span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_MGNT_FRM BIT(19)</span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_CTRL_FRM BIT(18)</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_DATA_FRM BIT(17)</span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_CRC_FAIL BIT(16)</span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_MACID_SH 8</span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_MACID_MSK 0xff</span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_MODE_SH 1</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define B_AX_CH_INFO_MODE_MSK 0x7</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="preprocessor">#define B_AX_GET_CH_INFO_EN BIT(0)</span></div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;</div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define R_AX_MACID_MATCH 0xCE48</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor">#define R_AX_MACID_MATCH_C1 0xEE48</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define B_AX_MACID_MATCH_SH 8</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor">#define B_AX_MACID_MATCH_MSK 0xff</span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define B_AX_MACID_MATCH_MODE BIT(1)</span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define B_AX_MACID_MATCH_EN BIT(0)</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;</div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define R_AX_RX_SR_CTRL 0xCE4A</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define R_AX_RX_SR_CTRL_C1 0xEE4A</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define B_AX_SR_OP_MODE_SH 4</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor">#define B_AX_SR_OP_MODE_MSK 0x3</span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define B_AX_SRG_CHK_EN BIT(2)</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define B_AX_SR_CTRL_PLCP_EN BIT(1)</span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define B_AX_SR_EN BIT(0)</span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;</div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define R_AX_BSSID_SRC_CTRL 0xCE4B</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">#define R_AX_BSSID_SRC_CTRL_C1 0xEE4B</span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define B_AX_BSSID_MATCH BIT(3)</span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">#define B_AX_PARTIAL_AID_MATCH BIT(2)</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">#define B_AX_BSSCOLOR_MATCH BIT(1)</span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define B_AX_PLCP_SRC_EN BIT(0)</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;</div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">#define R_AX_SR_OBSS_PD 0xCE4C</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define R_AX_SR_OBSS_PD_C1 0xEE4C</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define B_AX_SRG_OBSS_PD_MAX_SH 24</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define B_AX_SRG_OBSS_PD_MAX_MSK 0xff</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor">#define B_AX_SRG_OBSS_PD_MIN_SH 16</span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define B_AX_SRG_OBSS_PD_MIN_MSK 0xff</span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define B_AX_NONSRG_OBSS_PD_MAX_SH 8</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define B_AX_NONSRG_OBSS_PD_MAX_MSK 0xff</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define B_AX_NONSRG_OBSS_PD_MIN_SH 0</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define B_AX_NONSRG_OBSS_PD_MIN_MSK 0xff</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;</div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define R_AX_SR_BSSCOLOR_BITMAP 0xCE50</span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define R_AX_SR_BSSCOLOR_BITMAP_C1 0xEE50</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">#define B_AX_BSSCOLOR_BITMAP_SH 0</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">#define B_AX_BSSCOLOR_BITMAP_MSK 0xffffffffffffffffL</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;</div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP 0xCE58</span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define R_AX_SR_PARTIAL_BSSCOLOR_BITMAP_C1 0xEE58</span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define B_AX_PARTIAL_BSSID_BITMAP_SH 0</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define B_AX_PARTIAL_BSSID_BITMAP_MSK 0xffffffffffffffffL</span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;</div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">#define R_AX_SEGMENT_CTRL 0xCE60</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define R_AX_SEGMENT_CTRL_C1 0xEE60</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define B_AX_SEG_LENGTH_SH 4</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define B_AX_SEG_LENGTH_MSK 0xf</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define B_AX_SEG_APP_ZERO BIT(1)</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define B_AX_SEG_EN BIT(0)</span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_CHKSUM_ERROR BIT(31)</span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_BBLEN_LT_MAC BIT(30)</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_BBLEN_GT_MAC BIT(29)</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_FIFO_RESUME_THR_SH 16</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_FIFO_RESUME_THR_MSK 0xff</span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_FIFO_PAUSE_THR_SH 8</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_FIFO_PAUSE_THR_MSK 0xff</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_CHECKSUM_DIS BIT(2)</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_EMPTY_APPZERO BIT(1)</span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define B_AX_CSIRPT_NDPPLCP_CHK_EN BIT(0)</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define B_AX_QSIZE_UPD BIT(0)</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;</div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_CTRL 0xCE80</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_CTRL_C1 0xEE80</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define B_AX_BCN_HIT_INT_PORT_SH 4</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define B_AX_BCN_HIT_INT_PORT_MSK 0xf</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_INT_EN BIT(3)</span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_INT_EN BIT(2)</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_INT_EN BIT(1)</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define B_AX_TIM_PARSER_EN BIT(0)</span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;</div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define R_AX_BCN_IECAM_CTRL 0xCE82</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define R_AX_BCN_IECAM_CTRL_C1 0xEE82</span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define B_AX_BCN_PSR_BUSY BIT(15)</span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_NOHIT_FRWD_SH 10</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_NOHIT_FRWD_MSK 0x3</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_HIT_FRWD_SH 8</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_HIT_FRWD_MSK 0x3</span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">#define B_AX_BCN_IECAM_PORT_SH 4</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">#define B_AX_BCN_IECAM_PORT_MSK 0xf</span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define B_AX_BCN_IECAM_CLR BIT(3)</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_NOHIT_FRWD_EN BIT(2)</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define B_AX_BCN_IE_HIT_FRWD_EN BIT(1)</span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="preprocessor">#define B_AX_BCN_IECAM_EN BIT(0)</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P0 0xCE84</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P0_C1 0xEE84</span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P0_SH 24</span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P0_MSK 0xff</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P0_SH 16</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P0_MSK 0xff</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_P0 BIT(15)</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_P0 BIT(14)</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_P0 BIT(13)</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define B_AX_TIM_ILEGAL_P0 BIT(12)</span></div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define B_AX_RPT_VALID_P0 BIT(11)</span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P0_SH 0</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P0_MSK 0x7ff</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;</div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P1 0xCE88</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P1_C1 0xEE88</span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P1_SH 24</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P1_MSK 0xff</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P1_SH 16</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P1_MSK 0xff</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_P1 BIT(15)</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_P1 BIT(14)</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_P1 BIT(13)</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define B_AX_TIM_ILEGAL_P1 BIT(12)</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define B_AX_RPT_VALID_P1 BIT(11)</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P1_SH 0</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P1_MSK 0x7ff</span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;</div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P2 0xCE8C</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P2_C1 0xEE8C</span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P2_SH 24</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P2_MSK 0xff</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P2_SH 16</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P2_MSK 0xff</span></div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_P2 BIT(15)</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_P2 BIT(14)</span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_P2 BIT(13)</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define B_AX_TIM_ILEGAL_P2 BIT(12)</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">#define B_AX_RPT_VALID_P2 BIT(11)</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P2_SH 0</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P2_MSK 0x7ff</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;</div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P3 0xCE90</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P3_C1 0xEE90</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P3_SH 24</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P3_MSK 0xff</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P3_SH 16</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P3_MSK 0xff</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_P3 BIT(15)</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_P3 BIT(14)</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_P3 BIT(13)</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define B_AX_TIM_ILEGAL_P3 BIT(12)</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define B_AX_RPT_VALID_P3 BIT(11)</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P3_SH 0</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P3_MSK 0x7ff</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;</div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P4 0xCE94</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define R_AX_BCN_PSR_RPT_P4_C1 0xEE94</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P4_SH 24</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define B_AX_DTIM_CNT_P4_MSK 0xff</span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P4_SH 16</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define B_AX_DTIM_PERIOD_P4_MSK 0xff</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define B_AX_BCAID_HIT_P4 BIT(15)</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define B_AX_UNIAID_HIT_P4 BIT(14)</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define B_AX_IE_HIT_P4 BIT(13)</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define B_AX_TIM_ILEGAL_P4 BIT(12)</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define B_AX_RPT_VALID_P4 BIT(11)</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P4_SH 0</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define B_AX_BCAID_P4_MSK 0x7ff</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;</div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define R_AX_PS_RXINFO 0xCEA0</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define R_AX_PS_RXINFO_C1 0xEEA0</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define B_AX_P4_RXCTRL BIT(14)</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define B_AX_P4_RXMGT BIT(13)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define B_AX_P4_RXDATA BIT(12)</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define B_AX_P3_RXCTRL BIT(11)</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="preprocessor">#define B_AX_P3_RXMGT BIT(10)</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define B_AX_P3_RXDATA BIT(9)</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define B_AX_P2_RXCTRL BIT(8)</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define B_AX_P2_RXMGT BIT(7)</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="preprocessor">#define B_AX_P2_RXDATA BIT(6)</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define B_AX_P1_RXCTRL BIT(5)</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define B_AX_P1_RXMGT BIT(4)</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define B_AX_P1_RXDATA BIT(3)</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor">#define B_AX_P0_RXCTRL BIT(2)</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define B_AX_P0_RXMGT BIT(1)</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define B_AX_P0_RXDATA BIT(0)</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">#define R_AX_PWRINT_CTRL 0xCEAC</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define R_AX_PWRINT_CTRL_C1 0xEEAC</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define B_AX_SEQNUM_MACID_SH 16</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define B_AX_SEQNUM_MACID_MSK 0xffff</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define B_AX_REF_MACID_SH 8</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define B_AX_REF_MACID_MSK 0x7f</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define B_AX_PWRINT_EN BIT(0)</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;</div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">#define R_AX_SPWR0 0xCEB0</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define R_AX_SPWR0_C1 0xEEB0</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define B_AX_MID_31TO0_SH 0</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define B_AX_MID_31TO0_MSK 0xffffffffL</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;</div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define R_AX_SPWR1 0xCEB4</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define R_AX_SPWR1_C1 0xEEB4</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define B_AX_MID_63TO32_SH 0</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define B_AX_MID_63TO32_MSK 0xffffffffL</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;</div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define R_AX_SPWR2 0xCEB8</span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define R_AX_SPWR2_C1 0xEEB8</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define B_AX_MID_95O64_SH 0</span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define B_AX_MID_95O64_MSK 0xffffffffL</span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;</div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define R_AX_SPWR3 0xCEBC</span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="preprocessor">#define R_AX_SPWR3_C1 0xEEBC</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define B_AX_MID_127TO96_SH 0</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define B_AX_MID_127TO96_MSK 0xffffffffL</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;</div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_CTRL 0xCEC0</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_CTRL_C1 0xEEC0</span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define B_AX_AID3_ENABLE BIT(3)</span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#define B_AX_AID2_ENABLE BIT(2)</span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;<span class="preprocessor">#define B_AX_AID1_ENABLE BIT(1)</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;<span class="preprocessor">#define B_AX_AID0_ENABLE BIT(0)</span></div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160;</div><div class="line"><a name="l09154"></a><span class="lineno"> 9154</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_AID0 0xCEC4</span></div><div class="line"><a name="l09155"></a><span class="lineno"> 9155</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_AID0_C1 0xEEC4</span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID1_SH 16</span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID1_MSK 0xfff</span></div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID0_SH 0</span></div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID0_MSK 0xfff</span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;</div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_AID1 0xCEC8</span></div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="preprocessor">#define R_AX_SNIFFER_MODE_AID1_C1 0xEEC8</span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID3_SH 16</span></div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID3_MSK 0xfff</span></div><div class="line"><a name="l09165"></a><span class="lineno"> 9165</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID2_SH 0</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;<span class="preprocessor">#define B_AX_SNIFFER_MODE_AID2_MSK 0xfff</span></div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;</div><div class="line"><a name="l09168"></a><span class="lineno"> 9168</span>&#160;<span class="preprocessor">#define R_AX_RX_DBG_CNT_SEL 0xCEE0</span></div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#define R_AX_RX_DBG_CNT_SEL_C1 0xEEE0</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;<span class="preprocessor">#define B_AX_RX_DBG_CNT_SH 16</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">#define B_AX_RX_DBG_CNT_MSK 0xffff</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;<span class="preprocessor">#define B_AX_RXERR_RPT_RST BIT(8)</span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor">#define B_AX_RX_CNT_IDX_SH 0</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#define B_AX_RX_CNT_IDX_MSK 0x3f</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="preprocessor">#define R_AX_RX_DBG_CNT_UD 0xCEE4</span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="preprocessor">#define R_AX_RX_DBG_CNT_UD_C1 0xEEE4</span></div><div class="line"><a name="l09178"></a><span class="lineno"> 9178</span>&#160;<span class="preprocessor">#define B_AX_UD_W1S BIT(31)</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;<span class="preprocessor">#define B_AX_UD_MSK_RUTONE BIT(30)</span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;<span class="preprocessor">#define B_AX_UD_MSK_RATE BIT(29)</span></div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="preprocessor">#define B_AX_UD_MSK_BSSID BIT(28)</span></div><div class="line"><a name="l09182"></a><span class="lineno"> 9182</span>&#160;<span class="preprocessor">#define B_AX_UD_MSK_FC BIT(27)</span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;<span class="preprocessor">#define B_AX_UD_RUTONE_SH 24</span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="preprocessor">#define B_AX_UD_RUTONE_MSK 0x7</span></div><div class="line"><a name="l09185"></a><span class="lineno"> 9185</span>&#160;<span class="preprocessor">#define B_AX_UD_GI_TYPE_SH 20</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;<span class="preprocessor">#define B_AX_UD_GI_TYPE_MSK 0x7</span></div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="preprocessor">#define B_AX_UD_RATE_SH 11</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="preprocessor">#define B_AX_UD_RATE_MSK 0x1ff</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="preprocessor">#define B_AX_UD_SELECT_BSSID_SH 8</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="preprocessor">#define B_AX_UD_SELECT_BSSID_MSK 0x7</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="preprocessor">#define B_AX_UD_SUB_TYPE_SH 2</span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="preprocessor">#define B_AX_UD_SUB_TYPE_MSK 0xf</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">#define B_AX_UD_TYPE_SH 0</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define B_AX_UD_TYPE_MSK 0x3</span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;</div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor">#define R_AX_RX_TIME_MON 0xCEEC</span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define R_AX_RX_TIME_MON_C1 0xEEEC</span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#define B_AX_DMA_WR_TIME_SH 20</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor">#define B_AX_DMA_WR_TIME_MSK 0xf</span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor">#define B_AX_DMA_WR_TIMEOUT_SH 16</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define B_AX_DMA_WR_TIMEOUT_MSK 0xf</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define B_AX_LATENCY_TIME_SH 8</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">#define B_AX_LATENCY_TIME_MSK 0xf</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">#define B_AX_CCA2DAT_TIME_SH 0</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="preprocessor">#define B_AX_CCA2DAT_TIME_MSK 0xff</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;</div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">#define R_AX_RX_STATE_MONITOR 0xCEF0</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define R_AX_RX_STATE_MONITOR_C1 0xEEF0</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define B_AX_STATE_CUR_SH 16</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define B_AX_STATE_CUR_MSK 0xffff</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define B_AX_STATE_NXT_SH 8</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define B_AX_STATE_NXT_MSK 0x3f</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">#define B_AX_STATE_UPD BIT(7)</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">#define B_AX_STATE_SEL_SH 0</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">#define B_AX_STATE_SEL_MSK 0x1f</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;</div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define R_AX_RMAC_ERR_ISR 0xCEF4</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define R_AX_RMAC_ERR_ISR_C1 0xEEF4</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define B_AX_BMAC_CSI_TIMEOUT_FLAG BIT(5)</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define B_AX_BMAC_DATA_ON_TIMEOUT_FLAG BIT(4)</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define B_AX_BMAC_CCA_TIMEOUT_FLAG BIT(3)</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define B_AX_BMAC_DMA_TIMEOUT_FLAG BIT(2)</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define B_AX_BMAC_DATA_ON_TO_IDLE_TIMEOUT_FLAG BIT(1)</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">#define B_AX_BMAC_CCA_TO_IDLE_TIMEOUT_FLAG BIT(0)</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;</div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor">#define R_AX_RMAC_ERR_IMR 0xCEF6</span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">#define R_AX_RMAC_ERR_IMR_C1 0xEEF6</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define B_AX_RMAC_CSI_TIMEOUT_INT_EN BIT(9)</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">#define B_AX_RMAC_DATA_ON_TIMEOUT_INT_EN BIT(8)</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">#define B_AX_RMAC_CCA_TIMEOUT_INT_EN BIT(7)</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">#define B_AX_RMAC_DMA_TIMEOUT_INT_EN BIT(6)</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define B_AX_RMAC_DATA_ON_TO_IDLE_TIMEOUT_INT_EN BIT(5)</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="preprocessor">#define B_AX_RMAC_CCA_TO_IDLE_TIMEOUT_INT_EN BIT(4)</span></div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;</div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="preprocessor">#define R_AX_RMAC_PLCP_MON 0xCEF8</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="preprocessor">#define R_AX_RMAC_PLCP_MON_C1 0xEEF8</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;<span class="preprocessor">#define B_AX_PCLP_MON_SEL_SH 28</span></div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160;<span class="preprocessor">#define B_AX_PCLP_MON_SEL_MSK 0xf</span></div><div class="line"><a name="l09239"></a><span class="lineno"> 9239</span>&#160;<span class="preprocessor">#define B_AX_PCLP_MON_CONT_SH 0</span></div><div class="line"><a name="l09240"></a><span class="lineno"> 9240</span>&#160;<span class="preprocessor">#define B_AX_PCLP_MON_CONT_MSK 0xfffffff</span></div><div class="line"><a name="l09241"></a><span class="lineno"> 9241</span>&#160;</div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;<span class="preprocessor">#define R_AX_RX_DEBUG_SELECT 0xCEFC</span></div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="preprocessor">#define R_AX_RX_DEBUG_SELECT_C1 0xEEFC</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_SEL_SH 0</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_SEL_MSK 0xff</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;</div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="comment">// PWR</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;</div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_CTRL 0xD200</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_CTRL_C1 0xF200</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_CLR BIT(31)</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MODE_IDX_SH 28</span></div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MODE_IDX_MSK 0x7</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_OFDM_REF_SH 19</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_OFDM_REF_MSK 0x1ff</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK_REF_SH 10</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK_REF_MSK 0x1ff</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RATE_EN BIT(9)</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RATE_VALUE_SH 0</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RATE_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;</div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_OFST_CTRL 0xD204</span></div><div class="line"><a name="l09265"></a><span class="lineno"> 9265</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_OFST_CTRL_C1 0xF204</span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_TBL_RD BIT(26)</span></div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_TBL_RA_SH 20</span></div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_TBL_RA_MSK 0x3f</span></div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK_HT_OFFSET_SH 16</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK_HT_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY_HT_OFFSET_SH 12</span></div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY_HT_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_HT_OFFSET_SH 8</span></div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_HT_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_VHT_HT_OFFSET_SH 4</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_VHT_HT_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_HE_HT_OFFSET_SH 0</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_HE_HT_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_CTRL 0xD208</span></div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_CTRL_C1 0xF208</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#define B_AX_FORCE_NORM_RSP_HE_TB_EN_ON BIT(24)</span></div><div class="line"><a name="l09283"></a><span class="lineno"> 9283</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BF0_EN BIT(23)</span></div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BF1_EN BIT(22)</span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PWR_LIM_BF0_EN BIT(21)</span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PWR_LIM_BF1_EN BIT(20)</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW20_BW40_OFFSET_SH 16</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW20_BW40_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RFBW_40M_OFFSET_SH 12</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RFBW_40M_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW80_BW40_OFFSET_SH 8</span></div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW80_BW40_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW160_BW40_OFFSET_SH 4</span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW160_BW40_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW80_80_BW40_OFFSET_SH 0</span></div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BW80_80_BW40_OFFSET_MSK 0xf</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;</div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_CTRL 0xD20C</span></div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_CTRL_C1 0xF20C</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PWR_BY_MACID_EN BIT(29)</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CCA_PWR_TH_VALUE_EN BIT(28)</span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CCA_PWR_TH_VALUE_SH 20</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CCA_PWR_TH_VALUE_MSK 0xff</span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">#define B_AX_FORCE_CCA_PWR_TH_EN BIT(17)</span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_MACID_EN BIT(16)</span></div><div class="line"><a name="l09306"></a><span class="lineno"> 9306</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_MACID_VALUE_SH 8</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_MACID_VALUE_MSK 0xff</span></div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_MACID_VALUE_EN BIT(7)</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_LIM_TBL_RD BIT(6)</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_LIM_TBL_RA_SH 0</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_LIM_TBL_RA_MSK 0x3f</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="preprocessor">#define R_AX_PWR_BF_CTRL 0xD210</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="preprocessor">#define R_AX_PWR_BF_CTRL_C1 0xF210</span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BF_PWR_BOOST_EN BIT(31)</span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="preprocessor">#define B_AX_HE_ER_SU_PWR_REDUCE_VAL_SH 19</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="preprocessor">#define B_AX_HE_ER_SU_PWR_REDUCE_VAL_MSK 0x1f</span></div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="preprocessor">#define B_AX_HE_ER_SU_PWR_REDUCE_EN BIT(18)</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BFOFF_VALUE_SH 9</span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BFOFF_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BFON_VALUE_SH 0</span></div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_LIMIT_BFON_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;</div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_REG 0xD214</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_REG_C1 0xF214</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG3_SH 24</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG3_MSK 0xff</span></div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG2_SH 16</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG2_MSK 0xff</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG1_SH 8</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG1_MSK 0xff</span></div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG0_SH 0</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG0_MSK 0xff</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;</div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_REG2 0xD218</span></div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_REG2_C1 0xF218</span></div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_BY_MACID_TBL_RD BIT(31)</span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_BY_MACID_TBL_RA_SH 24</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_BY_MACID_TBL_RA_MSK 0x7f</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG5_EN BIT(21)</span></div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG4_EN BIT(20)</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG3_EN BIT(19)</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG2_EN BIT(18)</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG1_EN BIT(17)</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG0_EN BIT(16)</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG5_SH 8</span></div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG5_MSK 0xff</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG4_SH 0</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REG4_MSK 0xff</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;</div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_CTRL 0xD21C</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_CTRL_C1 0xF21C</span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LTE_SH 18</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LTE_MSK 0x1ff</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_RU_LIM_EN BIT(17)</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_RU_LIM_TBL_RD BIT(16)</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_RU_LIM_TBL_RA_SH 11</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_RU_LIM_TBL_RA_MSK 0x1f</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RU_LIMIT_EN BIT(10)</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RU_LIMIT_EN_VALUE BIT(9)</span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RU_LIMIT_VALUE_SH 0</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_BY_RU_LIMIT_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;</div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define R_AX_PWR_COEXT_CTRL 0xD220</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define R_AX_PWR_COEXT_CTRL_C1 0xF220</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define B_AX_CCK_NORM_TERM_SH 18</span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor">#define B_AX_CCK_NORM_TERM_MSK 0x7f</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_MAC_MAX_BND_SH 12</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_MAC_MAX_BND_MSK 0x3f</span></div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BT_SH 3</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BT_MSK 0x1ff</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LTE_EN BIT(2)</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BT_EN BIT(1)</span></div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;</div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_LEG_CTRL 0xD224</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_LEG_CTRL_C1 0xF224</span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_LEGACY_BELOW_TH_VAL_SH 29</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_LEGACY_BELOW_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_LEGACY_OV_TH_VAL_SH 27</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_LEGACY_OV_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_LEGACY_BELOW_TH_VAL_SH 23</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_LEGACY_BELOW_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_LEGACY_OV_TH_VAL_SH 19</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_LEGACY_OV_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_LEGACY_TH_SH 15</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_LEGACY_TH_MSK 0xf</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_CCK_BELOW_TH_VAL_SH 13</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_CCK_BELOW_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_CCK_OV_TH_VAL_SH 11</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_CCK_OV_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_CCK_BELOW_TH_VAL_SH 7</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_CCK_BELOW_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_CCK_OV_TH_VAL_SH 3</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_CCK_OV_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_CCK_TH_SH 0</span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_CCK_TH_MSK 0x7</span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;</div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_VHT_CTRL 0xD228</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_VHT_CTRL_C1 0xF228</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_VHT_OV_TH_VAL_SH 30</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_VHT_OV_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_VHT_BELOW_TH_VAL_SH 26</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_VHT_BELOW_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_VHT_OV_TH_VAL_SH 22</span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_VHT_OV_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_VHT_TH_SH 18</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_VHT_TH_MSK 0xf</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HT_BELOW_TH_VAL_SH 16</span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HT_BELOW_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HT_OV_TH_VAL_SH 14</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HT_OV_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HT_BELOW_TH_VAL_SH 10</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HT_BELOW_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HT_OV_TH_VAL_SH 6</span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HT_OV_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_HT_TH_SH 2</span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_HT_TH_MSK 0xf</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;</div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_HE_CTRL 0xD22C</span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_HE_CTRL_C1 0xF22C</span></div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_LEGACY_BELOW_TH_VAL BIT(28)</span></div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_LEGACY_OV_TH_VAL BIT(27)</span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_LEGACY_TH_SH 23</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_LEGACY_TH_MSK 0xf</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_CCK_BELOW_TH_VAL BIT(22)</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_CCK_OV_TH_VAL BIT(21)</span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_CCK_TH_SH 18</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_CCK_TH_MSK 0x7</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HE_BELOW_TH_VAL_SH 16</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HE_BELOW_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HE_OV_TH_VAL_SH 14</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_HE_OV_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HE_BELOW_TH_VAL_SH 10</span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HE_BELOW_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HE_OV_TH_VAL_SH 6</span></div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_HE_OV_TH_VAL_MSK 0xf</span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_HE_TH_SH 2</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_HE_TH_MSK 0xf</span></div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_VHT_BELOW_TH_VAL_SH 0</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define B_AX_TXBIAS_VHT_BELOW_TH_VAL_MSK 0x3</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;</div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_OTHER_CTRL0 0xD230</span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_OTHER_CTRL0_C1 0xF230</span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_LEGACY_BELOW_TH_VAL BIT(28)</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_LEGACY_OV_TH_VAL BIT(27)</span></div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_LEGACY_TH_SH 23</span></div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_LEGACY_TH_MSK 0xf</span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_CCK_BELOW_TH_VAL BIT(22)</span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_CCK_OV_TH_VAL BIT(21)</span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_CCK_TH_SH 18</span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_CCK_TH_MSK 0x7</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HE_BELOW_TH_VAL BIT(17)</span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HE_OV_TH_VAL BIT(16)</span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HE_TH_SH 12</span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HE_TH_MSK 0xf</span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_VHT_BELOW_TH_VAL BIT(11)</span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_VHT_OV_TH_VAL BIT(10)</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_VHT_TH_SH 6</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_VHT_TH_MSK 0xf</span></div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HT_BELOW_TH_VAL BIT(5)</span></div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HT_OV_TH_VAL BIT(4)</span></div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HT_TH_SH 0</span></div><div class="line"><a name="l09463"></a><span class="lineno"> 9463</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_HT_TH_MSK 0xf</span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_OTHER_CTRL1 0xD234</span></div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;<span class="preprocessor">#define R_AX_PWR_SWING_OTHER_CTRL1_C1 0xF234</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_SR_DONT_APPLY BIT(30)</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="preprocessor">#define B_AX_CFIR_BY_RATE_OFF_SR_DONT_APPLY BIT(29)</span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="preprocessor">#define B_AX_TXBBSWING_TXBIAS_SR_DONT_APPLY BIT(28)</span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HE_BELOW_TH_VAL BIT(17)</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HE_OV_TH_VAL BIT(16)</span></div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HE_TH_SH 12</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HE_TH_MSK 0xf</span></div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_VHT_BELOW_TH_VAL BIT(11)</span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_VHT_OV_TH_VAL BIT(10)</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_VHT_TH_SH 6</span></div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_VHT_TH_MSK 0xf</span></div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HT_BELOW_TH_VAL BIT(5)</span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HT_OV_TH_VAL BIT(4)</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HT_TH_SH 0</span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#define B_AX_DPD_BY_RATE_OFF_HT_TH_MSK 0xf</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;</div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CTRL0 0xD238</span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CTRL0_C1 0xF238</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="preprocessor">#define B_AX_SR_PWR_CTRL_DBG_EN BIT(31)</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_TBL_RD_MCS_TXDIFF_SH 20</span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_TBL_RD_MCS_TXDIFF_MSK 0x1f</span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_MAP_TBL_RD_MCS_SEL BIT(19)</span></div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_SR_FORCE_OFF BIT(18)</span></div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_STA_UL_FORCE_OFF BIT(17)</span></div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;<span class="preprocessor">#define B_AX_SR_TXPWR_PD_WITH_PD_MACID BIT(16)</span></div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_MAP_TBL_RD BIT(15)</span></div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_MAP_TBL_RD_MCS_SH 11</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="preprocessor">#define B_AX_SR_RATE_MAP_TBL_RD_MCS_MSK 0xf</span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_NORM_RESP_DBG_EN BIT(10)</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PSEUDO_PWR_EN BIT(9)</span></div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PSEUDO_PWR_SH 0</span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_PSEUDO_PWR_MSK 0x1ff</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;</div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CTRL1 0xD23C</span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CTRL1_C1 0xF23C</span></div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_HE_SH 24</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_HE_MSK 0xf</span></div><div class="line"><a name="l09504"></a><span class="lineno"> 9504</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_VHT_SH 20</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_VHT_MSK 0xf</span></div><div class="line"><a name="l09506"></a><span class="lineno"> 9506</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_HT_MOD8_SH 16</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_HT_MOD8_MSK 0xf</span></div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_LEGACY_SH 12</span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_LEGACY_MSK 0xf</span></div><div class="line"><a name="l09510"></a><span class="lineno"> 9510</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_CCK_SH 8</span></div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;<span class="preprocessor">#define B_AX_MCS_TH_CCK_MSK 0xf</span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REF_SH 0</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_REF_MSK 0x7f</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;</div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL0 0xD240</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL0_C1 0xF240</span></div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="preprocessor">#define B_AX_PL_TOLER_RANGE_SH 20</span></div><div class="line"><a name="l09518"></a><span class="lineno"> 9518</span>&#160;<span class="preprocessor">#define B_AX_PL_TOLER_RANGE_MSK 0x1ff</span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;<span class="preprocessor">#define B_AX_PWR_BB_MIN_DBM_SH 9</span></div><div class="line"><a name="l09520"></a><span class="lineno"> 9520</span>&#160;<span class="preprocessor">#define B_AX_PWR_BB_MIN_DBM_MSK 0x1ff</span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="preprocessor">#define B_AX_PWR_ERROR_TOLER_SH 0</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor">#define B_AX_PWR_ERROR_TOLER_MSK 0xff</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;</div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL1 0xD244</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL1_C1 0xF244</span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define B_AX_MACID3_SH 24</span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define B_AX_MACID3_MSK 0x7f</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define B_AX_MACID2_SH 16</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define B_AX_MACID2_MSK 0x7f</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define B_AX_MACID1_SH 8</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor">#define B_AX_MACID1_MSK 0x7f</span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor">#define B_AX_MACID0_SH 0</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor">#define B_AX_MACID0_MSK 0x7f</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;</div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL2 0xD248</span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL2_C1 0xF248</span></div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP_SR_SH 24</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP_SR_MSK 0x7</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP_NORM_RESP_SH 20</span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP_NORM_RESP_MSK 0x7</span></div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP4_SH 16</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP4_MSK 0x7</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP3_SH 12</span></div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP3_MSK 0x7</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP2_SH 8</span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP2_MSK 0x7</span></div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP1_SH 4</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP1_MSK 0x7</span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP0_SH 0</span></div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#define B_AX_CFO_COMP0_MSK 0x7</span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;</div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL3 0xD24C</span></div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL3_C1 0xF24C</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define B_AX_TF_RDY_TXBF_FORCE_OFF BIT(22)</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PL_UPPER_EN_EQUL_N_TX_DIVIDE2 BIT(21)</span></div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;<span class="preprocessor">#define B_AX_FORCE_N_TX_DIVIDE2_OFF BIT(20)</span></div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MAX_SH 11</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MAX_MSK 0x1ff</span></div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MIN_SH 0</span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_PWRMAX_LIM_MIN_MSK 0x1ff</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;</div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL4 0xD250</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL4_C1 0xF250</span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RPL_LIM_MIN_SH 16</span></div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RPL_LIM_MIN_MSK 0x3ff</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MAX_SH 8</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MAX_MSK 0xff</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MIN_SH 0</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RSSI_TARGET_LIM_MIN_MSK 0xff</span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;</div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL5 0xD254</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL5_C1 0xF254</span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PL_UPPER_EN_VAL BIT(23)</span></div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PL_UPPER_EN_ON BIT(22)</span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define B_AX_SR_TXPWR_RESP_RDY_FORCE_OFF BIT(15)</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define B_AX_SR_TXPWR_PD_RDY_FORCE_OFF BIT(14)</span></div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;<span class="preprocessor">#define B_AX_SR_TXPWR_RATE_RDY_FORCE_OFF BIT(13)</span></div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;<span class="preprocessor">#define B_AX_TF_RDY_FORCE_OFF BIT(12)</span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="preprocessor">#define B_AX_TXCTRL_INFO_RDY_FORCE_OFF BIT(11)</span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_DBG_EN BIT(10)</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RPL_LIM_MAX_SH 0</span></div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_RPL_LIM_MAX_MSK 0x3ff</span></div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;</div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL6 0xD258</span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_CTRL6_C1 0xF258</span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MIN_SH 24</span></div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MIN_MSK 0x7f</span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MAX_SH 16</span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="preprocessor">#define B_AX_STA_PWR_CTRL_AP_TXPWR_LIM_MAX_MSK 0x7f</span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_FORCE_RATE_EN BIT(12)</span></div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_FORCE_RATE_SH 0</span></div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_FORCE_RATE_MSK 0xfff</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;</div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE0 0xD25C</span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE0_C1 0xF25C</span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MACID_EN BIT(30)</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MACID_VALUE_SH 23</span></div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MACID_VALUE_MSK 0x7f</span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BW80P80_EN_EN BIT(22)</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BW80P80_EN_VALUE BIT(21)</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RF_BW_IDX_EN BIT(20)</span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RF_BW_IDX_VALUE_SH 18</span></div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RF_BW_IDX_VALUE_MSK 0x3</span></div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DCM_EN BIT(17)</span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DCM_VALUE BIT(16)</span></div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DBW_IDX_EN BIT(15)</span></div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DBW_IDX_VALUE_SH 13</span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DBW_IDX_VALUE_MSK 0x3</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MAX_RATE_EN BIT(12)</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MAX_RATE_VALUE_SH 0</span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MAX_RATE_VALUE_MSK 0xfff</span></div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;</div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE1 0xD260</span></div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE1_C1 0xF260</span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_EN BIT(29)</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_SH 24</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_BF_PWR_BOOST_FORCE_VAL_MSK 0x1f</span></div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;<span class="preprocessor">#define B_AX_FORCE_HE_ER_SU_EN_EN BIT(23)</span></div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="preprocessor">#define B_AX_FORCE_HE_ER_SU_EN_VALUE BIT(22)</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MACID_CCA_TH_EN_EN BIT(21)</span></div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="preprocessor">#define B_AX_FORCE_MACID_CCA_TH_EN_VALUE BIT(20)</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BT_GRANT_EN BIT(19)</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="preprocessor">#define B_AX_FORCE_BT_GRANT_VALUE BIT(18)</span></div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RX_LTE_EN BIT(17)</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RX_LTE_VALUE BIT(16)</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXBF_EN_EN BIT(15)</span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXBF_EN_VALUE BIT(14)</span></div><div class="line"><a name="l09628"></a><span class="lineno"> 9628</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXSC_EN BIT(13)</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXSC_VALUE_SH 9</span></div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXSC_VALUE_MSK 0xf</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="preprocessor">#define B_AX_FORCE_NTX_EN BIT(6)</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="preprocessor">#define B_AX_FORCE_NTX_VALUE BIT(5)</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_MODE_EN BIT(3)</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_MODE_VALUE_SH 0</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PWR_MODE_VALUE_MSK 0x7</span></div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;</div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE0 0xD264</span></div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE0_C1 0xF264</span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_DCM_EN BIT(30)</span></div><div class="line"><a name="l09640"></a><span class="lineno"> 9640</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_DCM_VALUE BIT(29)</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RATE_DCM_EN BIT(28)</span></div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RATE_DCM_VALUE BIT(27)</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_PD_EN BIT(26)</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_PD_VALUE_SH 20</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_PD_VALUE_MSK 0x3f</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RATE_IDX_EN BIT(19)</span></div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RATE_IDX_VALUE_SH 7</span></div><div class="line"><a name="l09648"></a><span class="lineno"> 9648</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RATE_IDX_VALUE_MSK 0xfff</span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_TOLERANCE_EN BIT(6)</span></div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_TOLERANCE_VALUE_SH 0</span></div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_TXPWR_TOLERANCE_VALUE_MSK 0x3f</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;</div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE1 0xD268</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE1_C1 0xF268</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_EN BIT(29)</span></div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_VALUE_SH 20</span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_RATE_IDX_EN BIT(19)</span></div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_RATE_IDX_VALUE_SH 7</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_RATE_IDX_VALUE_MSK 0xfff</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_TXPWR_PD_EN BIT(6)</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_TXPWR_PD_VALUE_SH 0</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define B_AX_FORCE_SR_RESP_TXPWR_PD_VALUE_MSK 0x3f</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;</div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE2 0xD26C</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_FORCE2_C1 0xF26C</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_AP_TX_PWR_EN BIT(31)</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_AP_TX_PWR_VALUE_SH 25</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_AP_TX_PWR_VALUE_MSK 0x3f</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RATE_IDX_EN BIT(24)</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RATE_IDX_VALUE_SH 12</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RATE_IDX_VALUE_MSK 0xfff</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_UPPER_EN_EN BIT(11)</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_UPPER_EN_VALUE BIT(10)</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_UPPER_EN BIT(9)</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_UPPER_VALUE_SH 0</span></div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RPL_UPPER_VALUE_MSK 0x1ff</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;</div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_FORCE0 0xD270</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_FORCE0_C1 0xF270</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RU_ALLOC_EN BIT(24)</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RU_ALLOC_VALUE_SH 16</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define B_AX_FORCE_RU_ALLOC_VALUE_MSK 0xff</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_MACID_EN BIT(15)</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_MACID_VALUE_SH 8</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_MACID_VALUE_MSK 0x7f</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RSSI_TARGET_EN BIT(7)</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RSSI_TARGET_VALUE_SH 0</span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TF_RSSI_TARGET_VALUE_MSK 0x7f</span></div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;</div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE2 0xD274</span></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE2_C1 0xF274</span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CCA_PWR_TH_EN_ON BIT(18)</span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CCA_PWR_TH_EN BIT(17)</span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CCA_PWR_TH_ON BIT(16)</span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CCA_PWR_TH_SH 8</span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_DBG_SEL_SH 0</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_DBG_SEL_MSK 0x3f</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;</div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_FORCE1 0xD278</span></div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define R_AX_PWR_UL_FORCE1_C1 0xF278</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CFO_COMP_ON BIT(31)</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CFO_COMP_SH 28</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CFO_COMP_MSK 0x7</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_ABORT_TX_IDX_ON BIT(27)</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_ABORT_TX_IDX_SH 25</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_ABORT_TX_IDX_MSK 0x3</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_MIN_TX_PWR_FLAG_ON BIT(24)</span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_MIN_TX_PWR_FLAG BIT(23)</span></div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_UPH_ON BIT(22)</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_UPH_SH 17</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_UPH_MSK 0x1f</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_MAC_ON BIT(16)</span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_MAC_SH 10</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_MAC_MSK 0x3f</span></div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_BB_ON BIT(9)</span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_BB_SH 0</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_STA_TXPWR_BB_MSK 0x1ff</span></div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;</div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE3 0xD27C</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE3_C1 0xF27C</span></div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXAGC_BBSWING_ON BIT(31)</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXAGC_BBSWING_SH 27</span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXAGC_BBSWING_MSK 0xf</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXBIAS_ON BIT(26)</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXBIAS_SH 24</span></div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXBIAS_MSK 0x3</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_ON BIT(23)</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_SH 18</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BFON_BOOST_DB_SEG0_MSK 0x1f</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BB_ON BIT(17)</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BB_SH 8</span></div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_BB_MSK 0x1ff</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_MAC_ON BIT(6)</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_MAC_SH 0</span></div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_TXPWR_MAC_MSK 0x3f</span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;</div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE4 0xD280</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="preprocessor">#define R_AX_PWR_NORM_FORCE4_C1 0xF280</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_DCM_ON BIT(25)</span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_DCM BIT(24)</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_MCS_ON BIT(23)</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_MCS_SH 11</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_MCS_MSK 0xfff</span></div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_PD_THREHOLD_ON BIT(10)</span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_PD_THREHOLD_SH 4</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_SR_PD_THREHOLD_MSK 0x3f</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CFIR_BY_RATE_OFF_ON BIT(3)</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_CFIR_BY_RATE_OFF BIT(2)</span></div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_DPD_BY_RATE_OFF_ON BIT(1)</span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#define B_AX_FORCE_OUT_DPD_BY_RATE_OFF BIT(0)</span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;</div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE0 0xD2C0</span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE0_C1 0xF2C0</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK11M_SH 24</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK11M_MSK 0x1f</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK5P5M_SH 16</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK5P5M_MSK 0x1f</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK2M_SH 8</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK2M_MSK 0xf</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK1M_SH 0</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_CCK1M_MSK 0x1f</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;</div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE1 0xD2C4</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE1_C1 0xF2C4</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY18M_SH 24</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY18M_MSK 0x1f</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY12M_SH 16</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY12M_MSK 0x1f</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY9M_SH 8</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY9M_MSK 0xf</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY6M_SH 0</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY6M_MSK 0x1f</span></div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;</div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE2 0xD2C8</span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE2_C1 0xF2C8</span></div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY54M_SH 24</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY54M_MSK 0x1f</span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY48M_SH 16</span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY48M_MSK 0x1f</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY36M_SH 8</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY36M_MSK 0xf</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY24M_SH 0</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_LEGACY24M_MSK 0x1f</span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;</div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE3 0xD2CC</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE3_C1 0xF2CC</span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS3_NSS1_SH 24</span></div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS3_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS2_NSS1_SH 16</span></div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS2_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS1_NSS1_SH 8</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS1_NSS1_MSK 0xf</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS0_NSS1_SH 0</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS0_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;</div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE4 0xD2D0</span></div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE4_C1 0xF2D0</span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS7_NSS1_SH 24</span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS7_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS6_NSS1_SH 16</span></div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS6_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS5_NSS1_SH 8</span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS5_NSS1_MSK 0xf</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS4_NSS1_SH 0</span></div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS4_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;</div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE5 0xD2D4</span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE5_C1 0xF2D4</span></div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS11_NSS1_SH 24</span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS11_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS10_NSS1_SH 16</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS10_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS9_NSS1_SH 8</span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS9_NSS1_MSK 0xf</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS8_NSS1_SH 0</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS8_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;</div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE6 0xD2D8</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE6_C1 0xF2D8</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS4_NSS1_SH 24</span></div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS4_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS3_NSS1_SH 16</span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS3_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS1_NSS1_SH 8</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS1_NSS1_MSK 0xf</span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS0_NSS1_SH 0</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS0_NSS1_MSK 0x1f</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;</div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE7 0xD2DC</span></div><div class="line"><a name="l09832"></a><span class="lineno"> 9832</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE7_C1 0xF2DC</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS3_NSS2_SH 24</span></div><div class="line"><a name="l09834"></a><span class="lineno"> 9834</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS3_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS2_NSS2_SH 16</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS2_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS1_NSS2_SH 8</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS1_NSS2_MSK 0xf</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS0_NSS2_SH 0</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS0_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;</div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE8 0xD2E0</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE8_C1 0xF2E0</span></div><div class="line"><a name="l09844"></a><span class="lineno"> 9844</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS7_NSS2_SH 24</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS7_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09846"></a><span class="lineno"> 9846</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS6_NSS2_SH 16</span></div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS6_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09848"></a><span class="lineno"> 9848</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS5_NSS2_SH 8</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS5_NSS2_MSK 0xf</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS4_NSS2_SH 0</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS4_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;</div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE9 0xD2E4</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE9_C1 0xF2E4</span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS11_NSS2_SH 24</span></div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS11_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS10_NSS2_SH 16</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS10_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS9_NSS2_SH 8</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS9_NSS2_MSK 0xf</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS8_NSS2_SH 0</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_NONLEGACY_MCS8_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;</div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE10 0xD2E8</span></div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define R_AX_PWR_RATE_TABLE10_C1 0xF2E8</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS4_NSS2_SH 24</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS4_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS3_NSS2_SH 16</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS3_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS1_NSS2_SH 8</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS1_NSS2_MSK 0xf</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS0_NSS2_SH 0</span></div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_DCM_MCS0_NSS2_MSK 0x1f</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;</div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE0 0xD2EC</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE0_C1 0xF2EC</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW40M_SH 24</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW40M_MSK 0x7f</span></div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_1TX_BW40M_SH 15</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_1TX_BW40M_MSK 0x7f</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW20M_SH 8</span></div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_1TX_BW20M_MSK 0x3f</span></div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_1TX_BW20M_SH 0</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_1TX_BW20M_MSK 0x7f</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;</div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE1 0xD2F0</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE1_C1 0xF2F0</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_0_SH 24</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_0_MSK 0x7f</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_0_SH 15</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_0_MSK 0x7f</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_1TX_SH 8</span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_1TX_MSK 0x3f</span></div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_1TX_SH 0</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_1TX_MSK 0x7f</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;</div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE2 0xD2F4</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE2_C1 0xF2F4</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_2_SH 24</span></div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_2_MSK 0x7f</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_2_SH 15</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_2_MSK 0x7f</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_1_SH 8</span></div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_1_MSK 0x3f</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_1_SH 0</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_1_MSK 0x7f</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;</div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE3 0xD2F8</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE3_C1 0xF2F8</span></div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_4_SH 24</span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_4_MSK 0x7f</span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_4_SH 15</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_4_MSK 0x7f</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_3_SH 8</span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_3_MSK 0x3f</span></div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_3_SH 0</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_3_MSK 0x7f</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;</div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE4 0xD2FC</span></div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE4_C1 0xF2FC</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_6_SH 24</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_6_MSK 0x7f</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_6_SH 15</span></div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_6_MSK 0x7f</span></div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_5_SH 8</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_5_MSK 0x3f</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_5_SH 0</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_5_MSK 0x7f</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;</div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE5 0xD300</span></div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE5_C1 0xF300</span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_0_SH 24</span></div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_0_MSK 0x7f</span></div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_0_SH 15</span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_0_MSK 0x7f</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_7_SH 8</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW20_7_MSK 0x3f</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_7_SH 0</span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW20_7_MSK 0x7f</span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;</div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE6 0xD304</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE6_C1 0xF304</span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_2_SH 24</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_2_MSK 0x7f</span></div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_2_SH 15</span></div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_2_MSK 0x7f</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_1_SH 8</span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_1_MSK 0x3f</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_1_SH 0</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_1_MSK 0x7f</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;</div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE7 0xD308</span></div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE7_C1 0xF308</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW80_0_SH 24</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW80_0_MSK 0x7f</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW80_0_SH 15</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW80_0_MSK 0x7f</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_3_SH 8</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_3_MSK 0x3f</span></div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_3_SH 0</span></div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_3_MSK 0x7f</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;</div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE8 0xD30C</span></div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE8_C1 0xF30C</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW160_0_SH 24</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW160_0_MSK 0x7f</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW160_0_SH 15</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW160_0_MSK 0x7f</span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW80_1_SH 8</span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW80_1_MSK 0x3f</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW80_1_SH 0</span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW80_1_MSK 0x7f</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;</div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE9 0xD310</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE9_C1 0xF310</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_2P5_SH 24</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_2P5_MSK 0x7f</span></div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_2P5_SH 15</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_2P5_MSK 0x7f</span></div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_0P5_SH 8</span></div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BF_BW40_0P5_MSK 0x3f</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_0P5_SH 0</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_1TX_BW40_0P5_MSK 0x7f</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;</div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE10 0xD314</span></div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE10_C1 0xF314</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW40M_SH 24</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW40M_MSK 0x7f</span></div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_2TX_BW40M_SH 15</span></div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_2TX_BW40M_MSK 0x7f</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW20M_SH 8</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_BF_2TX_BW20M_MSK 0x3f</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_2TX_BW20M_SH 0</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_CCK_2TX_BW20M_MSK 0x7f</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;</div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE11 0xD318</span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE11_C1 0xF318</span></div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_0_SH 24</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_0_MSK 0x7f</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_0_SH 15</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_0_MSK 0x7f</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_2TX_SH 8</span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_BF_2TX_MSK 0x3f</span></div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_2TX_SH 0</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_LEGACY_NON_DUP_2TX_MSK 0x7f</span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;</div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE12 0xD31C</span></div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE12_C1 0xF31C</span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_2_SH 24</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_2_MSK 0x7f</span></div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_2_SH 15</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_2_MSK 0x7f</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_1_SH 8</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_1_MSK 0x3f</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_1_SH 0</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_1_MSK 0x7f</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;</div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE13 0xD320</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE13_C1 0xF320</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_4_SH 24</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_4_MSK 0x7f</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_4_SH 15</span></div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_4_MSK 0x7f</span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_3_SH 8</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_3_MSK 0x3f</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_3_SH 0</span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_3_MSK 0x7f</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;</div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE14 0xD324</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE14_C1 0xF324</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_6_SH 24</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_6_MSK 0x7f</span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_6_SH 15</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_6_MSK 0x7f</span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_5_SH 8</span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_5_MSK 0x3f</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_5_SH 0</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_5_MSK 0x7f</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;</div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE15 0xD328</span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE15_C1 0xF328</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_0_SH 24</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_0_MSK 0x7f</span></div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_0_SH 15</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_0_MSK 0x7f</span></div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_7_SH 8</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW20_7_MSK 0x3f</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_7_SH 0</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW20_7_MSK 0x7f</span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE16 0xD32C</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE16_C1 0xF32C</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_2_SH 24</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_2_MSK 0x7f</span></div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_2_SH 15</span></div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_2_MSK 0x7f</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_1_SH 8</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_1_MSK 0x3f</span></div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_1_SH 0</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_1_MSK 0x7f</span></div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;</div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE17 0xD330</span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE17_C1 0xF330</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW80_0_SH 24</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW80_0_MSK 0x7f</span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW80_0_SH 15</span></div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW80_0_MSK 0x7f</span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_3_SH 8</span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW40_3_MSK 0x3f</span></div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_3_SH 0</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW40_3_MSK 0x7f</span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;</div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE18 0xD334</span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE18_C1 0xF334</span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW160_0_SH 24</span></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW160_0_MSK 0x7f</span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW160_0_SH 15</span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW160_0_MSK 0x7f</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW80_1_SH 8</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BF_BW80_1_MSK 0x3f</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW80_1_SH 0</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_MAX_2TX_BW80_1_MSK 0x7f</span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;</div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE19 0xD338</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">#define R_AX_PWR_LMT_TABLE19_C1 0xF338</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;</div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE0 0xD33C</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE0_C1 0xF33C</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_0_SH 24</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_0_MSK 0x7f</span></div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW40_1_SH 15</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW40_1_MSK 0x7f</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW40_0_SH 8</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW40_0_MSK 0x3f</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW20_0_SH 0</span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW20_0_MSK 0x7f</span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;</div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE1 0xD340</span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE1_C1 0xF340</span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_0_SH 24</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_0_MSK 0x7f</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_3_SH 15</span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_3_MSK 0x7f</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_2_SH 8</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_2_MSK 0x3f</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_1_SH 0</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW80_1_MSK 0x7f</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;</div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE2 0xD344</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE2_C1 0xF344</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_4_SH 24</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_4_MSK 0x7f</span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_3_SH 15</span></div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_3_MSK 0x7f</span></div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_2_SH 8</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_2_MSK 0x3f</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_1_SH 0</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_1_MSK 0x7f</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;</div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE3 0xD348</span></div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE3_C1 0xF348</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW20_0_SH 24</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW20_0_MSK 0x7f</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_7_SH 15</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_7_MSK 0x7f</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_6_SH 8</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_6_MSK 0x3f</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_5_SH 0</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_1TX_RFBW160_5_MSK 0x7f</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;</div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE4 0xD34C</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE4_C1 0xF34C</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_2_SH 24</span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_2_MSK 0x7f</span></div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_1_SH 15</span></div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_1_MSK 0x7f</span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_0_SH 8</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_0_MSK 0x3f</span></div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW40_1_SH 0</span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW40_1_MSK 0x7f</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE5 0xD350</span></div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE5_C1 0xF350</span></div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_2_SH 24</span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_2_MSK 0x7f</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_1_SH 15</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_1_MSK 0x7f</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_0_SH 8</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_0_MSK 0x3f</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_3_SH 0</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW80_3_MSK 0x7f</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;</div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE6 0xD354</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE6_C1 0xF354</span></div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_6_SH 24</span></div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_6_MSK 0x7f</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_5_SH 15</span></div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_5_MSK 0x7f</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_4_SH 8</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_4_MSK 0x3f</span></div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_3_SH 0</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_3_MSK 0x7f</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;</div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE7 0xD358</span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="preprocessor">#define R_AX_PWR_RU_LMT_TABLE7_C1 0xF358</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_7_SH 0</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define B_AX_TXAGC_RU_2TX_RFBW160_7_MSK 0x7f</span></div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;</div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE0 0xD35C</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE0_C1 0xF35C</span></div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR1_SH 8</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR0_SH 0</span></div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define B_AX_MACID_0_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;</div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE1 0xD360</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE1_C1 0xF360</span></div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR1_SH 8</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR0_SH 0</span></div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="preprocessor">#define B_AX_MACID_1_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;</div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE2 0xD364</span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE2_C1 0xF364</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR1_SH 8</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR0_SH 0</span></div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="preprocessor">#define B_AX_MACID_2_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;</div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE3 0xD368</span></div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE3_C1 0xF368</span></div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR1_SH 8</span></div><div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR0_SH 0</span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="preprocessor">#define B_AX_MACID_3_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;</div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE4 0xD36C</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE4_C1 0xF36C</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR1_SH 8</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR0_SH 0</span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define B_AX_MACID_4_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;</div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE5 0xD370</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE5_C1 0xF370</span></div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR1_SH 8</span></div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR0_SH 0</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="preprocessor">#define B_AX_MACID_5_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;</div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE6 0xD374</span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE6_C1 0xF374</span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR1_SH 8</span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR0_SH 0</span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="preprocessor">#define B_AX_MACID_6_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;</div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE7 0xD378</span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE7_C1 0xF378</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR1_SH 8</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR0_SH 0</span></div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define B_AX_MACID_7_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;</div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE8 0xD37C</span></div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE8_C1 0xF37C</span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR1_SH 8</span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR0_SH 0</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="preprocessor">#define B_AX_MACID_8_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;</div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE9 0xD380</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE9_C1 0xF380</span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR1_SH 8</span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR0_SH 0</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define B_AX_MACID_9_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;</div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE10 0xD384</span></div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE10_C1 0xF384</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR1_SH 8</span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR0_SH 0</span></div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;<span class="preprocessor">#define B_AX_MACID_10_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;</div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE11 0xD388</span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE11_C1 0xF388</span></div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR1_SH 8</span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR0_SH 0</span></div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="preprocessor">#define B_AX_MACID_11_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;</div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE12 0xD38C</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE12_C1 0xF38C</span></div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR1_SH 8</span></div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR0_SH 0</span></div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor">#define B_AX_MACID_12_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;</div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE13 0xD390</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE13_C1 0xF390</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR1_SH 8</span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR0_SH 0</span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define B_AX_MACID_13_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;</div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE14 0xD394</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE14_C1 0xF394</span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR1_SH 8</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR0_SH 0</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define B_AX_MACID_14_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;</div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE15 0xD398</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE15_C1 0xF398</span></div><div class="line"><a name="l10351"></a><span class="lineno">10351</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10352"></a><span class="lineno">10352</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10353"></a><span class="lineno">10353</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10356"></a><span class="lineno">10356</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR1_SH 8</span></div><div class="line"><a name="l10357"></a><span class="lineno">10357</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR0_SH 0</span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;<span class="preprocessor">#define B_AX_MACID_15_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;</div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE16 0xD39C</span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE16_C1 0xF39C</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10366"></a><span class="lineno">10366</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10368"></a><span class="lineno">10368</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR1_SH 8</span></div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR0_SH 0</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="preprocessor">#define B_AX_MACID_16_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;</div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE17 0xD3A0</span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE17_C1 0xF3A0</span></div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR1_SH 8</span></div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR0_SH 0</span></div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;<span class="preprocessor">#define B_AX_MACID_17_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;</div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE18 0xD3A4</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE18_C1 0xF3A4</span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR1_SH 8</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR0_SH 0</span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;<span class="preprocessor">#define B_AX_MACID_18_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;</div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE19 0xD3A8</span></div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE19_C1 0xF3A8</span></div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR1_SH 8</span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR0_SH 0</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define B_AX_MACID_19_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;</div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE20 0xD3AC</span></div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE20_C1 0xF3AC</span></div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR1_SH 8</span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR0_SH 0</span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define B_AX_MACID_20_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;</div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE21 0xD3B0</span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE21_C1 0xF3B0</span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR1_SH 8</span></div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR0_SH 0</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define B_AX_MACID_21_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;</div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE22 0xD3B4</span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE22_C1 0xF3B4</span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR1_SH 8</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR0_SH 0</span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define B_AX_MACID_22_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;</div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE23 0xD3B8</span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE23_C1 0xF3B8</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR1_SH 8</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR0_SH 0</span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define B_AX_MACID_23_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;</div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE24 0xD3BC</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE24_C1 0xF3BC</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR1_SH 8</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR0_SH 0</span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define B_AX_MACID_24_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;</div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE25 0xD3C0</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE25_C1 0xF3C0</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR1_SH 8</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR0_SH 0</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define B_AX_MACID_25_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;</div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE26 0xD3C4</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE26_C1 0xF3C4</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR1_SH 8</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR0_SH 0</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;<span class="preprocessor">#define B_AX_MACID_26_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;</div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE27 0xD3C8</span></div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE27_C1 0xF3C8</span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR1_SH 8</span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR0_SH 0</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define B_AX_MACID_27_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;</div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE28 0xD3CC</span></div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE28_C1 0xF3CC</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR1_SH 8</span></div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR0_SH 0</span></div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;<span class="preprocessor">#define B_AX_MACID_28_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;</div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE29 0xD3D0</span></div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE29_C1 0xF3D0</span></div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR1_SH 8</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR0_SH 0</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor">#define B_AX_MACID_29_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;</div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE30 0xD3D4</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE30_C1 0xF3D4</span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR1_SH 8</span></div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR0_SH 0</span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="preprocessor">#define B_AX_MACID_30_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;</div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE31 0xD3D8</span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE31_C1 0xF3D8</span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR1_SH 8</span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR0_SH 0</span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define B_AX_MACID_31_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;</div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE32 0xD3DC</span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE32_C1 0xF3DC</span></div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR1_SH 8</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR0_SH 0</span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="preprocessor">#define B_AX_MACID_32_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;</div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE33 0xD3E0</span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE33_C1 0xF3E0</span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR1_SH 8</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR0_SH 0</span></div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="preprocessor">#define B_AX_MACID_33_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;</div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE34 0xD3E4</span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE34_C1 0xF3E4</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR1_SH 8</span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR0_SH 0</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define B_AX_MACID_34_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;</div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE35 0xD3E8</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE35_C1 0xF3E8</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR1_SH 8</span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR0_SH 0</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define B_AX_MACID_35_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;</div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE36 0xD3EC</span></div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE36_C1 0xF3EC</span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR1_SH 8</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR0_SH 0</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define B_AX_MACID_36_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;</div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE37 0xD3F0</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE37_C1 0xF3F0</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR1_SH 8</span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR0_SH 0</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="preprocessor">#define B_AX_MACID_37_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;</div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE38 0xD3F4</span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE38_C1 0xF3F4</span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR1_SH 8</span></div><div class="line"><a name="l10633"></a><span class="lineno">10633</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10634"></a><span class="lineno">10634</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR0_SH 0</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;<span class="preprocessor">#define B_AX_MACID_38_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160;</div><div class="line"><a name="l10637"></a><span class="lineno">10637</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE39 0xD3F8</span></div><div class="line"><a name="l10638"></a><span class="lineno">10638</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE39_C1 0xF3F8</span></div><div class="line"><a name="l10639"></a><span class="lineno">10639</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR1_SH 8</span></div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR0_SH 0</span></div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="preprocessor">#define B_AX_MACID_39_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10648"></a><span class="lineno">10648</span>&#160;</div><div class="line"><a name="l10649"></a><span class="lineno">10649</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE40 0xD3FC</span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE40_C1 0xF3FC</span></div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR1_SH 8</span></div><div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR0_SH 0</span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor">#define B_AX_MACID_40_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10660"></a><span class="lineno">10660</span>&#160;</div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE41 0xD400</span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE41_C1 0xF400</span></div><div class="line"><a name="l10663"></a><span class="lineno">10663</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10666"></a><span class="lineno">10666</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10667"></a><span class="lineno">10667</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR1_SH 8</span></div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR0_SH 0</span></div><div class="line"><a name="l10671"></a><span class="lineno">10671</span>&#160;<span class="preprocessor">#define B_AX_MACID_41_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10672"></a><span class="lineno">10672</span>&#160;</div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE42 0xD404</span></div><div class="line"><a name="l10674"></a><span class="lineno">10674</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE42_C1 0xF404</span></div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10676"></a><span class="lineno">10676</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10680"></a><span class="lineno">10680</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR1_SH 8</span></div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR0_SH 0</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor">#define B_AX_MACID_42_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;</div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE43 0xD408</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE43_C1 0xF408</span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR1_SH 8</span></div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR0_SH 0</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;<span class="preprocessor">#define B_AX_MACID_43_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;</div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE44 0xD40C</span></div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE44_C1 0xF40C</span></div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR1_SH 8</span></div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR0_SH 0</span></div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;<span class="preprocessor">#define B_AX_MACID_44_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;</div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE45 0xD410</span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE45_C1 0xF410</span></div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR1_SH 8</span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR0_SH 0</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="preprocessor">#define B_AX_MACID_45_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;</div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE46 0xD414</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE46_C1 0xF414</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR1_SH 8</span></div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR0_SH 0</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;<span class="preprocessor">#define B_AX_MACID_46_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;</div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE47 0xD418</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE47_C1 0xF418</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR1_SH 8</span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR0_SH 0</span></div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;<span class="preprocessor">#define B_AX_MACID_47_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;</div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE48 0xD41C</span></div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE48_C1 0xF41C</span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR1_SH 8</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR0_SH 0</span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="preprocessor">#define B_AX_MACID_48_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;</div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE49 0xD420</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE49_C1 0xF420</span></div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR1_SH 8</span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR0_SH 0</span></div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="preprocessor">#define B_AX_MACID_49_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;</div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE50 0xD424</span></div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE50_C1 0xF424</span></div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR1_SH 8</span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR0_SH 0</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define B_AX_MACID_50_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;</div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE51 0xD428</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE51_C1 0xF428</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR1_SH 8</span></div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR0_SH 0</span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="preprocessor">#define B_AX_MACID_51_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;</div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE52 0xD42C</span></div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE52_C1 0xF42C</span></div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR1_SH 8</span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR0_SH 0</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="preprocessor">#define B_AX_MACID_52_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;</div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE53 0xD430</span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE53_C1 0xF430</span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10811"></a><span class="lineno">10811</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10812"></a><span class="lineno">10812</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR1_SH 8</span></div><div class="line"><a name="l10813"></a><span class="lineno">10813</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR0_SH 0</span></div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160;<span class="preprocessor">#define B_AX_MACID_53_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10816"></a><span class="lineno">10816</span>&#160;</div><div class="line"><a name="l10817"></a><span class="lineno">10817</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE54 0xD434</span></div><div class="line"><a name="l10818"></a><span class="lineno">10818</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE54_C1 0xF434</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR1_SH 8</span></div><div class="line"><a name="l10825"></a><span class="lineno">10825</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR0_SH 0</span></div><div class="line"><a name="l10827"></a><span class="lineno">10827</span>&#160;<span class="preprocessor">#define B_AX_MACID_54_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10828"></a><span class="lineno">10828</span>&#160;</div><div class="line"><a name="l10829"></a><span class="lineno">10829</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE55 0xD438</span></div><div class="line"><a name="l10830"></a><span class="lineno">10830</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE55_C1 0xF438</span></div><div class="line"><a name="l10831"></a><span class="lineno">10831</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10832"></a><span class="lineno">10832</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR1_SH 8</span></div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR0_SH 0</span></div><div class="line"><a name="l10839"></a><span class="lineno">10839</span>&#160;<span class="preprocessor">#define B_AX_MACID_55_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10840"></a><span class="lineno">10840</span>&#160;</div><div class="line"><a name="l10841"></a><span class="lineno">10841</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE56 0xD43C</span></div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE56_C1 0xF43C</span></div><div class="line"><a name="l10843"></a><span class="lineno">10843</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10845"></a><span class="lineno">10845</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10847"></a><span class="lineno">10847</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR1_SH 8</span></div><div class="line"><a name="l10849"></a><span class="lineno">10849</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR0_SH 0</span></div><div class="line"><a name="l10851"></a><span class="lineno">10851</span>&#160;<span class="preprocessor">#define B_AX_MACID_56_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;</div><div class="line"><a name="l10853"></a><span class="lineno">10853</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE57 0xD440</span></div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE57_C1 0xF440</span></div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10856"></a><span class="lineno">10856</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10857"></a><span class="lineno">10857</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR1_SH 8</span></div><div class="line"><a name="l10861"></a><span class="lineno">10861</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10862"></a><span class="lineno">10862</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR0_SH 0</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;<span class="preprocessor">#define B_AX_MACID_57_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10864"></a><span class="lineno">10864</span>&#160;</div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE58 0xD444</span></div><div class="line"><a name="l10866"></a><span class="lineno">10866</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE58_C1 0xF444</span></div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10868"></a><span class="lineno">10868</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10870"></a><span class="lineno">10870</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10872"></a><span class="lineno">10872</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR1_SH 8</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10874"></a><span class="lineno">10874</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR0_SH 0</span></div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;<span class="preprocessor">#define B_AX_MACID_58_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;</div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE59 0xD448</span></div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE59_C1 0xF448</span></div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10880"></a><span class="lineno">10880</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10881"></a><span class="lineno">10881</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10882"></a><span class="lineno">10882</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10883"></a><span class="lineno">10883</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10884"></a><span class="lineno">10884</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR1_SH 8</span></div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR0_SH 0</span></div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;<span class="preprocessor">#define B_AX_MACID_59_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;</div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE60 0xD44C</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE60_C1 0xF44C</span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR1_SH 8</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR0_SH 0</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="preprocessor">#define B_AX_MACID_60_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;</div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE61 0xD450</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE61_C1 0xF450</span></div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR1_SH 8</span></div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR0_SH 0</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define B_AX_MACID_61_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;</div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE62 0xD454</span></div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE62_C1 0xF454</span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR1_SH 8</span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR0_SH 0</span></div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="preprocessor">#define B_AX_MACID_62_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;</div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE63 0xD458</span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE63_C1 0xF458</span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR1_SH 8</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR0_SH 0</span></div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;<span class="preprocessor">#define B_AX_MACID_63_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;</div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE64 0xD45C</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE64_C1 0xF45C</span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR1_SH 8</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR0_SH 0</span></div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="preprocessor">#define B_AX_MACID_64_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;</div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE65 0xD460</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE65_C1 0xF460</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR1_SH 8</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR0_SH 0</span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define B_AX_MACID_65_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;</div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE66 0xD464</span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE66_C1 0xF464</span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR1_SH 8</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR0_SH 0</span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define B_AX_MACID_66_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;</div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE67 0xD468</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE67_C1 0xF468</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR1_SH 8</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR0_SH 0</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#define B_AX_MACID_67_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;</div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE68 0xD46C</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE68_C1 0xF46C</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR1_SH 8</span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR0_SH 0</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define B_AX_MACID_68_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;</div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE69 0xD470</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE69_C1 0xF470</span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR1_SH 8</span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR0_SH 0</span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define B_AX_MACID_69_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;</div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE70 0xD474</span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE70_C1 0xF474</span></div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR1_SH 8</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR0_SH 0</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define B_AX_MACID_70_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;</div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE71 0xD478</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE71_C1 0xF478</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR1_SH 8</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR0_SH 0</span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define B_AX_MACID_71_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;</div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE72 0xD47C</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE72_C1 0xF47C</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR1_SH 8</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR0_SH 0</span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define B_AX_MACID_72_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;</div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE73 0xD480</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE73_C1 0xF480</span></div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR1_SH 8</span></div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR0_SH 0</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">#define B_AX_MACID_73_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;</div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE74 0xD484</span></div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE74_C1 0xF484</span></div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR1_SH 8</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR0_SH 0</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">#define B_AX_MACID_74_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;</div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE75 0xD488</span></div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE75_C1 0xF488</span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR1_SH 8</span></div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR0_SH 0</span></div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="preprocessor">#define B_AX_MACID_75_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;</div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE76 0xD48C</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE76_C1 0xF48C</span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR1_SH 8</span></div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR0_SH 0</span></div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;<span class="preprocessor">#define B_AX_MACID_76_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;</div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE77 0xD490</span></div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE77_C1 0xF490</span></div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR1_SH 8</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR0_SH 0</span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">#define B_AX_MACID_77_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;</div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE78 0xD494</span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE78_C1 0xF494</span></div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR1_SH 8</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR0_SH 0</span></div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;<span class="preprocessor">#define B_AX_MACID_78_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;</div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE79 0xD498</span></div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE79_C1 0xF498</span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR1_SH 8</span></div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR0_SH 0</span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define B_AX_MACID_79_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;</div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE80 0xD49C</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE80_C1 0xF49C</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR1_SH 8</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR0_SH 0</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor">#define B_AX_MACID_80_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;</div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE81 0xD4A0</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE81_C1 0xF4A0</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR1_SH 8</span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR0_SH 0</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define B_AX_MACID_81_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;</div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE82 0xD4A4</span></div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE82_C1 0xF4A4</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR1_SH 8</span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR0_SH 0</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define B_AX_MACID_82_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;</div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE83 0xD4A8</span></div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE83_C1 0xF4A8</span></div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR1_SH 8</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR0_SH 0</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="preprocessor">#define B_AX_MACID_83_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;</div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE84 0xD4AC</span></div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE84_C1 0xF4AC</span></div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR1_SH 8</span></div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR0_SH 0</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define B_AX_MACID_84_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;</div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE85 0xD4B0</span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE85_C1 0xF4B0</span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR1_SH 8</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR0_SH 0</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define B_AX_MACID_85_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;</div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE86 0xD4B4</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE86_C1 0xF4B4</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR1_SH 8</span></div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR0_SH 0</span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#define B_AX_MACID_86_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;</div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE87 0xD4B8</span></div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE87_C1 0xF4B8</span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR1_SH 8</span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR0_SH 0</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define B_AX_MACID_87_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;</div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE88 0xD4BC</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE88_C1 0xF4BC</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR1_SH 8</span></div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR0_SH 0</span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define B_AX_MACID_88_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;</div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE89 0xD4C0</span></div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE89_C1 0xF4C0</span></div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR1_SH 8</span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR0_SH 0</span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor">#define B_AX_MACID_89_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;</div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE90 0xD4C4</span></div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE90_C1 0xF4C4</span></div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR1_SH 8</span></div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR0_SH 0</span></div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;<span class="preprocessor">#define B_AX_MACID_90_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;</div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE91 0xD4C8</span></div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE91_C1 0xF4C8</span></div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR1_SH 8</span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR0_SH 0</span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define B_AX_MACID_91_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;</div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE92 0xD4CC</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE92_C1 0xF4CC</span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR1_SH 8</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR0_SH 0</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define B_AX_MACID_92_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;</div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE93 0xD4D0</span></div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE93_C1 0xF4D0</span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR1_SH 8</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR0_SH 0</span></div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define B_AX_MACID_93_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;</div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE94 0xD4D4</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE94_C1 0xF4D4</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR1_SH 8</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR0_SH 0</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;<span class="preprocessor">#define B_AX_MACID_94_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;</div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE95 0xD4D8</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE95_C1 0xF4D8</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR1_SH 8</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR0_SH 0</span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define B_AX_MACID_95_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;</div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE96 0xD4DC</span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE96_C1 0xF4DC</span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR1_SH 8</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR0_SH 0</span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;<span class="preprocessor">#define B_AX_MACID_96_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;</div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE97 0xD4E0</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE97_C1 0xF4E0</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR1_SH 8</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR0_SH 0</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="preprocessor">#define B_AX_MACID_97_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;</div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE98 0xD4E4</span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE98_C1 0xF4E4</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR1_SH 8</span></div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR0_SH 0</span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define B_AX_MACID_98_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;</div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE99 0xD4E8</span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE99_C1 0xF4E8</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR1_SH 8</span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR0_SH 0</span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="preprocessor">#define B_AX_MACID_99_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;</div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE100 0xD4EC</span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE100_C1 0xF4EC</span></div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR1_SH 8</span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR0_SH 0</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define B_AX_MACID_100_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;</div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE101 0xD4F0</span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE101_C1 0xF4F0</span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR1_SH 8</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR0_SH 0</span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define B_AX_MACID_101_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;</div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE102 0xD4F4</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE102_C1 0xF4F4</span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR1_SH 8</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR0_SH 0</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor">#define B_AX_MACID_102_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;</div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE103 0xD4F8</span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE103_C1 0xF4F8</span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR1_SH 8</span></div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR0_SH 0</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="preprocessor">#define B_AX_MACID_103_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;</div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE104 0xD4FC</span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE104_C1 0xF4FC</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR1_SH 8</span></div><div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR0_SH 0</span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define B_AX_MACID_104_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;</div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE105 0xD500</span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE105_C1 0xF500</span></div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR1_SH 8</span></div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR0_SH 0</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define B_AX_MACID_105_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;</div><div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE106 0xD504</span></div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE106_C1 0xF504</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR1_SH 8</span></div><div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR0_SH 0</span></div><div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;<span class="preprocessor">#define B_AX_MACID_106_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;</div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE107 0xD508</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE107_C1 0xF508</span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR1_SH 8</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR0_SH 0</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define B_AX_MACID_107_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;</div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE108 0xD50C</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE108_C1 0xF50C</span></div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR1_SH 8</span></div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR0_SH 0</span></div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;<span class="preprocessor">#define B_AX_MACID_108_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;</div><div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE109 0xD510</span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE109_C1 0xF510</span></div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR1_SH 8</span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR0_SH 0</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define B_AX_MACID_109_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;</div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE110 0xD514</span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE110_C1 0xF514</span></div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR1_SH 8</span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR0_SH 0</span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define B_AX_MACID_110_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;</div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE111 0xD518</span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE111_C1 0xF518</span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR1_SH 8</span></div><div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR0_SH 0</span></div><div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define B_AX_MACID_111_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;</div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE112 0xD51C</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE112_C1 0xF51C</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR1_SH 8</span></div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR0_SH 0</span></div><div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;<span class="preprocessor">#define B_AX_MACID_112_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;</div><div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE113 0xD520</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE113_C1 0xF520</span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR1_SH 8</span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR0_SH 0</span></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;<span class="preprocessor">#define B_AX_MACID_113_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;</div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE114 0xD524</span></div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE114_C1 0xF524</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR1_SH 8</span></div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR0_SH 0</span></div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define B_AX_MACID_114_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;</div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE115 0xD528</span></div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE115_C1 0xF528</span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR1_SH 8</span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR0_SH 0</span></div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">#define B_AX_MACID_115_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;</div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE116 0xD52C</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE116_C1 0xF52C</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR1_SH 8</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR0_SH 0</span></div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;<span class="preprocessor">#define B_AX_MACID_116_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;</div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE117 0xD530</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE117_C1 0xF530</span></div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR1_SH 8</span></div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR0_SH 0</span></div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="preprocessor">#define B_AX_MACID_117_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;</div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE118 0xD534</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE118_C1 0xF534</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR1_SH 8</span></div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR0_SH 0</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define B_AX_MACID_118_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;</div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE119 0xD538</span></div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE119_C1 0xF538</span></div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR1_SH 8</span></div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR0_SH 0</span></div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define B_AX_MACID_119_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;</div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE120 0xD53C</span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE120_C1 0xF53C</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR1_SH 8</span></div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR0_SH 0</span></div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="preprocessor">#define B_AX_MACID_120_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;</div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE121 0xD540</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE121_C1 0xF540</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR1_SH 8</span></div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR0_SH 0</span></div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">#define B_AX_MACID_121_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;</div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE122 0xD544</span></div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE122_C1 0xF544</span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR1_SH 8</span></div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR0_SH 0</span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor">#define B_AX_MACID_122_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;</div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE123 0xD548</span></div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE123_C1 0xF548</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR1_SH 8</span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR0_SH 0</span></div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="preprocessor">#define B_AX_MACID_123_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;</div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE124 0xD54C</span></div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE124_C1 0xF54C</span></div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR1_SH 8</span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR0_SH 0</span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="preprocessor">#define B_AX_MACID_124_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;</div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE125 0xD550</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE125_C1 0xF550</span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR1_SH 8</span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR0_SH 0</span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">#define B_AX_MACID_125_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;</div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE126 0xD554</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE126_C1 0xF554</span></div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR1_SH 8</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR0_SH 0</span></div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define B_AX_MACID_126_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;</div><div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE127 0xD558</span></div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="preprocessor">#define R_AX_PWR_MACID_TABLE127_C1 0xF558</span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_CCA_PWR_TH_EN BIT(26)</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR1_EN BIT(25)</span></div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR0_EN BIT(24)</span></div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_CCA_PWR_TH_SH 16</span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_CCA_PWR_TH_MSK 0xff</span></div><div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR1_SH 8</span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR1_MSK 0xff</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR0_SH 0</span></div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">#define B_AX_MACID_127_TXPWR0_MSK 0xff</span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;</div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE0 0xD55C</span></div><div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE0_C1 0xF55C</span></div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;</div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE1 0xD560</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE1_C1 0xF560</span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;</div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE2 0xD564</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE2_C1 0xF564</span></div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;</div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE3 0xD568</span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS0_TXDIFF_TABLE3_C1 0xF568</span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">#define B_AX_MCS0_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;</div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE0 0xD56C</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE0_C1 0xF56C</span></div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;</div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE1 0xD570</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE1_C1 0xF570</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;</div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE2 0xD574</span></div><div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE2_C1 0xF574</span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;</div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE3 0xD578</span></div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS1_TXDIFF_TABLE3_C1 0xF578</span></div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">#define B_AX_MCS1_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;</div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE0 0xD57C</span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE0_C1 0xF57C</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;</div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE1 0xD580</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE1_C1 0xF580</span></div><div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;</div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE2 0xD584</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE2_C1 0xF584</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;</div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE3 0xD588</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS2_TXDIFF_TABLE3_C1 0xF588</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define B_AX_MCS2_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;</div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE0 0xD58C</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE0_C1 0xF58C</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;</div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE1 0xD590</span></div><div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE1_C1 0xF590</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11877"></a><span class="lineno">11877</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11878"></a><span class="lineno">11878</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11879"></a><span class="lineno">11879</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11882"></a><span class="lineno">11882</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11883"></a><span class="lineno">11883</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;</div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE2 0xD594</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE2_C1 0xF594</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11891"></a><span class="lineno">11891</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11892"></a><span class="lineno">11892</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11894"></a><span class="lineno">11894</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11896"></a><span class="lineno">11896</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;</div><div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE3 0xD598</span></div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS3_TXDIFF_TABLE3_C1 0xF598</span></div><div class="line"><a name="l11902"></a><span class="lineno">11902</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11904"></a><span class="lineno">11904</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11907"></a><span class="lineno">11907</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11910"></a><span class="lineno">11910</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;<span class="preprocessor">#define B_AX_MCS3_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;</div><div class="line"><a name="l11913"></a><span class="lineno">11913</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE0 0xD59C</span></div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE0_C1 0xF59C</span></div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11916"></a><span class="lineno">11916</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11919"></a><span class="lineno">11919</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11921"></a><span class="lineno">11921</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11924"></a><span class="lineno">11924</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11925"></a><span class="lineno">11925</span>&#160;</div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE1 0xD5A0</span></div><div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE1_C1 0xF5A0</span></div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11929"></a><span class="lineno">11929</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11933"></a><span class="lineno">11933</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11934"></a><span class="lineno">11934</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11936"></a><span class="lineno">11936</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11938"></a><span class="lineno">11938</span>&#160;</div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE2 0xD5A4</span></div><div class="line"><a name="l11940"></a><span class="lineno">11940</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE2_C1 0xF5A4</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11946"></a><span class="lineno">11946</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11948"></a><span class="lineno">11948</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11949"></a><span class="lineno">11949</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11950"></a><span class="lineno">11950</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;</div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE3 0xD5A8</span></div><div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS4_TXDIFF_TABLE3_C1 0xF5A8</span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;<span class="preprocessor">#define B_AX_MCS4_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;</div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE0 0xD5AC</span></div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE0_C1 0xF5AC</span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;</div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE1 0xD5B0</span></div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE1_C1 0xF5B0</span></div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;</div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE2 0xD5B4</span></div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE2_C1 0xF5B4</span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;</div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE3 0xD5B8</span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS5_TXDIFF_TABLE3_C1 0xF5B8</span></div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12010"></a><span class="lineno">12010</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="preprocessor">#define B_AX_MCS5_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;</div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE0 0xD5BC</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE0_C1 0xF5BC</span></div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;</div><div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE1 0xD5C0</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE1_C1 0xF5C0</span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;</div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE2 0xD5C4</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE2_C1 0xF5C4</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;</div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE3 0xD5C8</span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS6_TXDIFF_TABLE3_C1 0xF5C8</span></div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define B_AX_MCS6_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;</div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE0 0xD5CC</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE0_C1 0xF5CC</span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;</div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE1 0xD5D0</span></div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE1_C1 0xF5D0</span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;</div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE2 0xD5D4</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE2_C1 0xF5D4</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12099"></a><span class="lineno">12099</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;</div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE3 0xD5D8</span></div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS7_TXDIFF_TABLE3_C1 0xF5D8</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="preprocessor">#define B_AX_MCS7_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;</div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE0 0xD5DC</span></div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE0_C1 0xF5DC</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;</div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE1 0xD5E0</span></div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE1_C1 0xF5E0</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;</div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE2 0xD5E4</span></div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE2_C1 0xF5E4</span></div><div class="line"><a name="l12149"></a><span class="lineno">12149</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;</div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE3 0xD5E8</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS8_TXDIFF_TABLE3_C1 0xF5E8</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define B_AX_MCS8_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;</div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE0 0xD5EC</span></div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE0_C1 0xF5EC</span></div><div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;</div><div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE1 0xD5F0</span></div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE1_C1 0xF5F0</span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;</div><div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE2 0xD5F4</span></div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE2_C1 0xF5F4</span></div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;</div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE3 0xD5F8</span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS9_TXDIFF_TABLE3_C1 0xF5F8</span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="preprocessor">#define B_AX_MCS9_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;</div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE0 0xD5FC</span></div><div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE0_C1 0xF5FC</span></div><div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;</div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE1 0xD600</span></div><div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE1_C1 0xF600</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;</div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE2 0xD604</span></div><div class="line"><a name="l12252"></a><span class="lineno">12252</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE2_C1 0xF604</span></div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;</div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE3 0xD608</span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS10_TXDIFF_TABLE3_C1 0xF608</span></div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12275"></a><span class="lineno">12275</span>&#160;<span class="preprocessor">#define B_AX_MCS10_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;</div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE0 0xD60C</span></div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE0_C1 0xF60C</span></div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;</div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE1 0xD610</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE1_C1 0xF610</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;</div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE2 0xD614</span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE2_C1 0xF614</span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;</div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE3 0xD618</span></div><div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_MCS11_TXDIFF_TABLE3_C1 0xF618</span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define B_AX_MCS11_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;</div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE0 0xD61C</span></div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE0_C1 0xF61C</span></div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;</div><div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE1 0xD620</span></div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE1_C1 0xF620</span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;</div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE2 0xD624</span></div><div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE2_C1 0xF624</span></div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;</div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE3 0xD628</span></div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK1M_TXDIFF_TABLE3_C1 0xF628</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;<span class="preprocessor">#define B_AX_CCK1M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;</div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE0 0xD62C</span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE0_C1 0xF62C</span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12386"></a><span class="lineno">12386</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12387"></a><span class="lineno">12387</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12388"></a><span class="lineno">12388</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;</div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE1 0xD630</span></div><div class="line"><a name="l12395"></a><span class="lineno">12395</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE1_C1 0xF630</span></div><div class="line"><a name="l12396"></a><span class="lineno">12396</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12397"></a><span class="lineno">12397</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12398"></a><span class="lineno">12398</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12399"></a><span class="lineno">12399</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12400"></a><span class="lineno">12400</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12401"></a><span class="lineno">12401</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12402"></a><span class="lineno">12402</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12403"></a><span class="lineno">12403</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12404"></a><span class="lineno">12404</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12405"></a><span class="lineno">12405</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12406"></a><span class="lineno">12406</span>&#160;</div><div class="line"><a name="l12407"></a><span class="lineno">12407</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE2 0xD634</span></div><div class="line"><a name="l12408"></a><span class="lineno">12408</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE2_C1 0xF634</span></div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12411"></a><span class="lineno">12411</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12412"></a><span class="lineno">12412</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12416"></a><span class="lineno">12416</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12417"></a><span class="lineno">12417</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;</div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE3 0xD638</span></div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK2M_TXDIFF_TABLE3_C1 0xF638</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12425"></a><span class="lineno">12425</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12427"></a><span class="lineno">12427</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12429"></a><span class="lineno">12429</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;<span class="preprocessor">#define B_AX_CCK2M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;</div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE0 0xD63C</span></div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE0_C1 0xF63C</span></div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;</div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE1 0xD640</span></div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE1_C1 0xF640</span></div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;</div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE2 0xD644</span></div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE2_C1 0xF644</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;</div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE3 0xD648</span></div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK5P5M_TXDIFF_TABLE3_C1 0xF648</span></div><div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12481"></a><span class="lineno">12481</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12482"></a><span class="lineno">12482</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12483"></a><span class="lineno">12483</span>&#160;<span class="preprocessor">#define B_AX_CCK5P5M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;</div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE0 0xD64C</span></div><div class="line"><a name="l12486"></a><span class="lineno">12486</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE0_C1 0xF64C</span></div><div class="line"><a name="l12487"></a><span class="lineno">12487</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12488"></a><span class="lineno">12488</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12493"></a><span class="lineno">12493</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12495"></a><span class="lineno">12495</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12496"></a><span class="lineno">12496</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12497"></a><span class="lineno">12497</span>&#160;</div><div class="line"><a name="l12498"></a><span class="lineno">12498</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE1 0xD650</span></div><div class="line"><a name="l12499"></a><span class="lineno">12499</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE1_C1 0xF650</span></div><div class="line"><a name="l12500"></a><span class="lineno">12500</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12501"></a><span class="lineno">12501</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12502"></a><span class="lineno">12502</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12507"></a><span class="lineno">12507</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12509"></a><span class="lineno">12509</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12510"></a><span class="lineno">12510</span>&#160;</div><div class="line"><a name="l12511"></a><span class="lineno">12511</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE2 0xD654</span></div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE2_C1 0xF654</span></div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12519"></a><span class="lineno">12519</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12521"></a><span class="lineno">12521</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12523"></a><span class="lineno">12523</span>&#160;</div><div class="line"><a name="l12524"></a><span class="lineno">12524</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE3 0xD658</span></div><div class="line"><a name="l12525"></a><span class="lineno">12525</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_CCK11M_TXDIFF_TABLE3_C1 0xF658</span></div><div class="line"><a name="l12526"></a><span class="lineno">12526</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12531"></a><span class="lineno">12531</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="preprocessor">#define B_AX_CCK11M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;</div><div class="line"><a name="l12537"></a><span class="lineno">12537</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE0 0xD65C</span></div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE0_C1 0xF65C</span></div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12541"></a><span class="lineno">12541</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12542"></a><span class="lineno">12542</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12546"></a><span class="lineno">12546</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12548"></a><span class="lineno">12548</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;</div><div class="line"><a name="l12550"></a><span class="lineno">12550</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE1 0xD660</span></div><div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE1_C1 0xF660</span></div><div class="line"><a name="l12552"></a><span class="lineno">12552</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12554"></a><span class="lineno">12554</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12556"></a><span class="lineno">12556</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12558"></a><span class="lineno">12558</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12560"></a><span class="lineno">12560</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;</div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE2 0xD664</span></div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE2_C1 0xF664</span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12567"></a><span class="lineno">12567</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12568"></a><span class="lineno">12568</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12569"></a><span class="lineno">12569</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12570"></a><span class="lineno">12570</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12571"></a><span class="lineno">12571</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;</div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE3 0xD668</span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY6M_TXDIFF_TABLE3_C1 0xF668</span></div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="preprocessor">#define B_AX_LEGACY6M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;</div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE0 0xD66C</span></div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE0_C1 0xF66C</span></div><div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;</div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE1 0xD670</span></div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE1_C1 0xF670</span></div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;</div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE2 0xD674</span></div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE2_C1 0xF674</span></div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;</div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE3 0xD678</span></div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY9M_TXDIFF_TABLE3_C1 0xF678</span></div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define B_AX_LEGACY9M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;</div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE0 0xD67C</span></div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE0_C1 0xF67C</span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;</div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE1 0xD680</span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE1_C1 0xF680</span></div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;</div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE2 0xD684</span></div><div class="line"><a name="l12668"></a><span class="lineno">12668</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE2_C1 0xF684</span></div><div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;</div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE3 0xD688</span></div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY12M_TXDIFF_TABLE3_C1 0xF688</span></div><div class="line"><a name="l12682"></a><span class="lineno">12682</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;<span class="preprocessor">#define B_AX_LEGACY12M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;</div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE0 0xD68C</span></div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE0_C1 0xF68C</span></div><div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;</div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE1 0xD690</span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE1_C1 0xF690</span></div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;</div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE2 0xD694</span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE2_C1 0xF694</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;</div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE3 0xD698</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY18M_TXDIFF_TABLE3_C1 0xF698</span></div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define B_AX_LEGACY18M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;</div><div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE0 0xD69C</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE0_C1 0xF69C</span></div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;</div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE1 0xD6A0</span></div><div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE1_C1 0xF6A0</span></div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;</div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE2 0xD6A4</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE2_C1 0xF6A4</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;</div><div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE3 0xD6A8</span></div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY24M_TXDIFF_TABLE3_C1 0xF6A8</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="preprocessor">#define B_AX_LEGACY24M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;</div><div class="line"><a name="l12797"></a><span class="lineno">12797</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE0 0xD6AC</span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE0_C1 0xF6AC</span></div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;</div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE1 0xD6B0</span></div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE1_C1 0xF6B0</span></div><div class="line"><a name="l12812"></a><span class="lineno">12812</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12814"></a><span class="lineno">12814</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12815"></a><span class="lineno">12815</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12821"></a><span class="lineno">12821</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;</div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE2 0xD6B4</span></div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE2_C1 0xF6B4</span></div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12835"></a><span class="lineno">12835</span>&#160;</div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE3 0xD6B8</span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY36M_TXDIFF_TABLE3_C1 0xF6B8</span></div><div class="line"><a name="l12838"></a><span class="lineno">12838</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;<span class="preprocessor">#define B_AX_LEGACY36M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;</div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE0 0xD6BC</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE0_C1 0xF6BC</span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;</div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE1 0xD6C0</span></div><div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE1_C1 0xF6C0</span></div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12873"></a><span class="lineno">12873</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;</div><div class="line"><a name="l12875"></a><span class="lineno">12875</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE2 0xD6C4</span></div><div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE2_C1 0xF6C4</span></div><div class="line"><a name="l12877"></a><span class="lineno">12877</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;</div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE3 0xD6C8</span></div><div class="line"><a name="l12889"></a><span class="lineno">12889</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY48M_TXDIFF_TABLE3_C1 0xF6C8</span></div><div class="line"><a name="l12890"></a><span class="lineno">12890</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12891"></a><span class="lineno">12891</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12897"></a><span class="lineno">12897</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12898"></a><span class="lineno">12898</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="preprocessor">#define B_AX_LEGACY48M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;</div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE0 0xD6CC</span></div><div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE0_C1 0xF6CC</span></div><div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_5DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_5DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_4DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_4DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_3DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_3DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_2DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_2DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_1DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_1DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;</div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE1 0xD6D0</span></div><div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE1_C1 0xF6D0</span></div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_10DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_10DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_9DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_9DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_8DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_8DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_7DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_7DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_6DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_6DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;</div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE2 0xD6D4</span></div><div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE2_C1 0xF6D4</span></div><div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_15DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12930"></a><span class="lineno">12930</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_15DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_14DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_14DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_13DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_13DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12935"></a><span class="lineno">12935</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_12DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_12DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_11DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_11DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;</div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE3 0xD6D8</span></div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;<span class="preprocessor">#define R_AX_PWR_SR_LEGACY54M_TXDIFF_TABLE3_C1 0xF6D8</span></div><div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_20DB_MCS_OFFSET_SH 16</span></div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_20DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_19DB_MCS_OFFSET_SH 12</span></div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_19DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_18DB_MCS_OFFSET_SH 8</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_18DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_17DB_MCS_OFFSET_SH 4</span></div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_17DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_16DB_MCS_OFFSET_SH 0</span></div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;<span class="preprocessor">#define B_AX_LEGACY54M_TXDIFF_16DB_MCS_OFFSET_MSK 0xf</span></div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;</div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_IMR 0xD9E0</span></div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_IMR_C1 0xF9E0</span></div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_FSM_TIMEOUT_INT_EN BIT(0)</span></div><div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;</div><div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_ISR 0xD9E4</span></div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_ISR_C1 0xF9E4</span></div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_FSM_TIMEOUT_ISR BIT(0)</span></div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;</div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_DBG_CFG 0xD9F8</span></div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_DBG_CFG_C1 0xF9F8</span></div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_DBG_SEL_SH 24</span></div><div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_DBG_SEL_MSK 0xff</span></div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_DBG_EN BIT(17)</span></div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CLK_GATING_DIS BIT(16)</span></div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_TB_NTX BIT(8)</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;</div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_DBG 0xD9FC</span></div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="preprocessor">#define R_AX_TXPWR_DBG_C1 0xF9FC</span></div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_DBG_SH 0</span></div><div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;<span class="preprocessor">#define B_AX_TXPWR_CTRL_DBG_MSK 0xffffffffL</span></div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;</div><div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="comment">// BTCOEX</span></div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;</div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;<span class="preprocessor">#define R_AX_BTC_CFG 0xDA00</span></div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">#define R_AX_BTC_CFG_C1 0xFA00</span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">#define B_AX_DIS_BTC_CLK_G BIT(2)</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RX_CTRL BIT(1)</span></div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">#define B_AX_WL_SRC BIT(0)</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;</div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;<span class="preprocessor">#define R_AX_WL_PRI_MSK 0xDA10</span></div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;<span class="preprocessor">#define R_AX_WL_PRI_MSK_C1 0xFA10</span></div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_BCNQ BIT(8)</span></div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_HIQ BIT(7)</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_CPUMGQ BIT(6)</span></div><div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_PSMGQ BIT(5)</span></div><div class="line"><a name="l12990"></a><span class="lineno">12990</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_MGQ BIT(4)</span></div><div class="line"><a name="l12991"></a><span class="lineno">12991</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_BK BIT(3)</span></div><div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_BE BIT(2)</span></div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_VI BIT(1)</span></div><div class="line"><a name="l12994"></a><span class="lineno">12994</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_PRI_MASK_VO BIT(0)</span></div><div class="line"><a name="l12995"></a><span class="lineno">12995</span>&#160;</div><div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;<span class="preprocessor">#define R_AX_BTC_FUNC_EN 0xDA20</span></div><div class="line"><a name="l12997"></a><span class="lineno">12997</span>&#160;<span class="preprocessor">#define R_AX_BTC_FUNC_EN_C1 0xFA20</span></div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;<span class="preprocessor">#define B_AX_PTA_EDCCA_EN BIT(1)</span></div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="preprocessor">#define B_AX_PTA_WL_TX_EN BIT(0)</span></div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;</div><div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;<span class="preprocessor">#define R_AX_COEX_TABLE_1 0xDA24</span></div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;<span class="preprocessor">#define R_AX_COEX_TABLE_1_C1 0xFA24</span></div><div class="line"><a name="l13003"></a><span class="lineno">13003</span>&#160;<span class="preprocessor">#define B_AX_COEX_TABLE_1_SH 0</span></div><div class="line"><a name="l13004"></a><span class="lineno">13004</span>&#160;<span class="preprocessor">#define B_AX_COEX_TABLE_1_MSK 0xffffffffL</span></div><div class="line"><a name="l13005"></a><span class="lineno">13005</span>&#160;</div><div class="line"><a name="l13006"></a><span class="lineno">13006</span>&#160;<span class="preprocessor">#define R_AX_COEX_TABLE_2 0xDA28</span></div><div class="line"><a name="l13007"></a><span class="lineno">13007</span>&#160;<span class="preprocessor">#define R_AX_COEX_TABLE_2_C1 0xFA28</span></div><div class="line"><a name="l13008"></a><span class="lineno">13008</span>&#160;<span class="preprocessor">#define B_AX_COEX_TABLE_2_SH 0</span></div><div class="line"><a name="l13009"></a><span class="lineno">13009</span>&#160;<span class="preprocessor">#define B_AX_COEX_TABLE_2_MSK 0xffffffffL</span></div><div class="line"><a name="l13010"></a><span class="lineno">13010</span>&#160;</div><div class="line"><a name="l13011"></a><span class="lineno">13011</span>&#160;<span class="preprocessor">#define R_AX_BREAK_TABLE 0xDA2C</span></div><div class="line"><a name="l13012"></a><span class="lineno">13012</span>&#160;<span class="preprocessor">#define R_AX_BREAK_TABLE_C1 0xFA2C</span></div><div class="line"><a name="l13013"></a><span class="lineno">13013</span>&#160;<span class="preprocessor">#define B_AX_COEX_BREAK_TABLE_2_SH 16</span></div><div class="line"><a name="l13014"></a><span class="lineno">13014</span>&#160;<span class="preprocessor">#define B_AX_COEX_BREAK_TABLE_2_MSK 0xffff</span></div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;<span class="preprocessor">#define B_AX_COEX_BREAK_TABLE_1_SH 0</span></div><div class="line"><a name="l13016"></a><span class="lineno">13016</span>&#160;<span class="preprocessor">#define B_AX_COEX_BREAK_TABLE_1_MSK 0xffff</span></div><div class="line"><a name="l13017"></a><span class="lineno">13017</span>&#160;</div><div class="line"><a name="l13018"></a><span class="lineno">13018</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_MSK_TABLE 0xDA30</span></div><div class="line"><a name="l13019"></a><span class="lineno">13019</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_MSK_TABLE_C1 0xFA30</span></div><div class="line"><a name="l13020"></a><span class="lineno">13020</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_RX_RESP_V1 BIT(30)</span></div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_RXOFDM_V1 BIT(29)</span></div><div class="line"><a name="l13022"></a><span class="lineno">13022</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_RXCCK_V1 BIT(28)</span></div><div class="line"><a name="l13023"></a><span class="lineno">13023</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_TXAC_SH 21</span></div><div class="line"><a name="l13024"></a><span class="lineno">13024</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_TXAC_MSK 0x7f</span></div><div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_NAV_SH 13</span></div><div class="line"><a name="l13026"></a><span class="lineno">13026</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_NAV_MSK 0xff</span></div><div class="line"><a name="l13027"></a><span class="lineno">13027</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_CCK_V1 BIT(12)</span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_OFDM_V1 BIT(11)</span></div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_RTY_V1 BIT(10)</span></div><div class="line"><a name="l13030"></a><span class="lineno">13030</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_NUM_SH 6</span></div><div class="line"><a name="l13031"></a><span class="lineno">13031</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_NUM_MSK 0xf</span></div><div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_TYPE_SH 2</span></div><div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;<span class="preprocessor">#define B_AX_PRI_MASK_TYPE_MSK 0xf</span></div><div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;<span class="preprocessor">#define B_AX_OOB_V1 BIT(1)</span></div><div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="preprocessor">#define B_AX_ANT_SEL_V1 BIT(0)</span></div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;</div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_2 0xDA34</span></div><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_2_C1 0xFA34</span></div><div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_POLARITY BIT(12)</span></div><div class="line"><a name="l13040"></a><span class="lineno">13040</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_BYPASS_PRIORITY BIT(8)</span></div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;<span class="preprocessor">#define B_AX_TIMER_SH 0</span></div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;<span class="preprocessor">#define B_AX_TIMER_MSK 0xff</span></div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;</div><div class="line"><a name="l13044"></a><span class="lineno">13044</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_3 0xDA38</span></div><div class="line"><a name="l13045"></a><span class="lineno">13045</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_3_C1 0xFA38</span></div><div class="line"><a name="l13046"></a><span class="lineno">13046</span>&#160;<span class="preprocessor">#define B_AX_R_BT_CNT_THREN BIT(8)</span></div><div class="line"><a name="l13047"></a><span class="lineno">13047</span>&#160;<span class="preprocessor">#define B_AX_R_BT_CNT_THR_SH 0</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;<span class="preprocessor">#define B_AX_R_BT_CNT_THR_MSK 0xff</span></div><div class="line"><a name="l13049"></a><span class="lineno">13049</span>&#160;</div><div class="line"><a name="l13050"></a><span class="lineno">13050</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_4 0xDA3C</span></div><div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_4_C1 0xFA3C</span></div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;<span class="preprocessor">#define B_AX_ANT_DIVERSITY_SEL_1 BIT(9)</span></div><div class="line"><a name="l13053"></a><span class="lineno">13053</span>&#160;<span class="preprocessor">#define B_AX_ANTSEL_FOR_BT_CTRL_EN_1 BIT(8)</span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;<span class="preprocessor">#define B_AX_WLACT_LOW_GNTWL_EN_1 BIT(2)</span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="preprocessor">#define B_AX_WLACT_HIGH_GNTBT_EN_1 BIT(1)</span></div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;<span class="preprocessor">#define B_AX_NAV_UPPER_1_V1 BIT(0)</span></div><div class="line"><a name="l13057"></a><span class="lineno">13057</span>&#160;</div><div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;<span class="preprocessor">#define R_AX_CSR_MODE 0xDA40</span></div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;<span class="preprocessor">#define R_AX_CSR_MODE_C1 0xFA40</span></div><div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;<span class="preprocessor">#define B_AX_BT_CNT_REST BIT(16)</span></div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="preprocessor">#define B_AX_BT_STAT_DELAY_SH 12</span></div><div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;<span class="preprocessor">#define B_AX_BT_STAT_DELAY_MSK 0xf</span></div><div class="line"><a name="l13063"></a><span class="lineno">13063</span>&#160;<span class="preprocessor">#define B_AX_BT_TRX_INIT_DETECT_SH 8</span></div><div class="line"><a name="l13064"></a><span class="lineno">13064</span>&#160;<span class="preprocessor">#define B_AX_BT_TRX_INIT_DETECT_MSK 0xf</span></div><div class="line"><a name="l13065"></a><span class="lineno">13065</span>&#160;<span class="preprocessor">#define B_AX_BT_PRI_DETECT_TO_SH 4</span></div><div class="line"><a name="l13066"></a><span class="lineno">13066</span>&#160;<span class="preprocessor">#define B_AX_BT_PRI_DETECT_TO_MSK 0xf</span></div><div class="line"><a name="l13067"></a><span class="lineno">13067</span>&#160;<span class="preprocessor">#define B_AX_WL_ACT_MSK BIT(3)</span></div><div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_EN BIT(2)</span></div><div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;<span class="preprocessor">#define B_AX_WL_ACT_MASK_ENABLE BIT(1)</span></div><div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor">#define B_AX_ENHANCED_BT BIT(0)</span></div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;</div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;<span class="preprocessor">#define R_AX_BT_STAST_HIGH 0xDA44</span></div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<span class="preprocessor">#define R_AX_BT_STAST_HIGH_C1 0xFA44</span></div><div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_HI_RX_SH 16</span></div><div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_HI_RX_MSK 0xffff</span></div><div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_HI_TX_SH 0</span></div><div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_HI_TX_MSK 0xffff</span></div><div class="line"><a name="l13078"></a><span class="lineno">13078</span>&#160;</div><div class="line"><a name="l13079"></a><span class="lineno">13079</span>&#160;<span class="preprocessor">#define R_AX_BT_STAST_LOW 0xDA48</span></div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;<span class="preprocessor">#define R_AX_BT_STAST_LOW_C1 0xFA48</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_LO_RX_1_SH 16</span></div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_LO_RX_1_MSK 0xffff</span></div><div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_LO_TX_1_SH 0</span></div><div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;<span class="preprocessor">#define B_AX_STATIS_BT_LO_TX_1_MSK 0xffff</span></div><div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;</div><div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;<span class="preprocessor">#define R_AX_TDMA_MODE 0xDA4C</span></div><div class="line"><a name="l13087"></a><span class="lineno">13087</span>&#160;<span class="preprocessor">#define R_AX_TDMA_MODE_C1 0xFA4C</span></div><div class="line"><a name="l13088"></a><span class="lineno">13088</span>&#160;<span class="preprocessor">#define B_AX_R_BT_CMD_RPT_SH 16</span></div><div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;<span class="preprocessor">#define B_AX_R_BT_CMD_RPT_MSK 0xffff</span></div><div class="line"><a name="l13090"></a><span class="lineno">13090</span>&#160;<span class="preprocessor">#define B_AX_R_RPT_FROM_BT_SH 8</span></div><div class="line"><a name="l13091"></a><span class="lineno">13091</span>&#160;<span class="preprocessor">#define B_AX_R_RPT_FROM_BT_MSK 0xff</span></div><div class="line"><a name="l13092"></a><span class="lineno">13092</span>&#160;<span class="preprocessor">#define B_AX_BT_HID_ISR_SET_SH 6</span></div><div class="line"><a name="l13093"></a><span class="lineno">13093</span>&#160;<span class="preprocessor">#define B_AX_BT_HID_ISR_SET_MSK 0x3</span></div><div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;<span class="preprocessor">#define B_AX_TDMA_BT_START_NOTIFY BIT(5)</span></div><div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor">#define B_AX_ENABLE_TDMA_FW_MODE BIT(4)</span></div><div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;<span class="preprocessor">#define B_AX_ENABLE_PTA_TDMA_MODE BIT(3)</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;<span class="preprocessor">#define B_AX_ENABLE_COEXIST_TAB_IN_TDMA BIT(2)</span></div><div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="preprocessor">#define B_AX_GPIO2_GPIO3_EXANGE_OR_NO_BT_CCA BIT(1)</span></div><div class="line"><a name="l13099"></a><span class="lineno">13099</span>&#160;<span class="preprocessor">#define B_AX_RTK_BT_ENABLE BIT(0)</span></div><div class="line"><a name="l13100"></a><span class="lineno">13100</span>&#160;</div><div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_RPT 0xDA50</span></div><div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_RPT_C1 0xFA50</span></div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="preprocessor">#define B_AX_BT_PROFILE_SH 24</span></div><div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;<span class="preprocessor">#define B_AX_BT_PROFILE_MSK 0xff</span></div><div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;<span class="preprocessor">#define B_AX_BT_POWER_SH 16</span></div><div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="preprocessor">#define B_AX_BT_POWER_MSK 0xff</span></div><div class="line"><a name="l13107"></a><span class="lineno">13107</span>&#160;<span class="preprocessor">#define B_AX_BT_PREDECT_STATUS_SH 8</span></div><div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;<span class="preprocessor">#define B_AX_BT_PREDECT_STATUS_MSK 0xff</span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define B_AX_BT_CMD_INFO_SH 0</span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;<span class="preprocessor">#define B_AX_BT_CMD_INFO_MSK 0xff</span></div><div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;</div><div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_CFG 0xDA54</span></div><div class="line"><a name="l13113"></a><span class="lineno">13113</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_CFG_C1 0xFA54</span></div><div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;<span class="preprocessor">#define B_AX_EN_MAC_NULL_PKT_NOTIFY BIT(31)</span></div><div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="preprocessor">#define B_AX_EN_WLAN_RPT_AND_BT_QUERY BIT(30)</span></div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;<span class="preprocessor">#define B_AX_EN_BT_STSTUS_RPT BIT(29)</span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;<span class="preprocessor">#define B_AX_EN_BT_POWER BIT(28)</span></div><div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;<span class="preprocessor">#define B_AX_EN_BT_CHANNEL BIT(27)</span></div><div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;<span class="preprocessor">#define B_AX_EN_BT_SLOT_CHANGE BIT(26)</span></div><div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160;<span class="preprocessor">#define B_AX_EN_BT_PROFILE_OR_HID BIT(25)</span></div><div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_NOTIFY BIT(24)</span></div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_DATA_SH 16</span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_DATA_MSK 0xff</span></div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;<span class="preprocessor">#define B_AX_CMD_ID_SH 8</span></div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;<span class="preprocessor">#define B_AX_CMD_ID_MSK 0xff</span></div><div class="line"><a name="l13126"></a><span class="lineno">13126</span>&#160;<span class="preprocessor">#define B_AX_BT_DATA_SH 0</span></div><div class="line"><a name="l13127"></a><span class="lineno">13127</span>&#160;<span class="preprocessor">#define B_AX_BT_DATA_MSK 0xff</span></div><div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;</div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_TO 0xDA58</span></div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor">#define R_AX_RTK_MODE_TO_C1 0xFA58</span></div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_TO_SH 0</span></div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_TO_MSK 0xff</span></div><div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;</div><div class="line"><a name="l13134"></a><span class="lineno">13134</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO 0xDA5C</span></div><div class="line"><a name="l13135"></a><span class="lineno">13135</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO_C1 0xFA5C</span></div><div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_0_SH 1</span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_0_MSK 0x7fffff</span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_EN BIT(0)</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;</div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO_CHK_1 0xDA60</span></div><div class="line"><a name="l13141"></a><span class="lineno">13141</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO_CHK_1_C1 0xFA60</span></div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_1_SH 0</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_1_MSK 0xffffffffL</span></div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;</div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO_CHK_2 0xDA64</span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_ISO_CHK_2_C1 0xFA64</span></div><div class="line"><a name="l13147"></a><span class="lineno">13147</span>&#160;<span class="preprocessor">#define B_AX_BT_HID_ISR BIT(31)</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;<span class="preprocessor">#define B_AX_BT_QUERY_ISR BIT(30)</span></div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="preprocessor">#define B_AX_MAC_NULL_PKT_NOTIFY_ISR BIT(29)</span></div><div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RPT_ISR BIT(28)</span></div><div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160;<span class="preprocessor">#define B_AX_BT_POWER_ISR BIT(27)</span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="preprocessor">#define B_AX_BT_CHANNEL_ISR BIT(26)</span></div><div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;<span class="preprocessor">#define B_AX_BT_SLOT_CHANGE_ISR BIT(25)</span></div><div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;<span class="preprocessor">#define B_AX_BT_PROFILE_ISR BIT(24)</span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_2_SH 0</span></div><div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;<span class="preprocessor">#define B_AX_ISOLATION_CHK_2_MSK 0xffffff</span></div><div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;</div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_5 0xDA6C</span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define R_AX_BT_COEX_CFG_5_C1 0xFA6C</span></div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;<span class="preprocessor">#define B_AX_BT_TIME_SH 6</span></div><div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;<span class="preprocessor">#define B_AX_BT_TIME_MSK 0x3ffffff</span></div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="preprocessor">#define B_AX_BT_RPT_SAMPLE_RATE_SH 0</span></div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;<span class="preprocessor">#define B_AX_BT_RPT_SAMPLE_RATE_MSK 0x3f</span></div><div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;</div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define R_AX_BT_ACT_CFG 0xDA70</span></div><div class="line"><a name="l13166"></a><span class="lineno">13166</span>&#160;<span class="preprocessor">#define R_AX_BT_ACT_CFG_C1 0xFA70</span></div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;<span class="preprocessor">#define B_AX_BT_EISR_EN_SH 16</span></div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;<span class="preprocessor">#define B_AX_BT_EISR_EN_MSK 0xff</span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="preprocessor">#define B_AX_BT_ACT_FALLING_ISR BIT(10)</span></div><div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;<span class="preprocessor">#define B_AX_BT_ACT_RISING_ISR BIT(9)</span></div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="preprocessor">#define B_AX_TDMA_TO_ISR BIT(8)</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="preprocessor">#define B_AX_BT_CH_SH 0</span></div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;<span class="preprocessor">#define B_AX_BT_CH_MSK 0x7f</span></div><div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;</div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;<span class="preprocessor">#define R_AX_BT_TIME_CNT 0xDA74</span></div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="preprocessor">#define R_AX_BT_TIME_CNT_C1 0xFA74</span></div><div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;<span class="preprocessor">#define B_AX_BT_TIME_CNT_SH 0</span></div><div class="line"><a name="l13178"></a><span class="lineno">13178</span>&#160;<span class="preprocessor">#define B_AX_BT_TIME_CNT_MSK 0xff</span></div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;</div><div class="line"><a name="l13180"></a><span class="lineno">13180</span>&#160;<span class="preprocessor">#define R_AX_WLACT_MASK_CTRL 0xDA7C</span></div><div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;<span class="preprocessor">#define R_AX_WLACT_MASK_CTRL_C1 0xFA7C</span></div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;<span class="preprocessor">#define B_AX_RX_RTS_NAV_SH 8</span></div><div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="preprocessor">#define B_AX_RX_RTS_NAV_MSK 0xff</span></div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;<span class="preprocessor">#define B_AX_RESET_RTS_SH 0</span></div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;<span class="preprocessor">#define B_AX_RESET_RTS_MSK 0xff</span></div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;</div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;<span class="preprocessor">#define R_AX_LTE_CTRL 0xDAF0</span></div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;<span class="preprocessor">#define R_AX_LTE_CTRL_C1 0xFAF0</span></div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;<span class="preprocessor">#define B_AX_LTE_SET BIT(31)</span></div><div class="line"><a name="l13190"></a><span class="lineno">13190</span>&#160;<span class="preprocessor">#define B_AX_LTE_RW BIT(30)</span></div><div class="line"><a name="l13191"></a><span class="lineno">13191</span>&#160;<span class="preprocessor">#define B_AX_LTE_RDY BIT(29)</span></div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;<span class="preprocessor">#define B_AX_LTE_BYTE_EN_SH 16</span></div><div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;<span class="preprocessor">#define B_AX_LTE_BYTE_EN_MSK 0xf</span></div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;<span class="preprocessor">#define B_AX_LTE_ADDR_SH 0</span></div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;<span class="preprocessor">#define B_AX_LTE_ADDR_MSK 0xffff</span></div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;</div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;<span class="preprocessor">#define R_AX_LTE_WDATA 0xDAF4</span></div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;<span class="preprocessor">#define R_AX_LTE_WDATA_C1 0xFAF4</span></div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;<span class="preprocessor">#define B_AX_LTE_WDATA_SH 0</span></div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="preprocessor">#define B_AX_LTE_WDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;</div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;<span class="preprocessor">#define R_AX_LTE_RDATA 0xDAF8</span></div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;<span class="preprocessor">#define R_AX_LTE_RDATA_C1 0xFAF8</span></div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;<span class="preprocessor">#define B_AX_LTE_RDATA_SH 0</span></div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="preprocessor">#define B_AX_LTE_RDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;</div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;<span class="comment">// LTECOEX</span></div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;</div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;<span class="preprocessor">#define R_AX_LTE_SW_CFG_1 0x0038</span></div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;<span class="preprocessor">#define R_AX_LTE_SW_CFG_1_C1 0x2038</span></div><div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RFC_S1_SW_VAL BIT(31)</span></div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RFC_S1_SW_CTRL BIT(30)</span></div><div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RFC_S1_SW_VAL BIT(29)</span></div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RFC_S1_SW_CTRL BIT(28)</span></div><div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_BB_S1_SW_VAL BIT(27)</span></div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_BB_S1_SW_CTRL BIT(26)</span></div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_BB_S1_SW_VAL BIT(25)</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_BB_S1_SW_CTRL BIT(24)</span></div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;<span class="preprocessor">#define B_AX_BT_SW_CTRL_WL_PRIORITY BIT(19)</span></div><div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;<span class="preprocessor">#define B_AX_WL_SW_CTRL_WL_PRIORITY BIT(18)</span></div><div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;<span class="preprocessor">#define B_AX_LTE_PATTERN_2_EN BIT(17)</span></div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;<span class="preprocessor">#define B_AX_LTE_PATTERN_1_EN BIT(16)</span></div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RFC_S0_SW_VAL BIT(15)</span></div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RFC_S0_SW_CTRL BIT(14)</span></div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RFC_S0_SW_VAL BIT(13)</span></div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RFC_S0_SW_CTRL BIT(12)</span></div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_BB_S0_SW_VAL BIT(11)</span></div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_BB_S0_SW_CTRL BIT(10)</span></div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_BB_S0_SW_VAL BIT(9)</span></div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_BB_S0_SW_CTRL BIT(8)</span></div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_FUN_EN BIT(7)</span></div><div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_3WIRE_CTRL_MUX BIT(6)</span></div><div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_OP_MODE_SEL_SH 4</span></div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_OP_MODE_SEL_MSK 0x3</span></div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_UART_MUX BIT(3)</span></div><div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_UART_MODE_SEL_SH 0</span></div><div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;<span class="preprocessor">#define B_AX_LTECOEX_UART_MODE_SEL_MSK 0x7</span></div><div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;</div><div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;<span class="preprocessor">#define R_AX_LTE_SW_CFG_2 0x003C</span></div><div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;<span class="preprocessor">#define R_AX_LTE_SW_CFG_2_C1 0x203C</span></div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="preprocessor">#define B_AX_WL_RX_CTRL BIT(8)</span></div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RX_SW_VAL BIT(7)</span></div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_RX_SW_CTRL BIT(6)</span></div><div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_TX_SW_VAL BIT(5)</span></div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="preprocessor">#define B_AX_GNT_WL_TX_SW_CTRL BIT(4)</span></div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RX_SW_VAL BIT(3)</span></div><div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_RX_SW_CTRL BIT(2)</span></div><div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_TX_SW_VAL BIT(1)</span></div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define B_AX_GNT_BT_TX_SW_CTRL BIT(0)</span></div><div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;</div><div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;<span class="comment">// WL_AX_Reg_HIOE.xls</span></div><div class="line"><a name="l13255"></a><span class="lineno">13255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13256"></a><span class="lineno">13256</span>&#160;</div><div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="comment">// HIOE_Reg_Spec</span></div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;</div><div class="line"><a name="l13261"></a><span class="lineno">13261</span>&#160;<span class="preprocessor">#define R_PL_HIOE_CTRL 0x0000</span></div><div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="preprocessor">#define B_PL_HIOE_RESTORE_REQ BIT(31)</span></div><div class="line"><a name="l13263"></a><span class="lineno">13263</span>&#160;<span class="preprocessor">#define B_PL_HIOE_RETAIN_REQ BIT(30)</span></div><div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define B_PL_HIOE_DDMA_CH1_REQ BIT(29)</span></div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define B_PL_HIOE_DDMA_CH2_REQ BIT(28)</span></div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;<span class="preprocessor">#define B_PL_HIOE_DDMA_CH1_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13267"></a><span class="lineno">13267</span>&#160;<span class="preprocessor">#define B_PL_HIOE_DDMA_CH2_CHKSUM_STATUS BIT(26)</span></div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;<span class="preprocessor">#define B_PL_HIOE_INST_FORMAT_ERR BIT(25)</span></div><div class="line"><a name="l13269"></a><span class="lineno">13269</span>&#160;<span class="preprocessor">#define B_PL_HIOE_OP_TIMEOUT_ERR BIT(24)</span></div><div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;<span class="preprocessor">#define B_PL_HIOE_OP_TIMEOUT_SH 16</span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;<span class="preprocessor">#define B_PL_HIOE_OP_TIMEOUT_MSK 0xff</span></div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor">#define B_PL_HIOE_ADDR_CHECKSUM_SH 0</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;<span class="preprocessor">#define B_PL_HIOE_ADDR_CHECKSUM_MSK 0xffff</span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;</div><div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;<span class="preprocessor">#define R_PL_HIOE_CFG_FILE_START 0x0004</span></div><div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CFG_FILE_START_SH 0</span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CFG_FILE_START_MSK 0xffffffffL</span></div><div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;</div><div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="preprocessor">#define R_PL_HIOE_CFG_FILE_END 0x0008</span></div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CFG_FILE_END_SH 0</span></div><div class="line"><a name="l13281"></a><span class="lineno">13281</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CFG_FILE_END_MSK 0xffffffffL</span></div><div class="line"><a name="l13282"></a><span class="lineno">13282</span>&#160;</div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;<span class="preprocessor">#define R_PL_HIOE_CUR_INST_ADDR 0x000C</span></div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CUR_INST_ADDR_SH 0</span></div><div class="line"><a name="l13285"></a><span class="lineno">13285</span>&#160;<span class="preprocessor">#define B_PL_HIOE_CUR_INST_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;</div><div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;<span class="comment">// WL_AX_Reg_IDDMA.xls</span></div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;</div><div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="comment">// IDDMA_Reg_Spec</span></div><div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;</div><div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH0_SA 0x0000</span></div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_SA_SH 0</span></div><div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;</div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH0_DA 0x0004</span></div><div class="line"><a name="l13300"></a><span class="lineno">13300</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DA_SH 0</span></div><div class="line"><a name="l13301"></a><span class="lineno">13301</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13302"></a><span class="lineno">13302</span>&#160;</div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH0_CTRL 0x0008</span></div><div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_OWN BIT(31)</span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13308"></a><span class="lineno">13308</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_CHKSUM_CONT BIT(24)</span></div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DLEN_SH 0</span></div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;</div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH1_SA 0x0010</span></div><div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_SA_SH 0</span></div><div class="line"><a name="l13314"></a><span class="lineno">13314</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;</div><div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH1_DA 0x0014</span></div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DA_SH 0</span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;</div><div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH1_CTRL 0x0018</span></div><div class="line"><a name="l13321"></a><span class="lineno">13321</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_OWN BIT(31)</span></div><div class="line"><a name="l13322"></a><span class="lineno">13322</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DLEN_SH 0</span></div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;</div><div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH2_SA 0x0020</span></div><div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_SA_SH 0</span></div><div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160;</div><div class="line"><a name="l13332"></a><span class="lineno">13332</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH2_DA 0x0024</span></div><div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DA_SH 0</span></div><div class="line"><a name="l13334"></a><span class="lineno">13334</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;</div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH2_CTRL 0x0028</span></div><div class="line"><a name="l13337"></a><span class="lineno">13337</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_OWN BIT(31)</span></div><div class="line"><a name="l13338"></a><span class="lineno">13338</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13339"></a><span class="lineno">13339</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13340"></a><span class="lineno">13340</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DLEN_SH 0</span></div><div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;</div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH3_SA 0x0030</span></div><div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_SA_SH 0</span></div><div class="line"><a name="l13346"></a><span class="lineno">13346</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13347"></a><span class="lineno">13347</span>&#160;</div><div class="line"><a name="l13348"></a><span class="lineno">13348</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH3_DA 0x0034</span></div><div class="line"><a name="l13349"></a><span class="lineno">13349</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DA_SH 0</span></div><div class="line"><a name="l13350"></a><span class="lineno">13350</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13351"></a><span class="lineno">13351</span>&#160;</div><div class="line"><a name="l13352"></a><span class="lineno">13352</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH3_CTRL 0x0038</span></div><div class="line"><a name="l13353"></a><span class="lineno">13353</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_OWN BIT(31)</span></div><div class="line"><a name="l13354"></a><span class="lineno">13354</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13355"></a><span class="lineno">13355</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13357"></a><span class="lineno">13357</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DLEN_SH 0</span></div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13359"></a><span class="lineno">13359</span>&#160;</div><div class="line"><a name="l13360"></a><span class="lineno">13360</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH4_SA 0x0040</span></div><div class="line"><a name="l13361"></a><span class="lineno">13361</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_SA_SH 0</span></div><div class="line"><a name="l13362"></a><span class="lineno">13362</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13363"></a><span class="lineno">13363</span>&#160;</div><div class="line"><a name="l13364"></a><span class="lineno">13364</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH4_DA 0x0044</span></div><div class="line"><a name="l13365"></a><span class="lineno">13365</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DA_SH 0</span></div><div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13367"></a><span class="lineno">13367</span>&#160;</div><div class="line"><a name="l13368"></a><span class="lineno">13368</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH4_CTRL 0x0048</span></div><div class="line"><a name="l13369"></a><span class="lineno">13369</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_OWN BIT(31)</span></div><div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13371"></a><span class="lineno">13371</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13372"></a><span class="lineno">13372</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13373"></a><span class="lineno">13373</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DLEN_SH 0</span></div><div class="line"><a name="l13374"></a><span class="lineno">13374</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;</div><div class="line"><a name="l13376"></a><span class="lineno">13376</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH5_SA 0x0050</span></div><div class="line"><a name="l13377"></a><span class="lineno">13377</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_SA_SH 0</span></div><div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_SA_MSK 0xffffffffL</span></div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;</div><div class="line"><a name="l13380"></a><span class="lineno">13380</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH5_DA 0x0054</span></div><div class="line"><a name="l13381"></a><span class="lineno">13381</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DA_SH 0</span></div><div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DA_MSK 0xffffffffL</span></div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;</div><div class="line"><a name="l13384"></a><span class="lineno">13384</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH5_CTRL 0x0058</span></div><div class="line"><a name="l13385"></a><span class="lineno">13385</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_OWN BIT(31)</span></div><div class="line"><a name="l13386"></a><span class="lineno">13386</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_CHKSUM_EN BIT(29)</span></div><div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DA_W_DISABLE BIT(28)</span></div><div class="line"><a name="l13388"></a><span class="lineno">13388</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_CHKSUM_STATUS BIT(27)</span></div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DLEN_SH 0</span></div><div class="line"><a name="l13390"></a><span class="lineno">13390</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DLEN_MSK 0x3ffff</span></div><div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;</div><div class="line"><a name="l13392"></a><span class="lineno">13392</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_FWIMR 0x00E0</span></div><div class="line"><a name="l13393"></a><span class="lineno">13393</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_INT_MSK BIT(5)</span></div><div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_INT_MSK BIT(4)</span></div><div class="line"><a name="l13395"></a><span class="lineno">13395</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_INT_MSK BIT(3)</span></div><div class="line"><a name="l13396"></a><span class="lineno">13396</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_INT_MSK BIT(2)</span></div><div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_INT_MSK BIT(1)</span></div><div class="line"><a name="l13398"></a><span class="lineno">13398</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_INT_MSK BIT(0)</span></div><div class="line"><a name="l13399"></a><span class="lineno">13399</span>&#160;</div><div class="line"><a name="l13400"></a><span class="lineno">13400</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_FWISR 0x00E4</span></div><div class="line"><a name="l13401"></a><span class="lineno">13401</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_INT BIT(5)</span></div><div class="line"><a name="l13402"></a><span class="lineno">13402</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_INT BIT(4)</span></div><div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_INT BIT(3)</span></div><div class="line"><a name="l13404"></a><span class="lineno">13404</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_INT BIT(2)</span></div><div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_INT BIT(1)</span></div><div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_INT BIT(0)</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;</div><div class="line"><a name="l13408"></a><span class="lineno">13408</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CH_STATUS 0x00E8</span></div><div class="line"><a name="l13409"></a><span class="lineno">13409</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_BUSY BIT(5)</span></div><div class="line"><a name="l13410"></a><span class="lineno">13410</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_BUSY BIT(4)</span></div><div class="line"><a name="l13411"></a><span class="lineno">13411</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_BUSY BIT(3)</span></div><div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_BUSY BIT(2)</span></div><div class="line"><a name="l13413"></a><span class="lineno">13413</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_BUSY BIT(1)</span></div><div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_BUSY BIT(0)</span></div><div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;</div><div class="line"><a name="l13416"></a><span class="lineno">13416</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CHKSUM_CONTROL 0x00EC</span></div><div class="line"><a name="l13417"></a><span class="lineno">13417</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CHKSUM_RESET BIT(0)</span></div><div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;</div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_CHKSUM 0x00F0</span></div><div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CHKSUM_RESULT_SH 0</span></div><div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CHKSUM_RESULT_MSK 0xffff</span></div><div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;</div><div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;<span class="preprocessor">#define R_PL_IDDMA_MONITOR 0x00FC</span></div><div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_DOK BIT(21)</span></div><div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_DOK BIT(20)</span></div><div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_DOK BIT(19)</span></div><div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_DOK BIT(18)</span></div><div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_DOK BIT(17)</span></div><div class="line"><a name="l13429"></a><span class="lineno">13429</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_DOK BIT(16)</span></div><div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_DATA_UNDERFLOW BIT(14)</span></div><div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_FIFO_UNDERFLOW BIT(13)</span></div><div class="line"><a name="l13432"></a><span class="lineno">13432</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_FIFO_OVERFLOW BIT(12)</span></div><div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH5_ERROR BIT(5)</span></div><div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH4_ERROR BIT(4)</span></div><div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH3_ERROR BIT(3)</span></div><div class="line"><a name="l13436"></a><span class="lineno">13436</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH2_ERROR BIT(2)</span></div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH1_ERROR BIT(1)</span></div><div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="preprocessor">#define B_PL_IDDMA_CH0_ERROR BIT(0)</span></div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;</div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13441"></a><span class="lineno">13441</span>&#160;<span class="comment">// WL_AX_Reg_IPSec.xls</span></div><div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13443"></a><span class="lineno">13443</span>&#160;</div><div class="line"><a name="l13444"></a><span class="lineno">13444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13445"></a><span class="lineno">13445</span>&#160;<span class="comment">// IPSec_Reg</span></div><div class="line"><a name="l13446"></a><span class="lineno">13446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;</div><div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor">#define R_PL_REG_SDSR 0x0000</span></div><div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define B_PL_SRC_RST BIT(31)</span></div><div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;<span class="preprocessor">#define B_PL_PK_UP BIT(30)</span></div><div class="line"><a name="l13451"></a><span class="lineno">13451</span>&#160;<span class="preprocessor">#define B_PL_SRC_FAIL_STATUS_SH 25</span></div><div class="line"><a name="l13452"></a><span class="lineno">13452</span>&#160;<span class="preprocessor">#define B_PL_SRC_FAIL_STATUS_MSK 0x3</span></div><div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;<span class="preprocessor">#define B_PL_SRC_FAIL BIT(24)</span></div><div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor">#define B_PL_SRPTR_SH 16</span></div><div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define B_PL_SRPTR_MSK 0xff</span></div><div class="line"><a name="l13456"></a><span class="lineno">13456</span>&#160;<span class="preprocessor">#define B_PL_SWPTR_SH 8</span></div><div class="line"><a name="l13457"></a><span class="lineno">13457</span>&#160;<span class="preprocessor">#define B_PL_SWPTR_MSK 0xff</span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define B_PL_FIFO_EMPTY_CNT_SH 0</span></div><div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;<span class="preprocessor">#define B_PL_FIFO_EMPTY_CNT_MSK 0xff</span></div><div class="line"><a name="l13460"></a><span class="lineno">13460</span>&#160;</div><div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;<span class="preprocessor">#define R_PL_REG_SDFWR 0x0004</span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="preprocessor">#define B_PL_SDFW_SH 0</span></div><div class="line"><a name="l13463"></a><span class="lineno">13463</span>&#160;<span class="preprocessor">#define B_PL_SDFW_MSK 0xffffffffL</span></div><div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;</div><div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;<span class="preprocessor">#define R_PL_REG_SDSWR 0x0008</span></div><div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;<span class="preprocessor">#define B_PL_SDSW_SH 0</span></div><div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;<span class="preprocessor">#define B_PL_SDSW_MSK 0xffffffffL</span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;</div><div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_RSTEACONFISR 0x0010</span></div><div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;<span class="preprocessor">#define B_PL_IPSEC_RST BIT(31)</span></div><div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;<span class="preprocessor">#define B_PL_CLEAR_OK_INT_NUM_SH 16</span></div><div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="preprocessor">#define B_PL_CLEAR_OK_INT_NUM_MSK 0xff</span></div><div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;<span class="preprocessor">#define B_PL_OK_INTR_CNT_SH 8</span></div><div class="line"><a name="l13474"></a><span class="lineno">13474</span>&#160;<span class="preprocessor">#define B_PL_OK_INTR_CNT_MSK 0xff</span></div><div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor">#define B_PL_INTR_MODE BIT(7)</span></div><div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="preprocessor">#define B_PL_CMD_OK BIT(4)</span></div><div class="line"><a name="l13477"></a><span class="lineno">13477</span>&#160;<span class="preprocessor">#define B_PL_DMA_BUSY BIT(3)</span></div><div class="line"><a name="l13478"></a><span class="lineno">13478</span>&#160;<span class="preprocessor">#define B_PL_SOFT_RST BIT(0)</span></div><div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;</div><div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_INTM 0x0014</span></div><div class="line"><a name="l13481"></a><span class="lineno">13481</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR5_M BIT(18)</span></div><div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR4_M BIT(17)</span></div><div class="line"><a name="l13483"></a><span class="lineno">13483</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR3_M BIT(16)</span></div><div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR2_M BIT(15)</span></div><div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR1_M BIT(14)</span></div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR0_M BIT(13)</span></div><div class="line"><a name="l13487"></a><span class="lineno">13487</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR9_M BIT(12)</span></div><div class="line"><a name="l13488"></a><span class="lineno">13488</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR8_M BIT(11)</span></div><div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR7_M BIT(10)</span></div><div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR6_M BIT(9)</span></div><div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR5_M BIT(8)</span></div><div class="line"><a name="l13492"></a><span class="lineno">13492</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR4_M BIT(7)</span></div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR3_M BIT(6)</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR2_M BIT(5)</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR1_M BIT(4)</span></div><div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR0_M BIT(3)</span></div><div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor">#define B_PL_DES_FAIL_M BIT(2)</span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;<span class="preprocessor">#define B_PL_SRC_FAIL_M BIT(1)</span></div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define B_PL_CMD_OK_M BIT(0)</span></div><div class="line"><a name="l13500"></a><span class="lineno">13500</span>&#160;</div><div class="line"><a name="l13501"></a><span class="lineno">13501</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_DBG 0x0018</span></div><div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="preprocessor">#define B_PL_DEBUG_WB BIT(31)</span></div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor">#define B_PL_MST_BAD_SEL_SH 28</span></div><div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;<span class="preprocessor">#define B_PL_MST_BAD_SEL_MSK 0x3</span></div><div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="preprocessor">#define B_PL_ENGINE_CLK_EN BIT(24)</span></div><div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;<span class="preprocessor">#define B_PL_DEBUG_PORT_SEL_SH 20</span></div><div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="preprocessor">#define B_PL_DEBUG_PORT_SEL_MSK 0xf</span></div><div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="preprocessor">#define B_PL_ARBITER_MODE BIT(16)</span></div><div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;<span class="preprocessor">#define B_PL_DMA_WAIT_CYCLE_SH 0</span></div><div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;<span class="preprocessor">#define B_PL_DMA_WAIT_CYCLE_MSK 0xffff</span></div><div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;</div><div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_ERR_INT 0x001C</span></div><div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR5 BIT(15)</span></div><div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR4 BIT(14)</span></div><div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR3 BIT(13)</span></div><div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR2 BIT(12)</span></div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR1 BIT(11)</span></div><div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;<span class="preprocessor">#define B_PL_DES_ERR0 BIT(10)</span></div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR9 BIT(9)</span></div><div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR8 BIT(8)</span></div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR7 BIT(7)</span></div><div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR6 BIT(6)</span></div><div class="line"><a name="l13523"></a><span class="lineno">13523</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR5 BIT(5)</span></div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR4 BIT(4)</span></div><div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR3 BIT(3)</span></div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR2 BIT(2)</span></div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR1 BIT(1)</span></div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;<span class="preprocessor">#define B_PL_SRC_ERR0 BIT(0)</span></div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;</div><div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_SAADLR 0x0020</span></div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor">#define B_PL_A2EO_SUM_SH 0</span></div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;<span class="preprocessor">#define B_PL_A2EO_SUM_MSK 0x7ff</span></div><div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;</div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_SENLR 0x0024</span></div><div class="line"><a name="l13535"></a><span class="lineno">13535</span>&#160;<span class="preprocessor">#define B_PL_ENL_SUM_SH 0</span></div><div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;<span class="preprocessor">#define B_PL_ENL_SUM_MSK 0xffffff</span></div><div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;</div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_SAPLR 0x0028</span></div><div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;<span class="preprocessor">#define B_PL_APL_SUM_SH 0</span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define B_PL_APL_SUM_MSK 0xfff</span></div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;</div><div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_SEPLR 0x002C</span></div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;<span class="preprocessor">#define B_PL_EPL_SUM_SH 0</span></div><div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;<span class="preprocessor">#define B_PL_EPL_SUM_MSK 0x3f</span></div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;</div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="preprocessor">#define R_PL_REG_IPSCSR_SWAPABURSTR 0x0030</span></div><div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="preprocessor">#define B_PL_MD5_INPUT_DATA_BYTE_SWAP BIT(25)</span></div><div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;<span class="preprocessor">#define B_PL_MD5_OUTPUT_DATA_BYTE_SWAP BIT(24)</span></div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define B_PL_DMA_BURST_LENGTH_SH 16</span></div><div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;<span class="preprocessor">#define B_PL_DMA_BURST_LENGTH_MSK 0x3f</span></div><div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;<span class="preprocessor">#define B_PL_AUTO_PADDING_SWAP BIT(13)</span></div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor">#define B_PL_TX_WD_SWAP BIT(12)</span></div><div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;<span class="preprocessor">#define B_PL_RX_WD_SWAP BIT(11)</span></div><div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160;<span class="preprocessor">#define B_PL_MAC_OUT_LITTLE_ENDIAN BIT(10)</span></div><div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;<span class="preprocessor">#define B_PL_DATA_OUT_LITTLE_ENDIAN BIT(9)</span></div><div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;<span class="preprocessor">#define B_PL_TX_BYTE_SWAP BIT(8)</span></div><div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;<span class="preprocessor">#define B_PL_DATA_IN_LITTLE_ENDIAN BIT(4)</span></div><div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;<span class="preprocessor">#define B_PL_HASH_INITIAL_VALUE_SWAP BIT(3)</span></div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;<span class="preprocessor">#define B_PL_KEY_PAD_SWAP BIT(2)</span></div><div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="preprocessor">#define B_PL_KEY_IV_SWAP BIT(1)</span></div><div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="preprocessor">#define B_PL_SET_SWAP BIT(0)</span></div><div class="line"><a name="l13562"></a><span class="lineno">13562</span>&#160;</div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;<span class="preprocessor">#define R_PL_REG_DDSR 0x1000</span></div><div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;<span class="preprocessor">#define B_PL_DES_RST BIT(31)</span></div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="preprocessor">#define B_PL_DES_FAIL_STATUS_SH 25</span></div><div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="preprocessor">#define B_PL_DES_FAIL_STATUS_MSK 0x3</span></div><div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;<span class="preprocessor">#define B_PL_DES_FAIL BIT(24)</span></div><div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;<span class="preprocessor">#define B_PL_DRPTR_SH 16</span></div><div class="line"><a name="l13569"></a><span class="lineno">13569</span>&#160;<span class="preprocessor">#define B_PL_DRPTR_MSK 0xff</span></div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="preprocessor">#define B_PL_DWPTR_SH 8</span></div><div class="line"><a name="l13571"></a><span class="lineno">13571</span>&#160;<span class="preprocessor">#define B_PL_DWPTR_MSK 0xff</span></div><div class="line"><a name="l13572"></a><span class="lineno">13572</span>&#160;</div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;<span class="preprocessor">#define R_PL_REG_DDFWR 0x1004</span></div><div class="line"><a name="l13574"></a><span class="lineno">13574</span>&#160;<span class="preprocessor">#define B_PL_DDFW_SH 0</span></div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;<span class="preprocessor">#define B_PL_DDFW_MSK 0xffffffffL</span></div><div class="line"><a name="l13576"></a><span class="lineno">13576</span>&#160;</div><div class="line"><a name="l13577"></a><span class="lineno">13577</span>&#160;<span class="preprocessor">#define R_PL_REG_DDSWR 0x1008</span></div><div class="line"><a name="l13578"></a><span class="lineno">13578</span>&#160;<span class="preprocessor">#define B_PL_DDSW_SH 0</span></div><div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="preprocessor">#define B_PL_DDSW_MSK 0xffffffffL</span></div><div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;</div><div class="line"><a name="l13581"></a><span class="lineno">13581</span>&#160;<span class="preprocessor">#define R_PL_REG_DES_PKTCONF 0x100C</span></div><div class="line"><a name="l13582"></a><span class="lineno">13582</span>&#160;<span class="preprocessor">#define B_PL_DBG_DPTR_SH 8</span></div><div class="line"><a name="l13583"></a><span class="lineno">13583</span>&#160;<span class="preprocessor">#define B_PL_DBG_DPTR_MSK 0xff</span></div><div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="preprocessor">#define B_PL_DBG_SPTR_SH 0</span></div><div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define B_PL_DBG_SPTR_MSK 0xff</span></div><div class="line"><a name="l13586"></a><span class="lineno">13586</span>&#160;</div><div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;<span class="preprocessor">#define R_PL_REG_DBGSDR 0x1010</span></div><div class="line"><a name="l13588"></a><span class="lineno">13588</span>&#160;<span class="preprocessor">#define B_PL_DBG_SD_SH 0</span></div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="preprocessor">#define B_PL_DBG_SD_MSK 0xffffffffL</span></div><div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;</div><div class="line"><a name="l13591"></a><span class="lineno">13591</span>&#160;<span class="preprocessor">#define R_PL_REG_DBGDDR 0x1014</span></div><div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="preprocessor">#define B_PL_DBG_DD_SH 0</span></div><div class="line"><a name="l13593"></a><span class="lineno">13593</span>&#160;<span class="preprocessor">#define B_PL_DBG_DD_MSK 0xffffffffL</span></div><div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;</div><div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13596"></a><span class="lineno">13596</span>&#160;<span class="comment">// WL_AX_Reg_PCIE.xls</span></div><div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160;</div><div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="comment">// PCIE</span></div><div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;</div><div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;<span class="preprocessor">#define R_AX_PCIE_INIT_CFG1 0x1000</span></div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RXRST_KEEP_REG BIT(23)</span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define B_AX_PCIE_TXRST_KEEP_REG BIT(22)</span></div><div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">#define B_AX_PCIE_PERST_KEEP_REG BIT(21)</span></div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define B_AX_PCIE_FLR_KEEP_REG BIT(20)</span></div><div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define B_AX_PCIE_TRAIN_KEEP_REG BIT(19)</span></div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">#define B_AX_RXBD_MODE BIT(18)</span></div><div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MAX_RXDMA_SH 14</span></div><div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MAX_RXDMA_MSK 0x7</span></div><div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;<span class="preprocessor">#define B_AX_RXHCI_EN BIT(13)</span></div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="preprocessor">#define B_AX_LATENCY_CONTROL BIT(12)</span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="preprocessor">#define B_AX_TXHCI_EN BIT(11)</span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MAX_TXDMA_SH 8</span></div><div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;<span class="preprocessor">#define B_AX_PCIE_MAX_TXDMA_MSK 0x7</span></div><div class="line"><a name="l13617"></a><span class="lineno">13617</span>&#160;<span class="preprocessor">#define B_AX_TX_TRUNC_MODE BIT(5)</span></div><div class="line"><a name="l13618"></a><span class="lineno">13618</span>&#160;<span class="preprocessor">#define B_AX_RX_TRUNC_MODE BIT(4)</span></div><div class="line"><a name="l13619"></a><span class="lineno">13619</span>&#160;<span class="preprocessor">#define B_AX_RST_BDRAM BIT(3)</span></div><div class="line"><a name="l13620"></a><span class="lineno">13620</span>&#160;<span class="preprocessor">#define B_AX_DIS_RXDMA_PRE BIT(2)</span></div><div class="line"><a name="l13621"></a><span class="lineno">13621</span>&#160;</div><div class="line"><a name="l13622"></a><span class="lineno">13622</span>&#160;<span class="preprocessor">#define R_AX_PCIE_INIT_CFG2 0x1004</span></div><div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="preprocessor">#define B_AX_WD_ITVL_IDLE_SH 24</span></div><div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;<span class="preprocessor">#define B_AX_WD_ITVL_IDLE_MSK 0xf</span></div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="preprocessor">#define B_AX_WD_ITVL_ACT_SH 16</span></div><div class="line"><a name="l13626"></a><span class="lineno">13626</span>&#160;<span class="preprocessor">#define B_AX_WD_ITVL_ACT_MSK 0xf</span></div><div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RX_APPLEN_SH 0</span></div><div class="line"><a name="l13628"></a><span class="lineno">13628</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RX_APPLEN_MSK 0x3fff</span></div><div class="line"><a name="l13629"></a><span class="lineno">13629</span>&#160;</div><div class="line"><a name="l13630"></a><span class="lineno">13630</span>&#160;<span class="preprocessor">#define R_AX_PCIE_PS_CTRL 0x1008</span></div><div class="line"><a name="l13631"></a><span class="lineno">13631</span>&#160;<span class="preprocessor">#define B_AX_TXON_EXIT_L1_EN BIT(7)</span></div><div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="preprocessor">#define B_AX_WD_NO_EMP_EXIT_L1_EN BIT(6)</span></div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define B_AX_L1OFF_PWR_OFF_EN BIT(5)</span></div><div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160;<span class="preprocessor">#define B_AX_PCIE_FORCE_L0 BIT(4)</span></div><div class="line"><a name="l13635"></a><span class="lineno">13635</span>&#160;<span class="preprocessor">#define B_AX_TXFLAG_EXIT_L1_EN BIT(3)</span></div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;<span class="preprocessor">#define B_AX_EN_HWENTR_L1 BIT(2)</span></div><div class="line"><a name="l13637"></a><span class="lineno">13637</span>&#160;<span class="preprocessor">#define B_AX_PCIE_EN_SWENT_L23 BIT(1)</span></div><div class="line"><a name="l13638"></a><span class="lineno">13638</span>&#160;<span class="preprocessor">#define B_AX_PCIE_EN_HWEXT_L1 BIT(0)</span></div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;</div><div class="line"><a name="l13640"></a><span class="lineno">13640</span>&#160;<span class="preprocessor">#define R_AX_PCIE_MIX_CFG 0x100C</span></div><div class="line"><a name="l13641"></a><span class="lineno">13641</span>&#160;<span class="preprocessor">#define B_AX_PCIE_T3_TIME_SH 22</span></div><div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;<span class="preprocessor">#define B_AX_PCIE_T3_TIME_MSK 0x3</span></div><div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;<span class="preprocessor">#define B_AX_PCIE_T2_TIME_SH 20</span></div><div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="preprocessor">#define B_AX_PCIE_T2_TIME_MSK 0x3</span></div><div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="preprocessor">#define B_AX_HOTRST_EN BIT(19)</span></div><div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="preprocessor">#define B_AX_MDIO_MODE BIT(18)</span></div><div class="line"><a name="l13647"></a><span class="lineno">13647</span>&#160;<span class="preprocessor">#define B_AX_CHANGE_PCIE_SPEED BIT(16)</span></div><div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">#define B_AX_GEN1_GEN2_SH 14</span></div><div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;<span class="preprocessor">#define B_AX_GEN1_GEN2_MSK 0x3</span></div><div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="preprocessor">#define B_AX_HPS_CLKR_PCIE_SH 12</span></div><div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">#define B_AX_HPS_CLKR_PCIE_MSK 0x3</span></div><div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="preprocessor">#define B_AX_PCIE_INT BIT(11)</span></div><div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor">#define B_AX_PCIEIO_PERSTB_SEL BIT(10)</span></div><div class="line"><a name="l13654"></a><span class="lineno">13654</span>&#160;<span class="preprocessor">#define B_AX_EPHY_RX50_EN BIT(8)</span></div><div class="line"><a name="l13655"></a><span class="lineno">13655</span>&#160;<span class="preprocessor">#define B_AX_MSI_TIMEOUT_ID_V1_SH 5</span></div><div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">#define B_AX_MSI_TIMEOUT_ID_V1_MSK 0x7</span></div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define B_AX_RADDR_RD BIT(4)</span></div><div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;<span class="preprocessor">#define B_AX_ECRC_EN BIT(3)</span></div><div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;<span class="preprocessor">#define B_AX_EN_SLOW_MAC_TX BIT(2)</span></div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">#define B_AX_EN_SLOW_MAC_RX BIT(1)</span></div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define B_AX_EN_SLOW_MAC_HW BIT(0)</span></div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;</div><div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;<span class="preprocessor">#define R_AX_PCIE_DMA_STOP1 0x1010</span></div><div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;<span class="preprocessor">#define B_AX_STOP_PCIEIO BIT(20)</span></div><div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;<span class="preprocessor">#define B_AX_STOP_WPDMA BIT(19)</span></div><div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;<span class="preprocessor">#define B_AX_STOP_CH12 BIT(18)</span></div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;<span class="preprocessor">#define B_AX_STOP_CH9 BIT(17)</span></div><div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="preprocessor">#define B_AX_STOP_CH8 BIT(16)</span></div><div class="line"><a name="l13669"></a><span class="lineno">13669</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH7 BIT(15)</span></div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH6 BIT(14)</span></div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH5 BIT(13)</span></div><div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH4 BIT(12)</span></div><div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH3 BIT(11)</span></div><div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH2 BIT(10)</span></div><div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH1 BIT(9)</span></div><div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;<span class="preprocessor">#define B_AX_STOP_ACH0 BIT(8)</span></div><div class="line"><a name="l13677"></a><span class="lineno">13677</span>&#160;</div><div class="line"><a name="l13678"></a><span class="lineno">13678</span>&#160;<span class="preprocessor">#define R_AX_TXBD_RWPTR_CLR1 0x1014</span></div><div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;<span class="preprocessor">#define B_AX_CLR_CH12_IDX BIT(10)</span></div><div class="line"><a name="l13680"></a><span class="lineno">13680</span>&#160;<span class="preprocessor">#define B_AX_CLR_CH9_IDX BIT(9)</span></div><div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor">#define B_AX_CLR_CH8_IDX BIT(8)</span></div><div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH7_IDX BIT(7)</span></div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH6_IDX BIT(6)</span></div><div class="line"><a name="l13684"></a><span class="lineno">13684</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH5_IDX BIT(5)</span></div><div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH4_IDX BIT(4)</span></div><div class="line"><a name="l13686"></a><span class="lineno">13686</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH3_IDX BIT(3)</span></div><div class="line"><a name="l13687"></a><span class="lineno">13687</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH2_IDX BIT(2)</span></div><div class="line"><a name="l13688"></a><span class="lineno">13688</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH1_IDX BIT(1)</span></div><div class="line"><a name="l13689"></a><span class="lineno">13689</span>&#160;<span class="preprocessor">#define B_AX_CLR_ACH0_IDX BIT(0)</span></div><div class="line"><a name="l13690"></a><span class="lineno">13690</span>&#160;</div><div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160;<span class="preprocessor">#define R_AX_RXBD_RWPTR_CLR 0x1018</span></div><div class="line"><a name="l13692"></a><span class="lineno">13692</span>&#160;<span class="preprocessor">#define B_AX_CLR_RPQ_IDX BIT(1)</span></div><div class="line"><a name="l13693"></a><span class="lineno">13693</span>&#160;<span class="preprocessor">#define B_AX_CLR_RXQ_IDX BIT(0)</span></div><div class="line"><a name="l13694"></a><span class="lineno">13694</span>&#160;</div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;<span class="preprocessor">#define R_AX_PCIE_DMA_BUSY1 0x101C</span></div><div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="preprocessor">#define B_AX_PCIEIO_RX_BUSY BIT(22)</span></div><div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="preprocessor">#define B_AX_PCIEIO_TX_BUSY BIT(21)</span></div><div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="preprocessor">#define B_AX_PCIEIO_BUSY BIT(20)</span></div><div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="preprocessor">#define B_AX_WPDMA_BUSY BIT(19)</span></div><div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;<span class="preprocessor">#define B_AX_CH12_BUSY BIT(18)</span></div><div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define B_AX_CH9_BUSY BIT(17)</span></div><div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor">#define B_AX_CH8_BUSY BIT(16)</span></div><div class="line"><a name="l13703"></a><span class="lineno">13703</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BUSY BIT(15)</span></div><div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BUSY BIT(14)</span></div><div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BUSY BIT(13)</span></div><div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BUSY BIT(12)</span></div><div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BUSY BIT(11)</span></div><div class="line"><a name="l13708"></a><span class="lineno">13708</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BUSY BIT(10)</span></div><div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BUSY BIT(9)</span></div><div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BUSY BIT(8)</span></div><div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define B_AX_RPQ_BUSY BIT(1)</span></div><div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">#define B_AX_RXQ_BUSY BIT(0)</span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;</div><div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="preprocessor">#define R_AX_RXQ_RXBD_NUM 0x1020</span></div><div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="preprocessor">#define B_AX_RXQ_DESC_NUM_SH 0</span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor">#define B_AX_RXQ_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13717"></a><span class="lineno">13717</span>&#160;</div><div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define R_AX_RPQ_RXBD_NUM 0x1022</span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="preprocessor">#define B_AX_RPQ_DESC_NUM_SH 0</span></div><div class="line"><a name="l13720"></a><span class="lineno">13720</span>&#160;<span class="preprocessor">#define B_AX_RPQ_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13721"></a><span class="lineno">13721</span>&#160;</div><div class="line"><a name="l13722"></a><span class="lineno">13722</span>&#160;<span class="preprocessor">#define R_AX_ACH0_TXBD_NUM 0x1024</span></div><div class="line"><a name="l13723"></a><span class="lineno">13723</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH0_FLAG BIT(14)</span></div><div class="line"><a name="l13724"></a><span class="lineno">13724</span>&#160;<span class="preprocessor">#define B_AX_ACH0_DESC_NUM_SH 0</span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="preprocessor">#define B_AX_ACH0_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13726"></a><span class="lineno">13726</span>&#160;</div><div class="line"><a name="l13727"></a><span class="lineno">13727</span>&#160;<span class="preprocessor">#define R_AX_ACH1_TXBD_NUM 0x1026</span></div><div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH1_FLAG BIT(14)</span></div><div class="line"><a name="l13729"></a><span class="lineno">13729</span>&#160;<span class="preprocessor">#define B_AX_ACH1_DESC_NUM_SH 0</span></div><div class="line"><a name="l13730"></a><span class="lineno">13730</span>&#160;<span class="preprocessor">#define B_AX_ACH1_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13731"></a><span class="lineno">13731</span>&#160;</div><div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;<span class="preprocessor">#define R_AX_ACH2_TXBD_NUM 0x1028</span></div><div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH2_FLAG BIT(14)</span></div><div class="line"><a name="l13734"></a><span class="lineno">13734</span>&#160;<span class="preprocessor">#define B_AX_ACH2_DESC_NUM_SH 0</span></div><div class="line"><a name="l13735"></a><span class="lineno">13735</span>&#160;<span class="preprocessor">#define B_AX_ACH2_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13736"></a><span class="lineno">13736</span>&#160;</div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define R_AX_ACH3_TXBD_NUM 0x102A</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH3_FLAG BIT(14)</span></div><div class="line"><a name="l13739"></a><span class="lineno">13739</span>&#160;<span class="preprocessor">#define B_AX_ACH3_DESC_NUM_SH 0</span></div><div class="line"><a name="l13740"></a><span class="lineno">13740</span>&#160;<span class="preprocessor">#define B_AX_ACH3_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13741"></a><span class="lineno">13741</span>&#160;</div><div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;<span class="preprocessor">#define R_AX_ACH4_TXBD_NUM 0x102C</span></div><div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH4_FLAG BIT(14)</span></div><div class="line"><a name="l13744"></a><span class="lineno">13744</span>&#160;<span class="preprocessor">#define B_AX_ACH4_DESC_NUM_SH 0</span></div><div class="line"><a name="l13745"></a><span class="lineno">13745</span>&#160;<span class="preprocessor">#define B_AX_ACH4_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13746"></a><span class="lineno">13746</span>&#160;</div><div class="line"><a name="l13747"></a><span class="lineno">13747</span>&#160;<span class="preprocessor">#define R_AX_ACH5_TXBD_NUM 0x102E</span></div><div class="line"><a name="l13748"></a><span class="lineno">13748</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH5_FLAG BIT(14)</span></div><div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="preprocessor">#define B_AX_ACH5_DESC_NUM_SH 0</span></div><div class="line"><a name="l13750"></a><span class="lineno">13750</span>&#160;<span class="preprocessor">#define B_AX_ACH5_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;</div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;<span class="preprocessor">#define R_AX_ACH6_TXBD_NUM 0x1030</span></div><div class="line"><a name="l13753"></a><span class="lineno">13753</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH6_FLAG BIT(14)</span></div><div class="line"><a name="l13754"></a><span class="lineno">13754</span>&#160;<span class="preprocessor">#define B_AX_ACH6_DESC_NUM_SH 0</span></div><div class="line"><a name="l13755"></a><span class="lineno">13755</span>&#160;<span class="preprocessor">#define B_AX_ACH6_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13756"></a><span class="lineno">13756</span>&#160;</div><div class="line"><a name="l13757"></a><span class="lineno">13757</span>&#160;<span class="preprocessor">#define R_AX_ACH7_TXBD_NUM 0x1032</span></div><div class="line"><a name="l13758"></a><span class="lineno">13758</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACH7_FLAG BIT(14)</span></div><div class="line"><a name="l13759"></a><span class="lineno">13759</span>&#160;<span class="preprocessor">#define B_AX_ACH7_DESC_NUM_SH 0</span></div><div class="line"><a name="l13760"></a><span class="lineno">13760</span>&#160;<span class="preprocessor">#define B_AX_ACH7_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13761"></a><span class="lineno">13761</span>&#160;</div><div class="line"><a name="l13762"></a><span class="lineno">13762</span>&#160;<span class="preprocessor">#define R_AX_CH8_TXBD_NUM 0x1034</span></div><div class="line"><a name="l13763"></a><span class="lineno">13763</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CH8_FLAG BIT(14)</span></div><div class="line"><a name="l13764"></a><span class="lineno">13764</span>&#160;<span class="preprocessor">#define B_AX_CH8_DESC_NUM_SH 0</span></div><div class="line"><a name="l13765"></a><span class="lineno">13765</span>&#160;<span class="preprocessor">#define B_AX_CH8_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13766"></a><span class="lineno">13766</span>&#160;</div><div class="line"><a name="l13767"></a><span class="lineno">13767</span>&#160;<span class="preprocessor">#define R_AX_CH9_TXBD_NUM 0x1036</span></div><div class="line"><a name="l13768"></a><span class="lineno">13768</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CH9_FLAG BIT(14)</span></div><div class="line"><a name="l13769"></a><span class="lineno">13769</span>&#160;<span class="preprocessor">#define B_AX_CH9_DESC_NUM_SH 0</span></div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;<span class="preprocessor">#define B_AX_CH9_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13771"></a><span class="lineno">13771</span>&#160;</div><div class="line"><a name="l13772"></a><span class="lineno">13772</span>&#160;<span class="preprocessor">#define R_AX_CH12_TXBD_NUM 0x1038</span></div><div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CH12_FLAG BIT(14)</span></div><div class="line"><a name="l13774"></a><span class="lineno">13774</span>&#160;<span class="preprocessor">#define B_AX_CH12_DESC_NUM_SH 0</span></div><div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;<span class="preprocessor">#define B_AX_CH12_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l13776"></a><span class="lineno">13776</span>&#160;</div><div class="line"><a name="l13777"></a><span class="lineno">13777</span>&#160;<span class="preprocessor">#define R_AX_RXQ_RXBD_IDX 0x1050</span></div><div class="line"><a name="l13778"></a><span class="lineno">13778</span>&#160;<span class="preprocessor">#define B_AX_RXQ_HW_IDX_SH 16</span></div><div class="line"><a name="l13779"></a><span class="lineno">13779</span>&#160;<span class="preprocessor">#define B_AX_RXQ_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13780"></a><span class="lineno">13780</span>&#160;<span class="preprocessor">#define B_AX_RXQ_HOST_IDX_SH 0</span></div><div class="line"><a name="l13781"></a><span class="lineno">13781</span>&#160;<span class="preprocessor">#define B_AX_RXQ_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;</div><div class="line"><a name="l13783"></a><span class="lineno">13783</span>&#160;<span class="preprocessor">#define R_AX_RPQ_RXBD_IDX 0x1054</span></div><div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;<span class="preprocessor">#define B_AX_RPQ_HW_IDX_SH 16</span></div><div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="preprocessor">#define B_AX_RPQ_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="preprocessor">#define B_AX_RPQ_HOST_IDX_SH 0</span></div><div class="line"><a name="l13787"></a><span class="lineno">13787</span>&#160;<span class="preprocessor">#define B_AX_RPQ_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;</div><div class="line"><a name="l13789"></a><span class="lineno">13789</span>&#160;<span class="preprocessor">#define R_AX_ACH0_TXBD_IDX 0x1058</span></div><div class="line"><a name="l13790"></a><span class="lineno">13790</span>&#160;<span class="preprocessor">#define B_AX_ACH0_HW_IDX_SH 16</span></div><div class="line"><a name="l13791"></a><span class="lineno">13791</span>&#160;<span class="preprocessor">#define B_AX_ACH0_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13792"></a><span class="lineno">13792</span>&#160;<span class="preprocessor">#define B_AX_ACH0_HOST_IDX_SH 0</span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="preprocessor">#define B_AX_ACH0_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13794"></a><span class="lineno">13794</span>&#160;</div><div class="line"><a name="l13795"></a><span class="lineno">13795</span>&#160;<span class="preprocessor">#define R_AX_ACH1_TXBD_IDX 0x105C</span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define B_AX_ACH1_HW_IDX_SH 16</span></div><div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define B_AX_ACH1_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13798"></a><span class="lineno">13798</span>&#160;<span class="preprocessor">#define B_AX_ACH1_HOST_IDX_SH 0</span></div><div class="line"><a name="l13799"></a><span class="lineno">13799</span>&#160;<span class="preprocessor">#define B_AX_ACH1_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13800"></a><span class="lineno">13800</span>&#160;</div><div class="line"><a name="l13801"></a><span class="lineno">13801</span>&#160;<span class="preprocessor">#define R_AX_ACH2_TXBD_IDX 0x1060</span></div><div class="line"><a name="l13802"></a><span class="lineno">13802</span>&#160;<span class="preprocessor">#define B_AX_ACH2_HW_IDX_SH 16</span></div><div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;<span class="preprocessor">#define B_AX_ACH2_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160;<span class="preprocessor">#define B_AX_ACH2_HOST_IDX_SH 0</span></div><div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;<span class="preprocessor">#define B_AX_ACH2_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13806"></a><span class="lineno">13806</span>&#160;</div><div class="line"><a name="l13807"></a><span class="lineno">13807</span>&#160;<span class="preprocessor">#define R_AX_ACH3_TXBD_IDX 0x1064</span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;<span class="preprocessor">#define B_AX_ACH3_HW_IDX_SH 16</span></div><div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;<span class="preprocessor">#define B_AX_ACH3_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="preprocessor">#define B_AX_ACH3_HOST_IDX_SH 0</span></div><div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="preprocessor">#define B_AX_ACH3_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;</div><div class="line"><a name="l13813"></a><span class="lineno">13813</span>&#160;<span class="preprocessor">#define R_AX_ACH4_TXBD_IDX 0x1068</span></div><div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;<span class="preprocessor">#define B_AX_ACH4_HW_IDX_SH 16</span></div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define B_AX_ACH4_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="preprocessor">#define B_AX_ACH4_HOST_IDX_SH 0</span></div><div class="line"><a name="l13817"></a><span class="lineno">13817</span>&#160;<span class="preprocessor">#define B_AX_ACH4_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;</div><div class="line"><a name="l13819"></a><span class="lineno">13819</span>&#160;<span class="preprocessor">#define R_AX_ACH5_TXBD_IDX 0x106C</span></div><div class="line"><a name="l13820"></a><span class="lineno">13820</span>&#160;<span class="preprocessor">#define B_AX_ACH5_HW_IDX_SH 16</span></div><div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;<span class="preprocessor">#define B_AX_ACH5_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13822"></a><span class="lineno">13822</span>&#160;<span class="preprocessor">#define B_AX_ACH5_HOST_IDX_SH 0</span></div><div class="line"><a name="l13823"></a><span class="lineno">13823</span>&#160;<span class="preprocessor">#define B_AX_ACH5_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;</div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="preprocessor">#define R_AX_ACH6_TXBD_IDX 0x1070</span></div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="preprocessor">#define B_AX_ACH6_HW_IDX_SH 16</span></div><div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;<span class="preprocessor">#define B_AX_ACH6_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;<span class="preprocessor">#define B_AX_ACH6_HOST_IDX_SH 0</span></div><div class="line"><a name="l13829"></a><span class="lineno">13829</span>&#160;<span class="preprocessor">#define B_AX_ACH6_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13830"></a><span class="lineno">13830</span>&#160;</div><div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="preprocessor">#define R_AX_ACH7_TXBD_IDX 0x1074</span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define B_AX_ACH7_HW_IDX_SH 16</span></div><div class="line"><a name="l13833"></a><span class="lineno">13833</span>&#160;<span class="preprocessor">#define B_AX_ACH7_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13834"></a><span class="lineno">13834</span>&#160;<span class="preprocessor">#define B_AX_ACH7_HOST_IDX_SH 0</span></div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define B_AX_ACH7_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;</div><div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;<span class="preprocessor">#define R_AX_CH8_TXBD_IDX 0x1078</span></div><div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define B_AX_CH8_HW_IDX_SH 16</span></div><div class="line"><a name="l13839"></a><span class="lineno">13839</span>&#160;<span class="preprocessor">#define B_AX_CH8_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="preprocessor">#define B_AX_CH8_HOST_IDX_SH 0</span></div><div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define B_AX_CH8_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13842"></a><span class="lineno">13842</span>&#160;</div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;<span class="preprocessor">#define R_AX_CH9_TXBD_IDX 0x107C</span></div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define B_AX_CH9_HW_IDX_SH 16</span></div><div class="line"><a name="l13845"></a><span class="lineno">13845</span>&#160;<span class="preprocessor">#define B_AX_CH9_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13846"></a><span class="lineno">13846</span>&#160;<span class="preprocessor">#define B_AX_CH9_HOST_IDX_SH 0</span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define B_AX_CH9_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;</div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;<span class="preprocessor">#define R_AX_CH12_TXBD_IDX 0x1080</span></div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="preprocessor">#define B_AX_CH12_HW_IDX_SH 16</span></div><div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;<span class="preprocessor">#define B_AX_CH12_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;<span class="preprocessor">#define B_AX_CH12_HOST_IDX_SH 0</span></div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define B_AX_CH12_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;</div><div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;<span class="preprocessor">#define R_AX_DBI_FLAG 0x1090</span></div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="preprocessor">#define B_AX_DBI_RFLAG BIT(17)</span></div><div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;<span class="preprocessor">#define B_AX_DBI_WFLAG BIT(16)</span></div><div class="line"><a name="l13858"></a><span class="lineno">13858</span>&#160;<span class="preprocessor">#define B_AX_DBI_WREN_SH 12</span></div><div class="line"><a name="l13859"></a><span class="lineno">13859</span>&#160;<span class="preprocessor">#define B_AX_DBI_WREN_MSK 0xf</span></div><div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;<span class="preprocessor">#define B_AX_DBI_ADDR_SH 0</span></div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160;<span class="preprocessor">#define B_AX_DBI_ADDR_MSK 0xfff</span></div><div class="line"><a name="l13862"></a><span class="lineno">13862</span>&#160;</div><div class="line"><a name="l13863"></a><span class="lineno">13863</span>&#160;<span class="preprocessor">#define R_AX_DBI_WDATA  0x1094</span></div><div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="preprocessor">#define B_AX_DBI_WDATA_SH 0</span></div><div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;<span class="preprocessor">#define B_AX_DBI_WDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l13866"></a><span class="lineno">13866</span>&#160;</div><div class="line"><a name="l13867"></a><span class="lineno">13867</span>&#160;<span class="preprocessor">#define R_AX_DBI_RDATA 0x1098</span></div><div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="preprocessor">#define B_AX_DBI_RDATA_SH 0</span></div><div class="line"><a name="l13869"></a><span class="lineno">13869</span>&#160;<span class="preprocessor">#define B_AX_DBI_RDATA_MSK 0xffffffffL</span></div><div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;</div><div class="line"><a name="l13871"></a><span class="lineno">13871</span>&#160;<span class="preprocessor">#define R_AX_MDIO_CFG 0x10A0</span></div><div class="line"><a name="l13872"></a><span class="lineno">13872</span>&#160;<span class="preprocessor">#define B_AX_MDIO_PHY_ADDR_SH 12</span></div><div class="line"><a name="l13873"></a><span class="lineno">13873</span>&#160;<span class="preprocessor">#define B_AX_MDIO_PHY_ADDR_MSK 0x3</span></div><div class="line"><a name="l13874"></a><span class="lineno">13874</span>&#160;<span class="preprocessor">#define B_AX_MDIO_RFLAG BIT(9)</span></div><div class="line"><a name="l13875"></a><span class="lineno">13875</span>&#160;<span class="preprocessor">#define B_AX_MDIO_WFLAG BIT(8)</span></div><div class="line"><a name="l13876"></a><span class="lineno">13876</span>&#160;<span class="preprocessor">#define B_AX_MDIO_ADDR_SH 0</span></div><div class="line"><a name="l13877"></a><span class="lineno">13877</span>&#160;<span class="preprocessor">#define B_AX_MDIO_ADDR_MSK 0x1f</span></div><div class="line"><a name="l13878"></a><span class="lineno">13878</span>&#160;</div><div class="line"><a name="l13879"></a><span class="lineno">13879</span>&#160;<span class="preprocessor">#define R_AX_MDIO_WDATA 0x10A4</span></div><div class="line"><a name="l13880"></a><span class="lineno">13880</span>&#160;<span class="preprocessor">#define B_AX_MDIO_WDATA_SH 0</span></div><div class="line"><a name="l13881"></a><span class="lineno">13881</span>&#160;<span class="preprocessor">#define B_AX_MDIO_WDATA_MSK 0xffff</span></div><div class="line"><a name="l13882"></a><span class="lineno">13882</span>&#160;</div><div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;<span class="preprocessor">#define R_AX_MDIO_RDATA 0x10A6</span></div><div class="line"><a name="l13884"></a><span class="lineno">13884</span>&#160;<span class="preprocessor">#define B_AX_MDIO_RDATA_SH 0</span></div><div class="line"><a name="l13885"></a><span class="lineno">13885</span>&#160;<span class="preprocessor">#define B_AX_MDIO_RDATA_MSK 0xffff</span></div><div class="line"><a name="l13886"></a><span class="lineno">13886</span>&#160;</div><div class="line"><a name="l13887"></a><span class="lineno">13887</span>&#160;<span class="preprocessor">#define R_AX_PCIE_HIMR00 0x10B0</span></div><div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;<span class="preprocessor">#define B_AX_HC00ISR_IND_INT_EN BIT(27)</span></div><div class="line"><a name="l13889"></a><span class="lineno">13889</span>&#160;<span class="preprocessor">#define B_AX_HD1ISR_IND_INT_EN BIT(26)</span></div><div class="line"><a name="l13890"></a><span class="lineno">13890</span>&#160;<span class="preprocessor">#define B_AX_HD0ISR_IND_INT_EN BIT(25)</span></div><div class="line"><a name="l13891"></a><span class="lineno">13891</span>&#160;<span class="preprocessor">#define B_AX_HS0ISR_IND_INT_EN BIT(24)</span></div><div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;<span class="preprocessor">#define B_AX_RETRAIN_INT_EN BIT(21)</span></div><div class="line"><a name="l13893"></a><span class="lineno">13893</span>&#160;<span class="preprocessor">#define B_AX_RPQBD_FULL_INT_EN BIT(20)</span></div><div class="line"><a name="l13894"></a><span class="lineno">13894</span>&#160;<span class="preprocessor">#define B_AX_RDU_INT_EN BIT(19)</span></div><div class="line"><a name="l13895"></a><span class="lineno">13895</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_STUCK_INT_EN BIT(18)</span></div><div class="line"><a name="l13896"></a><span class="lineno">13896</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_STUCK_INT_EN BIT(17)</span></div><div class="line"><a name="l13897"></a><span class="lineno">13897</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HOTRST_INT_EN BIT(16)</span></div><div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;<span class="preprocessor">#define B_AX_PCIE_FLR_INT_EN BIT(15)</span></div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="preprocessor">#define B_AX_PCIE_PERST_INT_EN BIT(14)</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH12_INT_EN BIT(13)</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH9_INT_EN BIT(12)</span></div><div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH8_INT_EN BIT(11)</span></div><div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH7_INT_EN BIT(10)</span></div><div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH6_INT_EN BIT(9)</span></div><div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH5_INT_EN BIT(8)</span></div><div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH4_INT_EN BIT(7)</span></div><div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH3_INT_EN BIT(6)</span></div><div class="line"><a name="l13908"></a><span class="lineno">13908</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH2_INT_EN BIT(5)</span></div><div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH1_INT_EN BIT(4)</span></div><div class="line"><a name="l13910"></a><span class="lineno">13910</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH0_INT_EN BIT(3)</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160;<span class="preprocessor">#define B_AX_RPQDMA_INT_EN BIT(2)</span></div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160;<span class="preprocessor">#define B_AX_RXP1DMA_INT_EN BIT(1)</span></div><div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_INT_EN BIT(0)</span></div><div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160;</div><div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;<span class="preprocessor">#define R_AX_PCIE_HISR00 0x10B4</span></div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;<span class="preprocessor">#define B_AX_HC00ISR_IND_INT BIT(27)</span></div><div class="line"><a name="l13917"></a><span class="lineno">13917</span>&#160;<span class="preprocessor">#define B_AX_HD1ISR_IND_INT BIT(26)</span></div><div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160;<span class="preprocessor">#define B_AX_HD0ISR_IND_INT BIT(25)</span></div><div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160;<span class="preprocessor">#define B_AX_HS0ISR_IND_INT BIT(24)</span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;<span class="preprocessor">#define B_AX_RETRAIN_INT BIT(21)</span></div><div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;<span class="preprocessor">#define B_AX_RPQBD_FULL_INT BIT(20)</span></div><div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="preprocessor">#define B_AX_RDU_INT BIT(19)</span></div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_STUCK_INT BIT(18)</span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_STUCK_INT BIT(17)</span></div><div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HOTRST_INT BIT(16)</span></div><div class="line"><a name="l13926"></a><span class="lineno">13926</span>&#160;<span class="preprocessor">#define B_AX_PCIE_FLR_INT BIT(15)</span></div><div class="line"><a name="l13927"></a><span class="lineno">13927</span>&#160;<span class="preprocessor">#define B_AX_PCIE_PERST_INT BIT(14)</span></div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH12_INT BIT(13)</span></div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH9_INT BIT(12)</span></div><div class="line"><a name="l13930"></a><span class="lineno">13930</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH8_INT BIT(11)</span></div><div class="line"><a name="l13931"></a><span class="lineno">13931</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH7_INT BIT(10)</span></div><div class="line"><a name="l13932"></a><span class="lineno">13932</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH6_INT BIT(9)</span></div><div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH5_INT BIT(8)</span></div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH4_INT BIT(7)</span></div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH3_INT BIT(6)</span></div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH2_INT BIT(5)</span></div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH1_INT BIT(4)</span></div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ACH0_INT BIT(3)</span></div><div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;<span class="preprocessor">#define B_AX_RPQDMA_INT BIT(2)</span></div><div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;<span class="preprocessor">#define B_AX_RXP1DMA_INT BIT(1)</span></div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_INT BIT(0)</span></div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;</div><div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="preprocessor">#define R_AX_PCIE_HRPWM 0x10C0</span></div><div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HRPWM_SH 0</span></div><div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;<span class="preprocessor">#define B_AX_PCIE_HRPWM_MSK 0xffff</span></div><div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;</div><div class="line"><a name="l13947"></a><span class="lineno">13947</span>&#160;<span class="preprocessor">#define R_AX_INT_MIT_TX 0x10D0</span></div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_CH12_SEL BIT(31)</span></div><div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_CH11_SEL BIT(30)</span></div><div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_CH10_SEL BIT(29)</span></div><div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_CH9_SEL BIT(28)</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_CH8_SEL BIT(27)</span></div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH7_SEL BIT(26)</span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH6_SEL BIT(25)</span></div><div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH5_SEL BIT(24)</span></div><div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH4_SEL BIT(23)</span></div><div class="line"><a name="l13957"></a><span class="lineno">13957</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH3_SEL BIT(22)</span></div><div class="line"><a name="l13958"></a><span class="lineno">13958</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH2_SEL BIT(21)</span></div><div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH1_SEL BIT(20)</span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;<span class="preprocessor">#define B_AX_TXMIT_ACH0_SEL BIT(19)</span></div><div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160;<span class="preprocessor">#define B_AX_TXTIMER_UNIT_SH 16</span></div><div class="line"><a name="l13962"></a><span class="lineno">13962</span>&#160;<span class="preprocessor">#define B_AX_TXTIMER_UNIT_MSK 0x3</span></div><div class="line"><a name="l13963"></a><span class="lineno">13963</span>&#160;<span class="preprocessor">#define B_AX_TXCOUNTER_MATCH_SH 8</span></div><div class="line"><a name="l13964"></a><span class="lineno">13964</span>&#160;<span class="preprocessor">#define B_AX_TXCOUNTER_MATCH_MSK 0xff</span></div><div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;<span class="preprocessor">#define B_AX_TXTIMER_MATCH_SH 0</span></div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;<span class="preprocessor">#define B_AX_TXTIMER_MATCH_MSK 0xff</span></div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;</div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;<span class="preprocessor">#define R_AX_INT_MIT_RX 0x10D4</span></div><div class="line"><a name="l13969"></a><span class="lineno">13969</span>&#160;<span class="preprocessor">#define B_AX_RXMIT_RXP2_SEL BIT(19)</span></div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;<span class="preprocessor">#define B_AX_RXMIT_RXP1_SEL BIT(18)</span></div><div class="line"><a name="l13971"></a><span class="lineno">13971</span>&#160;<span class="preprocessor">#define B_AX_RXTIMER_UNIT_SH 16</span></div><div class="line"><a name="l13972"></a><span class="lineno">13972</span>&#160;<span class="preprocessor">#define B_AX_RXTIMER_UNIT_MSK 0x3</span></div><div class="line"><a name="l13973"></a><span class="lineno">13973</span>&#160;<span class="preprocessor">#define B_AX_RXCOUNTER_MATCH_SH 8</span></div><div class="line"><a name="l13974"></a><span class="lineno">13974</span>&#160;<span class="preprocessor">#define B_AX_RXCOUNTER_MATCH_MSK 0xff</span></div><div class="line"><a name="l13975"></a><span class="lineno">13975</span>&#160;<span class="preprocessor">#define B_AX_RXTIMER_MATCH_SH 0</span></div><div class="line"><a name="l13976"></a><span class="lineno">13976</span>&#160;<span class="preprocessor">#define B_AX_RXTIMER_MATCH_MSK 0xff</span></div><div class="line"><a name="l13977"></a><span class="lineno">13977</span>&#160;</div><div class="line"><a name="l13978"></a><span class="lineno">13978</span>&#160;<span class="preprocessor">#define R_AX_TXDMA_ADDR_H 0x10F0</span></div><div class="line"><a name="l13979"></a><span class="lineno">13979</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ADDR_H_SH 0</span></div><div class="line"><a name="l13980"></a><span class="lineno">13980</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ADDR_H_MSK 0xffffffffL</span></div><div class="line"><a name="l13981"></a><span class="lineno">13981</span>&#160;</div><div class="line"><a name="l13982"></a><span class="lineno">13982</span>&#160;<span class="preprocessor">#define R_AX_RXDMA_ADDR_H 0x10F4</span></div><div class="line"><a name="l13983"></a><span class="lineno">13983</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_ADDR_H_SH 0</span></div><div class="line"><a name="l13984"></a><span class="lineno">13984</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_ADDR_H_MSK 0xffffffffL</span></div><div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;</div><div class="line"><a name="l13986"></a><span class="lineno">13986</span>&#160;<span class="preprocessor">#define R_AX_PCIE_INFO 0x10F8</span></div><div class="line"><a name="l13987"></a><span class="lineno">13987</span>&#160;<span class="preprocessor">#define B_AX_HOST_GEN2_SUPPORT BIT(4)</span></div><div class="line"><a name="l13988"></a><span class="lineno">13988</span>&#160;<span class="preprocessor">#define B_AX_ACT_LINK_OFF BIT(2)</span></div><div class="line"><a name="l13989"></a><span class="lineno">13989</span>&#160;<span class="preprocessor">#define B_AX_PCIERX_IDLE BIT(1)</span></div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;<span class="preprocessor">#define B_AX_PCIETX_IDLE BIT(0)</span></div><div class="line"><a name="l13991"></a><span class="lineno">13991</span>&#160;</div><div class="line"><a name="l13992"></a><span class="lineno">13992</span>&#160;<span class="preprocessor">#define R_AX_TSFTIMER_HCI 0x10FC</span></div><div class="line"><a name="l13993"></a><span class="lineno">13993</span>&#160;<span class="preprocessor">#define B_AX_TSFT2_HCI_SH 16</span></div><div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;<span class="preprocessor">#define B_AX_TSFT2_HCI_MSK 0xffff</span></div><div class="line"><a name="l13995"></a><span class="lineno">13995</span>&#160;<span class="preprocessor">#define B_AX_TSFT1_HCI_SH 0</span></div><div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;<span class="preprocessor">#define B_AX_TSFT1_HCI_MSK 0xffff</span></div><div class="line"><a name="l13997"></a><span class="lineno">13997</span>&#160;</div><div class="line"><a name="l13998"></a><span class="lineno">13998</span>&#160;<span class="preprocessor">#define R_AX_RXQ_RXBD_DESA_L 0x1100</span></div><div class="line"><a name="l13999"></a><span class="lineno">13999</span>&#160;<span class="preprocessor">#define B_AX_RXQ_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;<span class="preprocessor">#define B_AX_RXQ_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14001"></a><span class="lineno">14001</span>&#160;</div><div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;<span class="preprocessor">#define R_AX_RXQ_RXBD_DESA_H 0x1104</span></div><div class="line"><a name="l14003"></a><span class="lineno">14003</span>&#160;<span class="preprocessor">#define B_AX_RXQ_RXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;<span class="preprocessor">#define B_AX_RXQ_RXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14005"></a><span class="lineno">14005</span>&#160;</div><div class="line"><a name="l14006"></a><span class="lineno">14006</span>&#160;<span class="preprocessor">#define R_AX_RPQ_RXBD_DESA_L 0x1108</span></div><div class="line"><a name="l14007"></a><span class="lineno">14007</span>&#160;<span class="preprocessor">#define B_AX_RPQ_RXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14008"></a><span class="lineno">14008</span>&#160;<span class="preprocessor">#define B_AX_RPQ_RXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;</div><div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;<span class="preprocessor">#define R_AX_RPQ_RXBD_DESA_H 0x110C</span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="preprocessor">#define B_AX_RPQ_RXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14012"></a><span class="lineno">14012</span>&#160;<span class="preprocessor">#define B_AX_RPQ_RXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14013"></a><span class="lineno">14013</span>&#160;</div><div class="line"><a name="l14014"></a><span class="lineno">14014</span>&#160;<span class="preprocessor">#define R_AX_ACH0_TXBD_DESA_L 0x1110</span></div><div class="line"><a name="l14015"></a><span class="lineno">14015</span>&#160;<span class="preprocessor">#define B_AX_ACH0_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;<span class="preprocessor">#define B_AX_ACH0_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;</div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="preprocessor">#define R_AX_ACH0_TXBD_DESA_H 0x1114</span></div><div class="line"><a name="l14019"></a><span class="lineno">14019</span>&#160;<span class="preprocessor">#define B_AX_ACH0_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define B_AX_ACH0_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14021"></a><span class="lineno">14021</span>&#160;</div><div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;<span class="preprocessor">#define R_AX_ACH1_TXBD_DESA_L 0x1118</span></div><div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor">#define B_AX_ACH1_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14024"></a><span class="lineno">14024</span>&#160;<span class="preprocessor">#define B_AX_ACH1_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160;</div><div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="preprocessor">#define R_AX_ACH1_TXBD_DESA_H 0x111C</span></div><div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="preprocessor">#define B_AX_ACH1_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14028"></a><span class="lineno">14028</span>&#160;<span class="preprocessor">#define B_AX_ACH1_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;</div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define R_AX_ACH2_TXBD_DESA_L 0x1120</span></div><div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="preprocessor">#define B_AX_ACH2_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160;<span class="preprocessor">#define B_AX_ACH2_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14033"></a><span class="lineno">14033</span>&#160;</div><div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="preprocessor">#define R_AX_ACH2_TXBD_DESA_H 0x1124</span></div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor">#define B_AX_ACH2_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="preprocessor">#define B_AX_ACH2_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;</div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;<span class="preprocessor">#define R_AX_ACH3_TXBD_DESA_L 0x1128</span></div><div class="line"><a name="l14039"></a><span class="lineno">14039</span>&#160;<span class="preprocessor">#define B_AX_ACH3_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define B_AX_ACH3_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;</div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;<span class="preprocessor">#define R_AX_ACH3_TXBD_DESA_H 0x112C</span></div><div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define B_AX_ACH3_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;<span class="preprocessor">#define B_AX_ACH3_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;</div><div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="preprocessor">#define R_AX_ACH4_TXBD_DESA_L 0x1130</span></div><div class="line"><a name="l14047"></a><span class="lineno">14047</span>&#160;<span class="preprocessor">#define B_AX_ACH4_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14048"></a><span class="lineno">14048</span>&#160;<span class="preprocessor">#define B_AX_ACH4_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;</div><div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160;<span class="preprocessor">#define R_AX_ACH4_TXBD_DESA_H 0x1134</span></div><div class="line"><a name="l14051"></a><span class="lineno">14051</span>&#160;<span class="preprocessor">#define B_AX_ACH4_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160;<span class="preprocessor">#define B_AX_ACH4_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14053"></a><span class="lineno">14053</span>&#160;</div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;<span class="preprocessor">#define R_AX_ACH5_TXBD_DESA_L 0x1138</span></div><div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;<span class="preprocessor">#define B_AX_ACH5_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="preprocessor">#define B_AX_ACH5_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;</div><div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160;<span class="preprocessor">#define R_AX_ACH5_TXBD_DESA_H 0x113C</span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="preprocessor">#define B_AX_ACH5_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="preprocessor">#define B_AX_ACH5_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;</div><div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;<span class="preprocessor">#define R_AX_ACH6_TXBD_DESA_L 0x1140</span></div><div class="line"><a name="l14063"></a><span class="lineno">14063</span>&#160;<span class="preprocessor">#define B_AX_ACH6_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="preprocessor">#define B_AX_ACH6_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;</div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="preprocessor">#define R_AX_ACH6_TXBD_DESA_H 0x1144</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;<span class="preprocessor">#define B_AX_ACH6_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;<span class="preprocessor">#define B_AX_ACH6_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14069"></a><span class="lineno">14069</span>&#160;</div><div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="preprocessor">#define R_AX_ACH7_TXBD_DESA_L 0x1148</span></div><div class="line"><a name="l14071"></a><span class="lineno">14071</span>&#160;<span class="preprocessor">#define B_AX_ACH7_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;<span class="preprocessor">#define B_AX_ACH7_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14073"></a><span class="lineno">14073</span>&#160;</div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="preprocessor">#define R_AX_ACH7_TXBD_DESA_H 0x114C</span></div><div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;<span class="preprocessor">#define B_AX_ACH7_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define B_AX_ACH7_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;</div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;<span class="preprocessor">#define R_AX_CH8_TXBD_DESA_L 0x1150</span></div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="preprocessor">#define B_AX_CH8_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="preprocessor">#define B_AX_CH8_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;</div><div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="preprocessor">#define R_AX_CH8_TXBD_DESA_H 0x1154</span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="preprocessor">#define B_AX_CH8_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14084"></a><span class="lineno">14084</span>&#160;<span class="preprocessor">#define B_AX_CH8_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14085"></a><span class="lineno">14085</span>&#160;</div><div class="line"><a name="l14086"></a><span class="lineno">14086</span>&#160;<span class="preprocessor">#define R_AX_CH9_TXBD_DESA_L 0x1158</span></div><div class="line"><a name="l14087"></a><span class="lineno">14087</span>&#160;<span class="preprocessor">#define B_AX_CH9_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160;<span class="preprocessor">#define B_AX_CH9_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;</div><div class="line"><a name="l14090"></a><span class="lineno">14090</span>&#160;<span class="preprocessor">#define R_AX_CH9_TXBD_DESA_H 0x115C</span></div><div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;<span class="preprocessor">#define B_AX_CH9_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;<span class="preprocessor">#define B_AX_CH9_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160;</div><div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;<span class="preprocessor">#define R_AX_CH12_TXBD_DESA_L 0x1160</span></div><div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;<span class="preprocessor">#define B_AX_CH12_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;<span class="preprocessor">#define B_AX_CH12_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;</div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="preprocessor">#define R_AX_CH12_TXBD_DESA_H 0x1164</span></div><div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="preprocessor">#define B_AX_CH12_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;<span class="preprocessor">#define B_AX_CH12_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14101"></a><span class="lineno">14101</span>&#160;</div><div class="line"><a name="l14102"></a><span class="lineno">14102</span>&#160;<span class="preprocessor">#define R_AX_PCIE_DBG_CTRL 0x11C0</span></div><div class="line"><a name="l14103"></a><span class="lineno">14103</span>&#160;<span class="preprocessor">#define B_AX_DBG_DUMMY_SH 16</span></div><div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;<span class="preprocessor">#define B_AX_DBG_DUMMY_MSK 0xff</span></div><div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL_SH 13</span></div><div class="line"><a name="l14106"></a><span class="lineno">14106</span>&#160;<span class="preprocessor">#define B_AX_DBG_SEL_MSK 0x7</span></div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;<span class="preprocessor">#define B_AX_PCIE_DBG_SEL BIT(12)</span></div><div class="line"><a name="l14108"></a><span class="lineno">14108</span>&#160;<span class="preprocessor">#define B_AX_MRD_TIMEOUT_EN BIT(10)</span></div><div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;<span class="preprocessor">#define B_AX_ASFF_FULL_NO_STK BIT(1)</span></div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160;<span class="preprocessor">#define B_AX_EN_STUCK_DBG BIT(0)</span></div><div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;</div><div class="line"><a name="l14112"></a><span class="lineno">14112</span>&#160;<span class="preprocessor">#define R_AX_DBG_ERR_FLAG 0x11C4</span></div><div class="line"><a name="l14113"></a><span class="lineno">14113</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RPQ_FULL BIT(29)</span></div><div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RXQ_FULL BIT(28)</span></div><div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;<span class="preprocessor">#define B_AX_CPL_STATUS_SH 25</span></div><div class="line"><a name="l14116"></a><span class="lineno">14116</span>&#160;<span class="preprocessor">#define B_AX_CPL_STATUS_MSK 0x7</span></div><div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="preprocessor">#define B_AX_RX_STUCK BIT(22)</span></div><div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;<span class="preprocessor">#define B_AX_TX_STUCK BIT(21)</span></div><div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160;<span class="preprocessor">#define B_AX_PCIEDBG_TXERR0 BIT(16)</span></div><div class="line"><a name="l14120"></a><span class="lineno">14120</span>&#160;<span class="preprocessor">#define B_AX_PCIE_RXP1_ERR0 BIT(4)</span></div><div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160;<span class="preprocessor">#define B_AX_PCIE_TXBD_LEN0 BIT(1)</span></div><div class="line"><a name="l14122"></a><span class="lineno">14122</span>&#160;<span class="preprocessor">#define B_AX_PCIE_TXBD_4KBOUD_LENERR BIT(0)</span></div><div class="line"><a name="l14123"></a><span class="lineno">14123</span>&#160;</div><div class="line"><a name="l14124"></a><span class="lineno">14124</span>&#160;<span class="preprocessor">#define R_AX_PCIE_LPWR_DBG 0x11C8</span></div><div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_CFG_SPC BIT(10)</span></div><div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_MAC_REG BIT(9)</span></div><div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_HISR BIT(8)</span></div><div class="line"><a name="l14128"></a><span class="lineno">14128</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_RX BIT(7)</span></div><div class="line"><a name="l14129"></a><span class="lineno">14129</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_TX BIT(6)</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_HDP_RX BIT(5)</span></div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_LTR BIT(4)</span></div><div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_FORC_L0 BIT(3)</span></div><div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_WD_EMPY BIT(2)</span></div><div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_TXFLAG1 BIT(1)</span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">#define B_AX_PCIE_L1_COND_TXFLAG0 BIT(0)</span></div><div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160;</div><div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160;<span class="preprocessor">#define R_AX_STC_INT_CS 0x11D0</span></div><div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_EN BIT(31)</span></div><div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_FLAG_SH 16</span></div><div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_FLAG_MSK 0xff</span></div><div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_IDX_SH 8</span></div><div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_IDX_MSK 0x7</span></div><div class="line"><a name="l14143"></a><span class="lineno">14143</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_REALTIME_CS_SH 0</span></div><div class="line"><a name="l14144"></a><span class="lineno">14144</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_REALTIME_CS_MSK 0x3f</span></div><div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160;</div><div class="line"><a name="l14146"></a><span class="lineno">14146</span>&#160;<span class="preprocessor">#define R_AX_ST_INT_CFG 0x11D4</span></div><div class="line"><a name="l14147"></a><span class="lineno">14147</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_GRP_EN BIT(31)</span></div><div class="line"><a name="l14148"></a><span class="lineno">14148</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_EXPECT_LS_SH 8</span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_EXPECT_LS_MSK 0x3f</span></div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_EXPECT_CS_SH 0</span></div><div class="line"><a name="l14151"></a><span class="lineno">14151</span>&#160;<span class="preprocessor">#define B_AX_STC_INT_EXPECT_CS_MSK 0x3f</span></div><div class="line"><a name="l14152"></a><span class="lineno">14152</span>&#160;</div><div class="line"><a name="l14153"></a><span class="lineno">14153</span>&#160;<span class="preprocessor">#define R_AX_LBC_WATCHDOG 0x11D8</span></div><div class="line"><a name="l14154"></a><span class="lineno">14154</span>&#160;<span class="preprocessor">#define B_AX_LBC_ADDR_SH 10</span></div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;<span class="preprocessor">#define B_AX_LBC_ADDR_MSK 0x3ffff</span></div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="preprocessor">#define B_AX_LBC_TIMER_SH 4</span></div><div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="preprocessor">#define B_AX_LBC_TIMER_MSK 0xf</span></div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="preprocessor">#define B_AX_LBC_FLAG BIT(1)</span></div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;<span class="preprocessor">#define B_AX_LBC_EN BIT(0)</span></div><div class="line"><a name="l14160"></a><span class="lineno">14160</span>&#160;</div><div class="line"><a name="l14161"></a><span class="lineno">14161</span>&#160;<span class="preprocessor">#define R_AX_DEBUG_STATE1 0x11E0</span></div><div class="line"><a name="l14162"></a><span class="lineno">14162</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE1_SH 0</span></div><div class="line"><a name="l14163"></a><span class="lineno">14163</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE1_MSK 0xffffffffL</span></div><div class="line"><a name="l14164"></a><span class="lineno">14164</span>&#160;</div><div class="line"><a name="l14165"></a><span class="lineno">14165</span>&#160;<span class="preprocessor">#define R_AX_DEBUG_STATE2 0x11E4</span></div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE2_SH 0</span></div><div class="line"><a name="l14167"></a><span class="lineno">14167</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE2_MSK 0xffffffffL</span></div><div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;</div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;<span class="preprocessor">#define R_AX_DEBUG_STATE3 0x11E8</span></div><div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE3_SH 0</span></div><div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_STATE3_MSK 0xffffffffL</span></div><div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;</div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;<span class="preprocessor">#define R_AX_ACH0_BDRAM_CTRL 0x1200</span></div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;</div><div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="preprocessor">#define R_AX_ACH1_BDRAM_CTRL 0x1204</span></div><div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14185"></a><span class="lineno">14185</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14186"></a><span class="lineno">14186</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14187"></a><span class="lineno">14187</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14188"></a><span class="lineno">14188</span>&#160;</div><div class="line"><a name="l14189"></a><span class="lineno">14189</span>&#160;<span class="preprocessor">#define R_AX_ACH2_BDRAM_CTRL 0x1208</span></div><div class="line"><a name="l14190"></a><span class="lineno">14190</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14192"></a><span class="lineno">14192</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14193"></a><span class="lineno">14193</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14194"></a><span class="lineno">14194</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14195"></a><span class="lineno">14195</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14196"></a><span class="lineno">14196</span>&#160;</div><div class="line"><a name="l14197"></a><span class="lineno">14197</span>&#160;<span class="preprocessor">#define R_AX_ACH3_BDRAM_CTRL 0x120C</span></div><div class="line"><a name="l14198"></a><span class="lineno">14198</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14199"></a><span class="lineno">14199</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14200"></a><span class="lineno">14200</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14201"></a><span class="lineno">14201</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14202"></a><span class="lineno">14202</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14203"></a><span class="lineno">14203</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160;</div><div class="line"><a name="l14205"></a><span class="lineno">14205</span>&#160;<span class="preprocessor">#define R_AX_ACH4_BDRAM_CTRL 0x1210</span></div><div class="line"><a name="l14206"></a><span class="lineno">14206</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14207"></a><span class="lineno">14207</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14210"></a><span class="lineno">14210</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;</div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;<span class="preprocessor">#define R_AX_ACH5_BDRAM_CTRL 0x1214</span></div><div class="line"><a name="l14214"></a><span class="lineno">14214</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14215"></a><span class="lineno">14215</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14216"></a><span class="lineno">14216</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14217"></a><span class="lineno">14217</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14218"></a><span class="lineno">14218</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14220"></a><span class="lineno">14220</span>&#160;</div><div class="line"><a name="l14221"></a><span class="lineno">14221</span>&#160;<span class="preprocessor">#define R_AX_ACH6_BDRAM_CTRL 0x1218</span></div><div class="line"><a name="l14222"></a><span class="lineno">14222</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14223"></a><span class="lineno">14223</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14224"></a><span class="lineno">14224</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14225"></a><span class="lineno">14225</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14226"></a><span class="lineno">14226</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14227"></a><span class="lineno">14227</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14228"></a><span class="lineno">14228</span>&#160;</div><div class="line"><a name="l14229"></a><span class="lineno">14229</span>&#160;<span class="preprocessor">#define R_AX_ACH7_BDRAM_CTRL 0x121C</span></div><div class="line"><a name="l14230"></a><span class="lineno">14230</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14231"></a><span class="lineno">14231</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14232"></a><span class="lineno">14232</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14233"></a><span class="lineno">14233</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14234"></a><span class="lineno">14234</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14235"></a><span class="lineno">14235</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14236"></a><span class="lineno">14236</span>&#160;</div><div class="line"><a name="l14237"></a><span class="lineno">14237</span>&#160;<span class="preprocessor">#define R_AX_CH8_BDRAM_CTRL 0x1220</span></div><div class="line"><a name="l14238"></a><span class="lineno">14238</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14239"></a><span class="lineno">14239</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14240"></a><span class="lineno">14240</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14241"></a><span class="lineno">14241</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14242"></a><span class="lineno">14242</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14243"></a><span class="lineno">14243</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14244"></a><span class="lineno">14244</span>&#160;</div><div class="line"><a name="l14245"></a><span class="lineno">14245</span>&#160;<span class="preprocessor">#define R_AX_CH9_BDRAM_CTRL 0x1224</span></div><div class="line"><a name="l14246"></a><span class="lineno">14246</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14248"></a><span class="lineno">14248</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14249"></a><span class="lineno">14249</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14251"></a><span class="lineno">14251</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14252"></a><span class="lineno">14252</span>&#160;</div><div class="line"><a name="l14253"></a><span class="lineno">14253</span>&#160;<span class="preprocessor">#define R_AX_CH12_BDRAM_CTRL 0x1228</span></div><div class="line"><a name="l14254"></a><span class="lineno">14254</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14255"></a><span class="lineno">14255</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14256"></a><span class="lineno">14256</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14257"></a><span class="lineno">14257</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14259"></a><span class="lineno">14259</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14260"></a><span class="lineno">14260</span>&#160;</div><div class="line"><a name="l14261"></a><span class="lineno">14261</span>&#160;<span class="preprocessor">#define R_AX_ACH0_BDRAM_RWPTR 0x1230</span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14263"></a><span class="lineno">14263</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14264"></a><span class="lineno">14264</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14265"></a><span class="lineno">14265</span>&#160;<span class="preprocessor">#define B_AX_ACH0_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;</div><div class="line"><a name="l14267"></a><span class="lineno">14267</span>&#160;<span class="preprocessor">#define R_AX_ACH1_BDRAM_RWPTR 0x1232</span></div><div class="line"><a name="l14268"></a><span class="lineno">14268</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14269"></a><span class="lineno">14269</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14270"></a><span class="lineno">14270</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14271"></a><span class="lineno">14271</span>&#160;<span class="preprocessor">#define B_AX_ACH1_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14272"></a><span class="lineno">14272</span>&#160;</div><div class="line"><a name="l14273"></a><span class="lineno">14273</span>&#160;<span class="preprocessor">#define R_AX_ACH2_BDRAM_RWPTR 0x1234</span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14275"></a><span class="lineno">14275</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14276"></a><span class="lineno">14276</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14277"></a><span class="lineno">14277</span>&#160;<span class="preprocessor">#define B_AX_ACH2_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;</div><div class="line"><a name="l14279"></a><span class="lineno">14279</span>&#160;<span class="preprocessor">#define R_AX_ACH3_BDRAM_RWPTR 0x1236</span></div><div class="line"><a name="l14280"></a><span class="lineno">14280</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14281"></a><span class="lineno">14281</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14283"></a><span class="lineno">14283</span>&#160;<span class="preprocessor">#define B_AX_ACH3_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14284"></a><span class="lineno">14284</span>&#160;</div><div class="line"><a name="l14285"></a><span class="lineno">14285</span>&#160;<span class="preprocessor">#define R_AX_ACH4_BDRAM_RWPTR 0x1238</span></div><div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14287"></a><span class="lineno">14287</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14288"></a><span class="lineno">14288</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14289"></a><span class="lineno">14289</span>&#160;<span class="preprocessor">#define B_AX_ACH4_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160;</div><div class="line"><a name="l14291"></a><span class="lineno">14291</span>&#160;<span class="preprocessor">#define R_AX_ACH5_BDRAM_RWPTR 0x123A</span></div><div class="line"><a name="l14292"></a><span class="lineno">14292</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14293"></a><span class="lineno">14293</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;<span class="preprocessor">#define B_AX_ACH5_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;</div><div class="line"><a name="l14297"></a><span class="lineno">14297</span>&#160;<span class="preprocessor">#define R_AX_ACH6_BDRAM_RWPTR 0x123C</span></div><div class="line"><a name="l14298"></a><span class="lineno">14298</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14299"></a><span class="lineno">14299</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14300"></a><span class="lineno">14300</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="preprocessor">#define B_AX_ACH6_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;</div><div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;<span class="preprocessor">#define R_AX_ACH7_BDRAM_RWPTR 0x123E</span></div><div class="line"><a name="l14304"></a><span class="lineno">14304</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14305"></a><span class="lineno">14305</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14306"></a><span class="lineno">14306</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14307"></a><span class="lineno">14307</span>&#160;<span class="preprocessor">#define B_AX_ACH7_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14308"></a><span class="lineno">14308</span>&#160;</div><div class="line"><a name="l14309"></a><span class="lineno">14309</span>&#160;<span class="preprocessor">#define R_AX_CH8_BDRAM_RWPTR 0x1240</span></div><div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14312"></a><span class="lineno">14312</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14313"></a><span class="lineno">14313</span>&#160;<span class="preprocessor">#define B_AX_CH8_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14314"></a><span class="lineno">14314</span>&#160;</div><div class="line"><a name="l14315"></a><span class="lineno">14315</span>&#160;<span class="preprocessor">#define R_AX_CH9_BDRAM_RWPTR 0x1242</span></div><div class="line"><a name="l14316"></a><span class="lineno">14316</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14317"></a><span class="lineno">14317</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14318"></a><span class="lineno">14318</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14319"></a><span class="lineno">14319</span>&#160;<span class="preprocessor">#define B_AX_CH9_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14320"></a><span class="lineno">14320</span>&#160;</div><div class="line"><a name="l14321"></a><span class="lineno">14321</span>&#160;<span class="preprocessor">#define R_AX_CH12_BDRAM_RWPTR 0x1244</span></div><div class="line"><a name="l14322"></a><span class="lineno">14322</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14323"></a><span class="lineno">14323</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14325"></a><span class="lineno">14325</span>&#160;<span class="preprocessor">#define B_AX_CH12_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14326"></a><span class="lineno">14326</span>&#160;</div><div class="line"><a name="l14327"></a><span class="lineno">14327</span>&#160;<span class="preprocessor">#define R_AX_PCIE_DMA_STOP2 0x1310</span></div><div class="line"><a name="l14328"></a><span class="lineno">14328</span>&#160;<span class="preprocessor">#define B_AX_STOP_CH11 BIT(1)</span></div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160;<span class="preprocessor">#define B_AX_STOP_CH10 BIT(0)</span></div><div class="line"><a name="l14330"></a><span class="lineno">14330</span>&#160;</div><div class="line"><a name="l14331"></a><span class="lineno">14331</span>&#160;<span class="preprocessor">#define R_AX_TXBD_RWPTR_CLR2 0x1314</span></div><div class="line"><a name="l14332"></a><span class="lineno">14332</span>&#160;<span class="preprocessor">#define B_AX_CLR_CH11_IDX BIT(1)</span></div><div class="line"><a name="l14333"></a><span class="lineno">14333</span>&#160;<span class="preprocessor">#define B_AX_CLR_CH10_IDX BIT(0)</span></div><div class="line"><a name="l14334"></a><span class="lineno">14334</span>&#160;</div><div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="preprocessor">#define R_AX_PCIE_DMA_BUSY2 0x131C</span></div><div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;<span class="preprocessor">#define B_AX_CH11_BUSY BIT(1)</span></div><div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="preprocessor">#define B_AX_CH10_BUSY BIT(0)</span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;</div><div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="preprocessor">#define R_AX_CH10_BDRAM_CTRL 0x1320</span></div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14342"></a><span class="lineno">14342</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14343"></a><span class="lineno">14343</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14345"></a><span class="lineno">14345</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14346"></a><span class="lineno">14346</span>&#160;</div><div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor">#define R_AX_CH11_BDRAM_CTRL 0x1324</span></div><div class="line"><a name="l14348"></a><span class="lineno">14348</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_MIN_SH 16</span></div><div class="line"><a name="l14349"></a><span class="lineno">14349</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_MIN_MSK 0xff</span></div><div class="line"><a name="l14350"></a><span class="lineno">14350</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_MAX_SH 8</span></div><div class="line"><a name="l14351"></a><span class="lineno">14351</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_MAX_MSK 0xff</span></div><div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_SIDX_SH 0</span></div><div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_SIDX_MSK 0xff</span></div><div class="line"><a name="l14354"></a><span class="lineno">14354</span>&#160;</div><div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="preprocessor">#define R_AX_CH10_BDRAM_RWPTR 0x1340</span></div><div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14358"></a><span class="lineno">14358</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14359"></a><span class="lineno">14359</span>&#160;<span class="preprocessor">#define B_AX_CH10_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14360"></a><span class="lineno">14360</span>&#160;</div><div class="line"><a name="l14361"></a><span class="lineno">14361</span>&#160;<span class="preprocessor">#define R_AX_CH11_BDRAM_RWPTR 0x1342</span></div><div class="line"><a name="l14362"></a><span class="lineno">14362</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_WPTR_SH 8</span></div><div class="line"><a name="l14363"></a><span class="lineno">14363</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_WPTR_MSK 0xff</span></div><div class="line"><a name="l14364"></a><span class="lineno">14364</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_RPTR_SH 0</span></div><div class="line"><a name="l14365"></a><span class="lineno">14365</span>&#160;<span class="preprocessor">#define B_AX_CH11_BDRAM_RPTR_MSK 0xff</span></div><div class="line"><a name="l14366"></a><span class="lineno">14366</span>&#160;</div><div class="line"><a name="l14367"></a><span class="lineno">14367</span>&#160;<span class="preprocessor">#define R_AX_CH10_TXBD_NUM 0x1338</span></div><div class="line"><a name="l14368"></a><span class="lineno">14368</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CH10_FLAG BIT(14)</span></div><div class="line"><a name="l14369"></a><span class="lineno">14369</span>&#160;<span class="preprocessor">#define B_AX_CH10_DESC_NUM_SH 0</span></div><div class="line"><a name="l14370"></a><span class="lineno">14370</span>&#160;<span class="preprocessor">#define B_AX_CH10_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l14371"></a><span class="lineno">14371</span>&#160;</div><div class="line"><a name="l14372"></a><span class="lineno">14372</span>&#160;<span class="preprocessor">#define R_AX_CH11_TXBD_NUM 0x133A</span></div><div class="line"><a name="l14373"></a><span class="lineno">14373</span>&#160;<span class="preprocessor">#define B_AX_PCIE_CH11_FLAG BIT(14)</span></div><div class="line"><a name="l14374"></a><span class="lineno">14374</span>&#160;<span class="preprocessor">#define B_AX_CH11_DESC_NUM_SH 0</span></div><div class="line"><a name="l14375"></a><span class="lineno">14375</span>&#160;<span class="preprocessor">#define B_AX_CH11_DESC_NUM_MSK 0xfff</span></div><div class="line"><a name="l14376"></a><span class="lineno">14376</span>&#160;</div><div class="line"><a name="l14377"></a><span class="lineno">14377</span>&#160;<span class="preprocessor">#define R_AX_CH10_TXBD_DESA_L 0x1358</span></div><div class="line"><a name="l14378"></a><span class="lineno">14378</span>&#160;<span class="preprocessor">#define B_AX_CH10_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14379"></a><span class="lineno">14379</span>&#160;<span class="preprocessor">#define B_AX_CH10_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14380"></a><span class="lineno">14380</span>&#160;</div><div class="line"><a name="l14381"></a><span class="lineno">14381</span>&#160;<span class="preprocessor">#define R_AX_CH10_TXBD_DESA_H 0x135C</span></div><div class="line"><a name="l14382"></a><span class="lineno">14382</span>&#160;<span class="preprocessor">#define B_AX_CH10_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14383"></a><span class="lineno">14383</span>&#160;<span class="preprocessor">#define B_AX_CH10_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14384"></a><span class="lineno">14384</span>&#160;</div><div class="line"><a name="l14385"></a><span class="lineno">14385</span>&#160;<span class="preprocessor">#define R_AX_CH11_TXBD_DESA_L 0x1360</span></div><div class="line"><a name="l14386"></a><span class="lineno">14386</span>&#160;<span class="preprocessor">#define B_AX_CH11_TXBD_DESA_L_SH 0</span></div><div class="line"><a name="l14387"></a><span class="lineno">14387</span>&#160;<span class="preprocessor">#define B_AX_CH11_TXBD_DESA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14388"></a><span class="lineno">14388</span>&#160;</div><div class="line"><a name="l14389"></a><span class="lineno">14389</span>&#160;<span class="preprocessor">#define R_AX_CH11_TXBD_DESA_H 0x1364</span></div><div class="line"><a name="l14390"></a><span class="lineno">14390</span>&#160;<span class="preprocessor">#define B_AX_CH11_TXBD_DESA_H_SH 0</span></div><div class="line"><a name="l14391"></a><span class="lineno">14391</span>&#160;<span class="preprocessor">#define B_AX_CH11_TXBD_DESA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l14392"></a><span class="lineno">14392</span>&#160;</div><div class="line"><a name="l14393"></a><span class="lineno">14393</span>&#160;<span class="preprocessor">#define R_AX_CH10_TXBD_IDX 0x137C</span></div><div class="line"><a name="l14394"></a><span class="lineno">14394</span>&#160;<span class="preprocessor">#define B_AX_CH10_HW_IDX_SH 16</span></div><div class="line"><a name="l14395"></a><span class="lineno">14395</span>&#160;<span class="preprocessor">#define B_AX_CH10_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l14396"></a><span class="lineno">14396</span>&#160;<span class="preprocessor">#define B_AX_CH10_HOST_IDX_SH 0</span></div><div class="line"><a name="l14397"></a><span class="lineno">14397</span>&#160;<span class="preprocessor">#define B_AX_CH10_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l14398"></a><span class="lineno">14398</span>&#160;</div><div class="line"><a name="l14399"></a><span class="lineno">14399</span>&#160;<span class="preprocessor">#define R_AX_CH11_TXBD_IDX 0x1380</span></div><div class="line"><a name="l14400"></a><span class="lineno">14400</span>&#160;<span class="preprocessor">#define B_AX_CH11_HW_IDX_SH 16</span></div><div class="line"><a name="l14401"></a><span class="lineno">14401</span>&#160;<span class="preprocessor">#define B_AX_CH11_HW_IDX_MSK 0xfff</span></div><div class="line"><a name="l14402"></a><span class="lineno">14402</span>&#160;<span class="preprocessor">#define B_AX_CH11_HOST_IDX_SH 0</span></div><div class="line"><a name="l14403"></a><span class="lineno">14403</span>&#160;<span class="preprocessor">#define B_AX_CH11_HOST_IDX_MSK 0xfff</span></div><div class="line"><a name="l14404"></a><span class="lineno">14404</span>&#160;</div><div class="line"><a name="l14405"></a><span class="lineno">14405</span>&#160;<span class="preprocessor">#define R_AX_PCIE_HIMR10 0x13B0</span></div><div class="line"><a name="l14406"></a><span class="lineno">14406</span>&#160;<span class="preprocessor">#define B_AX_HC10ISR_IND_INT_EN BIT(28)</span></div><div class="line"><a name="l14407"></a><span class="lineno">14407</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH11_INT_EN BIT(12)</span></div><div class="line"><a name="l14408"></a><span class="lineno">14408</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH10_INT_EN BIT(11)</span></div><div class="line"><a name="l14409"></a><span class="lineno">14409</span>&#160;</div><div class="line"><a name="l14410"></a><span class="lineno">14410</span>&#160;<span class="preprocessor">#define R_AX_PCIE_HISR10 0x13B4</span></div><div class="line"><a name="l14411"></a><span class="lineno">14411</span>&#160;<span class="preprocessor">#define B_AX_HC10ISR_IND_INT BIT(28)</span></div><div class="line"><a name="l14412"></a><span class="lineno">14412</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH11_INT BIT(12)</span></div><div class="line"><a name="l14413"></a><span class="lineno">14413</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_CH10_INT BIT(11)</span></div><div class="line"><a name="l14414"></a><span class="lineno">14414</span>&#160;</div><div class="line"><a name="l14415"></a><span class="lineno">14415</span>&#160;<span class="preprocessor">#define R_AX_PCIE_EXP_CTRL 0x13F0</span></div><div class="line"><a name="l14416"></a><span class="lineno">14416</span>&#160;<span class="preprocessor">#define B_AX_MAX_TAG_NUM_SH 16</span></div><div class="line"><a name="l14417"></a><span class="lineno">14417</span>&#160;<span class="preprocessor">#define B_AX_MAX_TAG_NUM_MSK 0x7</span></div><div class="line"><a name="l14418"></a><span class="lineno">14418</span>&#160;<span class="preprocessor">#define B_AX_RET_STICKY_RST_N_KEEP_REG_PERST BIT(14)</span></div><div class="line"><a name="l14419"></a><span class="lineno">14419</span>&#160;<span class="preprocessor">#define B_AX_RET_NON_STICKY_RST_N_KEEP_REG_PERST BIT(13)</span></div><div class="line"><a name="l14420"></a><span class="lineno">14420</span>&#160;<span class="preprocessor">#define B_AX_RET_NON_STICKY_RST_N_KEEP_REG_LINKRST BIT(12)</span></div><div class="line"><a name="l14421"></a><span class="lineno">14421</span>&#160;<span class="preprocessor">#define B_AX_EN_LAT_PHYSTATUS BIT(11)</span></div><div class="line"><a name="l14422"></a><span class="lineno">14422</span>&#160;<span class="preprocessor">#define B_AX_EN_OLD_WAKE_MODE BIT(10)</span></div><div class="line"><a name="l14423"></a><span class="lineno">14423</span>&#160;<span class="preprocessor">#define B_AX_EN_TIMEOUT_T_PCLKACK BIT(9)</span></div><div class="line"><a name="l14424"></a><span class="lineno">14424</span>&#160;<span class="preprocessor">#define B_AX_EN_DIS_IO_MEM_EN BIT(8)</span></div><div class="line"><a name="l14425"></a><span class="lineno">14425</span>&#160;<span class="preprocessor">#define B_AX_FORCE_REG_CLK_EN BIT(5)</span></div><div class="line"><a name="l14426"></a><span class="lineno">14426</span>&#160;<span class="preprocessor">#define B_AX_SIC_EN_FORCE_CLKREQ BIT(4)</span></div><div class="line"><a name="l14427"></a><span class="lineno">14427</span>&#160;<span class="preprocessor">#define B_AX_DIS_L1_2_SUS BIT(3)</span></div><div class="line"><a name="l14428"></a><span class="lineno">14428</span>&#160;<span class="preprocessor">#define B_AX_IB_EN_FORCE BIT(2)</span></div><div class="line"><a name="l14429"></a><span class="lineno">14429</span>&#160;<span class="preprocessor">#define B_AX_PCIE_ACTIVE_FORCE BIT(1)</span></div><div class="line"><a name="l14430"></a><span class="lineno">14430</span>&#160;</div><div class="line"><a name="l14431"></a><span class="lineno">14431</span>&#160;<span class="preprocessor">#define R_AX_PCIE_RX_PREF_ADV 0x13F4</span></div><div class="line"><a name="l14432"></a><span class="lineno">14432</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_PREF_ADV_TH_SH 1</span></div><div class="line"><a name="l14433"></a><span class="lineno">14433</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_PREF_ADV_TH_MSK 0x3</span></div><div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_PREF_ADV_EN BIT(0)</span></div><div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;</div><div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;<span class="comment">// WL_AX_Reg_Page_SDIO.xls</span></div><div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14439"></a><span class="lineno">14439</span>&#160;</div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14441"></a><span class="lineno">14441</span>&#160;<span class="comment">// SDIO_Local_Reg_Spec</span></div><div class="line"><a name="l14442"></a><span class="lineno">14442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14443"></a><span class="lineno">14443</span>&#160;</div><div class="line"><a name="l14444"></a><span class="lineno">14444</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TX_CTRL 0x1000</span></div><div class="line"><a name="l14445"></a><span class="lineno">14445</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT_TIMEOUT_SH 16</span></div><div class="line"><a name="l14446"></a><span class="lineno">14446</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT_TIMEOUT_MSK 0xffff</span></div><div class="line"><a name="l14447"></a><span class="lineno">14447</span>&#160;<span class="preprocessor">#define B_AX_IO_ERR_STATUS BIT(15)</span></div><div class="line"><a name="l14448"></a><span class="lineno">14448</span>&#160;<span class="preprocessor">#define B_AX_CMD53_W_MIX BIT(14)</span></div><div class="line"><a name="l14449"></a><span class="lineno">14449</span>&#160;<span class="preprocessor">#define B_AX_CMD53_TX_FORMAT BIT(13)</span></div><div class="line"><a name="l14450"></a><span class="lineno">14450</span>&#160;<span class="preprocessor">#define B_AX_CMD53_R_TIMEOUT_MASK BIT(12)</span></div><div class="line"><a name="l14451"></a><span class="lineno">14451</span>&#160;<span class="preprocessor">#define B_AX_CMD53_R_TIMEOUT_UNIT_SH 10</span></div><div class="line"><a name="l14452"></a><span class="lineno">14452</span>&#160;<span class="preprocessor">#define B_AX_CMD53_R_TIMEOUT_UNIT_MSK 0x3</span></div><div class="line"><a name="l14453"></a><span class="lineno">14453</span>&#160;<span class="preprocessor">#define B_AX_REPLY_ERRCRC_IN_DATA BIT(9)</span></div><div class="line"><a name="l14454"></a><span class="lineno">14454</span>&#160;<span class="preprocessor">#define B_AX_EN_CMD53_OVERLAP BIT(8)</span></div><div class="line"><a name="l14455"></a><span class="lineno">14455</span>&#160;<span class="preprocessor">#define B_AX_REPLY_ERR_IN_R5 BIT(7)</span></div><div class="line"><a name="l14456"></a><span class="lineno">14456</span>&#160;<span class="preprocessor">#define B_AX_R18A_EN BIT(6)</span></div><div class="line"><a name="l14457"></a><span class="lineno">14457</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_FORCE_VLD BIT(5)</span></div><div class="line"><a name="l14458"></a><span class="lineno">14458</span>&#160;<span class="preprocessor">#define B_AX_INIT_CMD_EN BIT(4)</span></div><div class="line"><a name="l14459"></a><span class="lineno">14459</span>&#160;<span class="preprocessor">#define B_AX_RXINT_READ_MASK_DIS BIT(3)</span></div><div class="line"><a name="l14460"></a><span class="lineno">14460</span>&#160;<span class="preprocessor">#define B_AX_EN_RXDMA_MASK_INT BIT(2)</span></div><div class="line"><a name="l14461"></a><span class="lineno">14461</span>&#160;<span class="preprocessor">#define B_AX_EN_MASK_TIMER BIT(1)</span></div><div class="line"><a name="l14462"></a><span class="lineno">14462</span>&#160;<span class="preprocessor">#define B_AX_CMD_ERR_STOP_INT_EN BIT(0)</span></div><div class="line"><a name="l14463"></a><span class="lineno">14463</span>&#160;</div><div class="line"><a name="l14464"></a><span class="lineno">14464</span>&#160;<span class="preprocessor">#define R_AX_SDIO_CTRL 0x1004</span></div><div class="line"><a name="l14465"></a><span class="lineno">14465</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_D_SH 28</span></div><div class="line"><a name="l14466"></a><span class="lineno">14466</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_D_MSK 0xf</span></div><div class="line"><a name="l14467"></a><span class="lineno">14467</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_C_SH 24</span></div><div class="line"><a name="l14468"></a><span class="lineno">14468</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_C_MSK 0xf</span></div><div class="line"><a name="l14469"></a><span class="lineno">14469</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_B_SH 20</span></div><div class="line"><a name="l14470"></a><span class="lineno">14470</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_B_MSK 0xf</span></div><div class="line"><a name="l14471"></a><span class="lineno">14471</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_A_SH 16</span></div><div class="line"><a name="l14472"></a><span class="lineno">14472</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DRV_TYPE_A_MSK 0xf</span></div><div class="line"><a name="l14473"></a><span class="lineno">14473</span>&#160;<span class="preprocessor">#define B_AX_SIG_OUT_PH BIT(8)</span></div><div class="line"><a name="l14474"></a><span class="lineno">14474</span>&#160;<span class="preprocessor">#define B_AX_CMD11_SEQ_END_DELAY_SH 4</span></div><div class="line"><a name="l14475"></a><span class="lineno">14475</span>&#160;<span class="preprocessor">#define B_AX_CMD11_SEQ_END_DELAY_MSK 0xf</span></div><div class="line"><a name="l14476"></a><span class="lineno">14476</span>&#160;<span class="preprocessor">#define B_AX_CMD11_SEQ_SAMPLE_INTERVAL_SH 1</span></div><div class="line"><a name="l14477"></a><span class="lineno">14477</span>&#160;<span class="preprocessor">#define B_AX_CMD11_SEQ_SAMPLE_INTERVAL_MSK 0x7</span></div><div class="line"><a name="l14478"></a><span class="lineno">14478</span>&#160;<span class="preprocessor">#define B_AX_CMD11_SEQ_EN BIT(0)</span></div><div class="line"><a name="l14479"></a><span class="lineno">14479</span>&#160;</div><div class="line"><a name="l14480"></a><span class="lineno">14480</span>&#160;<span class="preprocessor">#define R_AX_SDIO_MONITOR 0x1008</span></div><div class="line"><a name="l14481"></a><span class="lineno">14481</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT_START_SH 0</span></div><div class="line"><a name="l14482"></a><span class="lineno">14482</span>&#160;<span class="preprocessor">#define B_AX_SDIO_INT_START_MSK 0xffffffffL</span></div><div class="line"><a name="l14483"></a><span class="lineno">14483</span>&#160;</div><div class="line"><a name="l14484"></a><span class="lineno">14484</span>&#160;<span class="preprocessor">#define R_AX_SDIO_MONITOR_2 0x100C</span></div><div class="line"><a name="l14485"></a><span class="lineno">14485</span>&#160;<span class="preprocessor">#define B_AX_CMD53_WT_EN BIT(23)</span></div><div class="line"><a name="l14486"></a><span class="lineno">14486</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CLK_MONITOR_SH 21</span></div><div class="line"><a name="l14487"></a><span class="lineno">14487</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CLK_MONITOR_MSK 0x3</span></div><div class="line"><a name="l14488"></a><span class="lineno">14488</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CLK_CNT_SH 0</span></div><div class="line"><a name="l14489"></a><span class="lineno">14489</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CLK_CNT_MSK 0x1fffff</span></div><div class="line"><a name="l14490"></a><span class="lineno">14490</span>&#160;</div><div class="line"><a name="l14491"></a><span class="lineno">14491</span>&#160;<span class="preprocessor">#define R_AX_SDIO_CTRL_2 0x1010</span></div><div class="line"><a name="l14492"></a><span class="lineno">14492</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CLK_SMT BIT(1)</span></div><div class="line"><a name="l14493"></a><span class="lineno">14493</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DATA_SMT BIT(0)</span></div><div class="line"><a name="l14494"></a><span class="lineno">14494</span>&#160;</div><div class="line"><a name="l14495"></a><span class="lineno">14495</span>&#160;<span class="preprocessor">#define R_AX_SDIO_MONITOR_3 0x1014</span></div><div class="line"><a name="l14496"></a><span class="lineno">14496</span>&#160;<span class="preprocessor">#define B_AX_SDIO_USER_DEF_SH 0</span></div><div class="line"><a name="l14497"></a><span class="lineno">14497</span>&#160;<span class="preprocessor">#define B_AX_SDIO_USER_DEF_MSK 0xffffffffL</span></div><div class="line"><a name="l14498"></a><span class="lineno">14498</span>&#160;</div><div class="line"><a name="l14499"></a><span class="lineno">14499</span>&#160;<span class="preprocessor">#define R_AX_SDIO_HTSFR_INFO 0x1030</span></div><div class="line"><a name="l14500"></a><span class="lineno">14500</span>&#160;<span class="preprocessor">#define B_AX_HTSFR0_SH 0</span></div><div class="line"><a name="l14501"></a><span class="lineno">14501</span>&#160;<span class="preprocessor">#define B_AX_HTSFR0_MSK 0xffff</span></div><div class="line"><a name="l14502"></a><span class="lineno">14502</span>&#160;</div><div class="line"><a name="l14503"></a><span class="lineno">14503</span>&#160;<span class="preprocessor">#define R_AX_SDIO_INDIRECT_ADDR 0x1040</span></div><div class="line"><a name="l14504"></a><span class="lineno">14504</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_RDY BIT(31)</span></div><div class="line"><a name="l14505"></a><span class="lineno">14505</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_ADDR_SH 0</span></div><div class="line"><a name="l14506"></a><span class="lineno">14506</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_ADDR_MSK 0x7fffffffL</span></div><div class="line"><a name="l14507"></a><span class="lineno">14507</span>&#160;</div><div class="line"><a name="l14508"></a><span class="lineno">14508</span>&#160;<span class="preprocessor">#define R_AX_SDIO_INDIRECT_DATA 0x1044</span></div><div class="line"><a name="l14509"></a><span class="lineno">14509</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_DATA_SH 0</span></div><div class="line"><a name="l14510"></a><span class="lineno">14510</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_DATA_MSK 0xffffffffL</span></div><div class="line"><a name="l14511"></a><span class="lineno">14511</span>&#160;</div><div class="line"><a name="l14512"></a><span class="lineno">14512</span>&#160;<span class="preprocessor">#define R_AX_SDIO_INDIRECT_CTRL 0x1048</span></div><div class="line"><a name="l14513"></a><span class="lineno">14513</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_REG_R BIT(3)</span></div><div class="line"><a name="l14514"></a><span class="lineno">14514</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_REG_W BIT(2)</span></div><div class="line"><a name="l14515"></a><span class="lineno">14515</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_REG_SIZE_SH 0</span></div><div class="line"><a name="l14516"></a><span class="lineno">14516</span>&#160;<span class="preprocessor">#define B_AX_INDIRECT_REG_SIZE_MSK 0x3</span></div><div class="line"><a name="l14517"></a><span class="lineno">14517</span>&#160;</div><div class="line"><a name="l14518"></a><span class="lineno">14518</span>&#160;<span class="preprocessor">#define R_AX_SDIO_HRPWM1 0x1080</span></div><div class="line"><a name="l14519"></a><span class="lineno">14519</span>&#160;<span class="preprocessor">#define B_AX_HRPWM_SH 16</span></div><div class="line"><a name="l14520"></a><span class="lineno">14520</span>&#160;<span class="preprocessor">#define B_AX_HRPWM_MSK 0xffff</span></div><div class="line"><a name="l14521"></a><span class="lineno">14521</span>&#160;</div><div class="line"><a name="l14522"></a><span class="lineno">14522</span>&#160;<span class="preprocessor">#define R_AX_SDIO_BUS_CTRL 0x1084</span></div><div class="line"><a name="l14523"></a><span class="lineno">14523</span>&#160;<span class="preprocessor">#define B_AX_SPI_PHASE BIT(21)</span></div><div class="line"><a name="l14524"></a><span class="lineno">14524</span>&#160;<span class="preprocessor">#define B_AX_INTR_CTRL BIT(20)</span></div><div class="line"><a name="l14525"></a><span class="lineno">14525</span>&#160;<span class="preprocessor">#define B_AX_SDIO_VOLTAGE BIT(19)</span></div><div class="line"><a name="l14526"></a><span class="lineno">14526</span>&#160;<span class="preprocessor">#define B_AX_BYPASS_INIT BIT(18)</span></div><div class="line"><a name="l14527"></a><span class="lineno">14527</span>&#160;<span class="preprocessor">#define B_AX_HCI_RESUME_RDY BIT(17)</span></div><div class="line"><a name="l14528"></a><span class="lineno">14528</span>&#160;<span class="preprocessor">#define B_AX_HCI_SUS_REQ BIT(16)</span></div><div class="line"><a name="l14529"></a><span class="lineno">14529</span>&#160;<span class="preprocessor">#define B_AX_CMD53_RDATA_EARLY BIT(14)</span></div><div class="line"><a name="l14530"></a><span class="lineno">14530</span>&#160;<span class="preprocessor">#define B_AX_HISR_W_CLR_EN BIT(13)</span></div><div class="line"><a name="l14531"></a><span class="lineno">14531</span>&#160;<span class="preprocessor">#define B_AX_INT_MASK_DIS BIT(12)</span></div><div class="line"><a name="l14532"></a><span class="lineno">14532</span>&#160;<span class="preprocessor">#define B_AX_PAD_CLK_XHGE_EN BIT(11)</span></div><div class="line"><a name="l14533"></a><span class="lineno">14533</span>&#160;<span class="preprocessor">#define B_AX_INTER_CLK_EN BIT(10)</span></div><div class="line"><a name="l14534"></a><span class="lineno">14534</span>&#160;<span class="preprocessor">#define B_AX_EN_RPT_TXCRC BIT(9)</span></div><div class="line"><a name="l14535"></a><span class="lineno">14535</span>&#160;<span class="preprocessor">#define B_AX_DIS_RXDMA_STS BIT(8)</span></div><div class="line"><a name="l14536"></a><span class="lineno">14536</span>&#160;</div><div class="line"><a name="l14537"></a><span class="lineno">14537</span>&#160;<span class="preprocessor">#define R_AX_SDIO_RESPONSE_TIMER 0x1088</span></div><div class="line"><a name="l14538"></a><span class="lineno">14538</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_CRC_SH 16</span></div><div class="line"><a name="l14539"></a><span class="lineno">14539</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_CRC_MSK 0xff</span></div><div class="line"><a name="l14540"></a><span class="lineno">14540</span>&#160;<span class="preprocessor">#define B_AX_CMDIN_2RESP_TIMER_SH 0</span></div><div class="line"><a name="l14541"></a><span class="lineno">14541</span>&#160;<span class="preprocessor">#define B_AX_CMDIN_2RESP_TIMER_MSK 0xffff</span></div><div class="line"><a name="l14542"></a><span class="lineno">14542</span>&#160;</div><div class="line"><a name="l14543"></a><span class="lineno">14543</span>&#160;<span class="preprocessor">#define R_AX_SDIO_HSISR 0x1090</span></div><div class="line"><a name="l14544"></a><span class="lineno">14544</span>&#160;<span class="preprocessor">#define B_AX_HISR_MASK BIT(8)</span></div><div class="line"><a name="l14545"></a><span class="lineno">14545</span>&#160;<span class="preprocessor">#define B_AX_DRV_WLAN_INT_CLR BIT(1)</span></div><div class="line"><a name="l14546"></a><span class="lineno">14546</span>&#160;<span class="preprocessor">#define B_AX_DRV_WLAN_INT BIT(0)</span></div><div class="line"><a name="l14547"></a><span class="lineno">14547</span>&#160;</div><div class="line"><a name="l14548"></a><span class="lineno">14548</span>&#160;<span class="preprocessor">#define R_AX_SDIO_EXTEND_RBLOK_GAP 0x1094</span></div><div class="line"><a name="l14549"></a><span class="lineno">14549</span>&#160;<span class="preprocessor">#define B_AX_EXTEND_RBLOCK_GAP_SH 0</span></div><div class="line"><a name="l14550"></a><span class="lineno">14550</span>&#160;<span class="preprocessor">#define B_AX_EXTEND_RBLOCK_GAP_MSK 0x3f</span></div><div class="line"><a name="l14551"></a><span class="lineno">14551</span>&#160;</div><div class="line"><a name="l14552"></a><span class="lineno">14552</span>&#160;<span class="preprocessor">#define R_AX_SDIO_DIOERR_RPT 0x10C0</span></div><div class="line"><a name="l14553"></a><span class="lineno">14553</span>&#160;<span class="preprocessor">#define B_AX_DATA_CRC_ERR_CNT_SH 24</span></div><div class="line"><a name="l14554"></a><span class="lineno">14554</span>&#160;<span class="preprocessor">#define B_AX_DATA_CRC_ERR_CNT_MSK 0xff</span></div><div class="line"><a name="l14555"></a><span class="lineno">14555</span>&#160;<span class="preprocessor">#define B_AX_CMD_CRC_ERR_CNT_SH 16</span></div><div class="line"><a name="l14556"></a><span class="lineno">14556</span>&#160;<span class="preprocessor">#define B_AX_CMD_CRC_ERR_CNT_MSK 0xff</span></div><div class="line"><a name="l14557"></a><span class="lineno">14557</span>&#160;<span class="preprocessor">#define B_AX_SDIO_PAGE_ERR BIT(0)</span></div><div class="line"><a name="l14558"></a><span class="lineno">14558</span>&#160;</div><div class="line"><a name="l14559"></a><span class="lineno">14559</span>&#160;<span class="preprocessor">#define R_AX_SDIO_CMD_ERR_CONTENT_L 0x10C4</span></div><div class="line"><a name="l14560"></a><span class="lineno">14560</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_ERR_CONTENT_L_SH 0</span></div><div class="line"><a name="l14561"></a><span class="lineno">14561</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_ERR_CONTENT_L_MSK 0xffffffffL</span></div><div class="line"><a name="l14562"></a><span class="lineno">14562</span>&#160;</div><div class="line"><a name="l14563"></a><span class="lineno">14563</span>&#160;<span class="preprocessor">#define R_AX_SDIO_CMD_ERR_CONTENT 0x10C8</span></div><div class="line"><a name="l14564"></a><span class="lineno">14564</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DATA_CRC_SH 16</span></div><div class="line"><a name="l14565"></a><span class="lineno">14565</span>&#160;<span class="preprocessor">#define B_AX_SDIO_DATA_CRC_MSK 0xffff</span></div><div class="line"><a name="l14566"></a><span class="lineno">14566</span>&#160;<span class="preprocessor">#define B_AX_FN1_WDATA_TO_FLG BIT(15)</span></div><div class="line"><a name="l14567"></a><span class="lineno">14567</span>&#160;<span class="preprocessor">#define B_AX_FN1_WDATA_LEN_SHORT_FLG BIT(14)</span></div><div class="line"><a name="l14568"></a><span class="lineno">14568</span>&#160;<span class="preprocessor">#define B_AX_D3_CRC_ERR BIT(12)</span></div><div class="line"><a name="l14569"></a><span class="lineno">14569</span>&#160;<span class="preprocessor">#define B_AX_D2_CRC_ERR BIT(11)</span></div><div class="line"><a name="l14570"></a><span class="lineno">14570</span>&#160;<span class="preprocessor">#define B_AX_D1_CRC_ERR BIT(10)</span></div><div class="line"><a name="l14571"></a><span class="lineno">14571</span>&#160;<span class="preprocessor">#define B_AX_D0_CRC_ERR BIT(9)</span></div><div class="line"><a name="l14572"></a><span class="lineno">14572</span>&#160;<span class="preprocessor">#define B_AX_CMD_CRC_ERR BIT(8)</span></div><div class="line"><a name="l14573"></a><span class="lineno">14573</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_ERR_CONTENT_H_SH 0</span></div><div class="line"><a name="l14574"></a><span class="lineno">14574</span>&#160;<span class="preprocessor">#define B_AX_SDIO_CMD_ERR_CONTENT_H_MSK 0xff</span></div><div class="line"><a name="l14575"></a><span class="lineno">14575</span>&#160;</div><div class="line"><a name="l14576"></a><span class="lineno">14576</span>&#160;<span class="comment">//#define R_AX_SDIO_TRANS_FIFO_STATUS 0x10CC</span></div><div class="line"><a name="l14577"></a><span class="lineno">14577</span>&#160;<span class="comment">//#define B_AX_TRANS_FIFO_UNDERFLOW BIT(1)</span></div><div class="line"><a name="l14578"></a><span class="lineno">14578</span>&#160;<span class="comment">//#define B_AX_TRANS_FIFO_OVERFLOW BIT(0)</span></div><div class="line"><a name="l14579"></a><span class="lineno">14579</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXDMA_FIFO_STATUS 0x10CC</span></div><div class="line"><a name="l14580"></a><span class="lineno">14580</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_FIFO_UNDERFLOW BIT(4)</span></div><div class="line"><a name="l14581"></a><span class="lineno">14581</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_FIFO_OVERFLOW BIT(3)</span></div><div class="line"><a name="l14582"></a><span class="lineno">14582</span>&#160;</div><div class="line"><a name="l14583"></a><span class="lineno">14583</span>&#160;<span class="preprocessor">#define R_AX_SDIO_HIMR 0x1100</span></div><div class="line"><a name="l14584"></a><span class="lineno">14584</span>&#160;<span class="preprocessor">#define B_AX_SDIO_BT_INT_EN BIT(24)</span></div><div class="line"><a name="l14585"></a><span class="lineno">14585</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HS0ISR_IND_EN BIT(16)</span></div><div class="line"><a name="l14586"></a><span class="lineno">14586</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HC10ISR_IND_EN BIT(9)</span></div><div class="line"><a name="l14587"></a><span class="lineno">14587</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HC00ISR_IND_EN BIT(8)</span></div><div class="line"><a name="l14588"></a><span class="lineno">14588</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HD1ISR_IND_EN BIT(3)</span></div><div class="line"><a name="l14589"></a><span class="lineno">14589</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HD0ISR_IND_EN BIT(2)</span></div><div class="line"><a name="l14590"></a><span class="lineno">14590</span>&#160;<span class="preprocessor">#define B_AX_SDIO_AVAL_INT_EN BIT(1)</span></div><div class="line"><a name="l14591"></a><span class="lineno">14591</span>&#160;<span class="preprocessor">#define B_AX_RX_REQUEST_INT_EN BIT(0)</span></div><div class="line"><a name="l14592"></a><span class="lineno">14592</span>&#160;</div><div class="line"><a name="l14593"></a><span class="lineno">14593</span>&#160;<span class="preprocessor">#define R_AX_SDIO_HISR 0x1104</span></div><div class="line"><a name="l14594"></a><span class="lineno">14594</span>&#160;<span class="preprocessor">#define B_AX_SDIO_BT_INT BIT(24)</span></div><div class="line"><a name="l14595"></a><span class="lineno">14595</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HS0ISR_IND BIT(16)</span></div><div class="line"><a name="l14596"></a><span class="lineno">14596</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HC10ISR_IND BIT(9)</span></div><div class="line"><a name="l14597"></a><span class="lineno">14597</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HC00ISR_IND BIT(8)</span></div><div class="line"><a name="l14598"></a><span class="lineno">14598</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HD1ISR_IND BIT(3)</span></div><div class="line"><a name="l14599"></a><span class="lineno">14599</span>&#160;<span class="preprocessor">#define B_AX_SDIO_HD0ISR_IND BIT(2)</span></div><div class="line"><a name="l14600"></a><span class="lineno">14600</span>&#160;<span class="preprocessor">#define B_AX_SDIO_AVAL_INT BIT(1)</span></div><div class="line"><a name="l14601"></a><span class="lineno">14601</span>&#160;<span class="preprocessor">#define B_AX_RX_REQUEST_INT BIT(0)</span></div><div class="line"><a name="l14602"></a><span class="lineno">14602</span>&#160;</div><div class="line"><a name="l14603"></a><span class="lineno">14603</span>&#160;<span class="preprocessor">#define R_AX_SDIO_RX_REQ_LEN 0x1108</span></div><div class="line"><a name="l14604"></a><span class="lineno">14604</span>&#160;<span class="preprocessor">#define B_AX_RX_REQ_LEN_SH 0</span></div><div class="line"><a name="l14605"></a><span class="lineno">14605</span>&#160;<span class="preprocessor">#define B_AX_RX_REQ_LEN_MSK 0x3ffff</span></div><div class="line"><a name="l14606"></a><span class="lineno">14606</span>&#160;</div><div class="line"><a name="l14607"></a><span class="lineno">14607</span>&#160;<span class="preprocessor">#define R_AX_SDIO_AVAL_INTRPT_STAT 0x110C</span></div><div class="line"><a name="l14608"></a><span class="lineno">14608</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH11_INTRPT_STAT BIT(11)</span></div><div class="line"><a name="l14609"></a><span class="lineno">14609</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH10_INTRPT_STAT BIT(10)</span></div><div class="line"><a name="l14610"></a><span class="lineno">14610</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH9_INTRPT_STAT BIT(9)</span></div><div class="line"><a name="l14611"></a><span class="lineno">14611</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH8_INTRPT_STAT BIT(8)</span></div><div class="line"><a name="l14612"></a><span class="lineno">14612</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH7_INTRPT_STAT BIT(7)</span></div><div class="line"><a name="l14613"></a><span class="lineno">14613</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH6_INTRPT_STAT BIT(6)</span></div><div class="line"><a name="l14614"></a><span class="lineno">14614</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH5_INTRPT_STAT BIT(5)</span></div><div class="line"><a name="l14615"></a><span class="lineno">14615</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH4_INTRPT_STAT BIT(4)</span></div><div class="line"><a name="l14616"></a><span class="lineno">14616</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH3_INTRPT_STAT BIT(3)</span></div><div class="line"><a name="l14617"></a><span class="lineno">14617</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH2_INTRPT_STAT BIT(2)</span></div><div class="line"><a name="l14618"></a><span class="lineno">14618</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH1_INTRPT_STAT BIT(1)</span></div><div class="line"><a name="l14619"></a><span class="lineno">14619</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH0_INTRPT_STAT BIT(0)</span></div><div class="line"><a name="l14620"></a><span class="lineno">14620</span>&#160;</div><div class="line"><a name="l14621"></a><span class="lineno">14621</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_WP 0x1110</span></div><div class="line"><a name="l14622"></a><span class="lineno">14622</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH12_AVAL_PG_SH 16</span></div><div class="line"><a name="l14623"></a><span class="lineno">14623</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH12_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l14624"></a><span class="lineno">14624</span>&#160;<span class="preprocessor">#define B_AX_SDIO_WP_AVAL_PG_SH 0</span></div><div class="line"><a name="l14625"></a><span class="lineno">14625</span>&#160;<span class="preprocessor">#define B_AX_SDIO_WP_AVAL_PG_MSK 0x1fff</span></div><div class="line"><a name="l14626"></a><span class="lineno">14626</span>&#160;</div><div class="line"><a name="l14627"></a><span class="lineno">14627</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_0 0x1114</span></div><div class="line"><a name="l14628"></a><span class="lineno">14628</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH1_USE_PG_SH 16</span></div><div class="line"><a name="l14629"></a><span class="lineno">14629</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH1_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14630"></a><span class="lineno">14630</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH0_USE_PG_SH 0</span></div><div class="line"><a name="l14631"></a><span class="lineno">14631</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH0_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14632"></a><span class="lineno">14632</span>&#160;</div><div class="line"><a name="l14633"></a><span class="lineno">14633</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_1 0x1118</span></div><div class="line"><a name="l14634"></a><span class="lineno">14634</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH3_USE_PG_SH 16</span></div><div class="line"><a name="l14635"></a><span class="lineno">14635</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH3_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14636"></a><span class="lineno">14636</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH2_USE_PG_SH 0</span></div><div class="line"><a name="l14637"></a><span class="lineno">14637</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH2_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14638"></a><span class="lineno">14638</span>&#160;</div><div class="line"><a name="l14639"></a><span class="lineno">14639</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_2 0x111C</span></div><div class="line"><a name="l14640"></a><span class="lineno">14640</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH5_USE_PG_SH 16</span></div><div class="line"><a name="l14641"></a><span class="lineno">14641</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH5_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14642"></a><span class="lineno">14642</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH4_USE_PG_SH 0</span></div><div class="line"><a name="l14643"></a><span class="lineno">14643</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH4_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14644"></a><span class="lineno">14644</span>&#160;</div><div class="line"><a name="l14645"></a><span class="lineno">14645</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_3 0x1120</span></div><div class="line"><a name="l14646"></a><span class="lineno">14646</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH7_USE_PG_SH 16</span></div><div class="line"><a name="l14647"></a><span class="lineno">14647</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH7_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14648"></a><span class="lineno">14648</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH6_USE_PG_SH 0</span></div><div class="line"><a name="l14649"></a><span class="lineno">14649</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH6_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14650"></a><span class="lineno">14650</span>&#160;</div><div class="line"><a name="l14651"></a><span class="lineno">14651</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_4 0x1124</span></div><div class="line"><a name="l14652"></a><span class="lineno">14652</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH9_USE_PG_SH 16</span></div><div class="line"><a name="l14653"></a><span class="lineno">14653</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH9_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14654"></a><span class="lineno">14654</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH8_USE_PG_SH 0</span></div><div class="line"><a name="l14655"></a><span class="lineno">14655</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH8_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14656"></a><span class="lineno">14656</span>&#160;</div><div class="line"><a name="l14657"></a><span class="lineno">14657</span>&#160;<span class="preprocessor">#define R_AX_SDIO_TXPG_5 0x1128</span></div><div class="line"><a name="l14658"></a><span class="lineno">14658</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH11_USE_PG_SH 16</span></div><div class="line"><a name="l14659"></a><span class="lineno">14659</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH11_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14660"></a><span class="lineno">14660</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH10_USE_PG_SH 0</span></div><div class="line"><a name="l14661"></a><span class="lineno">14661</span>&#160;<span class="preprocessor">#define B_AX_SDIO_ACH10_USE_PG_MSK 0x1fff</span></div><div class="line"><a name="l14662"></a><span class="lineno">14662</span>&#160;</div><div class="line"><a name="l14663"></a><span class="lineno">14663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14664"></a><span class="lineno">14664</span>&#160;<span class="comment">// WL_AX_Reg_RXI300.xls</span></div><div class="line"><a name="l14665"></a><span class="lineno">14665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14666"></a><span class="lineno">14666</span>&#160;</div><div class="line"><a name="l14667"></a><span class="lineno">14667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14668"></a><span class="lineno">14668</span>&#160;<span class="comment">// RXI300</span></div><div class="line"><a name="l14669"></a><span class="lineno">14669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14670"></a><span class="lineno">14670</span>&#160;</div><div class="line"><a name="l14671"></a><span class="lineno">14671</span>&#160;<span class="preprocessor">#define R_AX_RXI300_NAME 0x0000</span></div><div class="line"><a name="l14672"></a><span class="lineno">14672</span>&#160;<span class="preprocessor">#define B_AX_RXI300_NAME_SH 0</span></div><div class="line"><a name="l14673"></a><span class="lineno">14673</span>&#160;<span class="preprocessor">#define B_AX_RXI300_NAME_MSK 0xffffffffL</span></div><div class="line"><a name="l14674"></a><span class="lineno">14674</span>&#160;</div><div class="line"><a name="l14675"></a><span class="lineno">14675</span>&#160;<span class="preprocessor">#define R_AX_RXI300_VER 0x0004</span></div><div class="line"><a name="l14676"></a><span class="lineno">14676</span>&#160;<span class="preprocessor">#define B_AX_RXI300_VER_SH 0</span></div><div class="line"><a name="l14677"></a><span class="lineno">14677</span>&#160;<span class="preprocessor">#define B_AX_RXI300_VER_MSK 0xffffffffL</span></div><div class="line"><a name="l14678"></a><span class="lineno">14678</span>&#160;</div><div class="line"><a name="l14679"></a><span class="lineno">14679</span>&#160;<span class="preprocessor">#define R_AX_RXI300_REV 0x0008</span></div><div class="line"><a name="l14680"></a><span class="lineno">14680</span>&#160;<span class="preprocessor">#define B_AX_RXI300_REV_SH 0</span></div><div class="line"><a name="l14681"></a><span class="lineno">14681</span>&#160;<span class="preprocessor">#define B_AX_RXI300_REV_MSK 0xffffffffL</span></div><div class="line"><a name="l14682"></a><span class="lineno">14682</span>&#160;</div><div class="line"><a name="l14683"></a><span class="lineno">14683</span>&#160;<span class="preprocessor">#define R_AX_RXI300_INST 0x000C</span></div><div class="line"><a name="l14684"></a><span class="lineno">14684</span>&#160;<span class="preprocessor">#define B_AX_RXI300_INST_SH 0</span></div><div class="line"><a name="l14685"></a><span class="lineno">14685</span>&#160;<span class="preprocessor">#define B_AX_RXI300_INST_MSK 0xffffffffL</span></div><div class="line"><a name="l14686"></a><span class="lineno">14686</span>&#160;</div><div class="line"><a name="l14687"></a><span class="lineno">14687</span>&#160;<span class="preprocessor">#define R_AX_RXI300_IMPL_Y 0x0010</span></div><div class="line"><a name="l14688"></a><span class="lineno">14688</span>&#160;<span class="preprocessor">#define B_AX_RXI300_IMPL_Y_SH 0</span></div><div class="line"><a name="l14689"></a><span class="lineno">14689</span>&#160;<span class="preprocessor">#define B_AX_RXI300_IMPL_Y_MSK 0xffffffffL</span></div><div class="line"><a name="l14690"></a><span class="lineno">14690</span>&#160;</div><div class="line"><a name="l14691"></a><span class="lineno">14691</span>&#160;<span class="preprocessor">#define R_AX_RXI300_IMPL_D 0x0014</span></div><div class="line"><a name="l14692"></a><span class="lineno">14692</span>&#160;<span class="preprocessor">#define B_AX_RXI300_IMPL_D_SH 0</span></div><div class="line"><a name="l14693"></a><span class="lineno">14693</span>&#160;<span class="preprocessor">#define B_AX_RXI300_IMPL_D_MSK 0xffffffffL</span></div><div class="line"><a name="l14694"></a><span class="lineno">14694</span>&#160;</div><div class="line"><a name="l14695"></a><span class="lineno">14695</span>&#160;<span class="preprocessor">#define R_AX_RXI300_DEV 0x0018</span></div><div class="line"><a name="l14696"></a><span class="lineno">14696</span>&#160;<span class="preprocessor">#define B_AX_RXI300_DEV_SH 0</span></div><div class="line"><a name="l14697"></a><span class="lineno">14697</span>&#160;<span class="preprocessor">#define B_AX_RXI300_DEV_MSK 0xffffffffL</span></div><div class="line"><a name="l14698"></a><span class="lineno">14698</span>&#160;</div><div class="line"><a name="l14699"></a><span class="lineno">14699</span>&#160;<span class="preprocessor">#define R_AX_RXI300_PRO_NUM 0x001C</span></div><div class="line"><a name="l14700"></a><span class="lineno">14700</span>&#160;<span class="preprocessor">#define B_AX_RXI300_PRO_NUM_SH 0</span></div><div class="line"><a name="l14701"></a><span class="lineno">14701</span>&#160;<span class="preprocessor">#define B_AX_RXI300_PRO_NUM_MSK 0xffffffffL</span></div><div class="line"><a name="l14702"></a><span class="lineno">14702</span>&#160;</div><div class="line"><a name="l14703"></a><span class="lineno">14703</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_PLD0 0x0200</span></div><div class="line"><a name="l14704"></a><span class="lineno">14704</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTINDEX_SH 24</span></div><div class="line"><a name="l14705"></a><span class="lineno">14705</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTINDEX_MSK 0xff</span></div><div class="line"><a name="l14706"></a><span class="lineno">14706</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTLEN_SH 16</span></div><div class="line"><a name="l14707"></a><span class="lineno">14707</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTLEN_MSK 0xff</span></div><div class="line"><a name="l14708"></a><span class="lineno">14708</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTTYPE_SH 11</span></div><div class="line"><a name="l14709"></a><span class="lineno">14709</span>&#160;<span class="preprocessor">#define B_AX_ERR_BSTTYPE_MSK 0x7</span></div><div class="line"><a name="l14710"></a><span class="lineno">14710</span>&#160;<span class="preprocessor">#define B_AX_ERR_CMD_SH 8</span></div><div class="line"><a name="l14711"></a><span class="lineno">14711</span>&#160;<span class="preprocessor">#define B_AX_ERR_CMD_MSK 0x7</span></div><div class="line"><a name="l14712"></a><span class="lineno">14712</span>&#160;<span class="preprocessor">#define B_AX_ERR_SRC_SH 0</span></div><div class="line"><a name="l14713"></a><span class="lineno">14713</span>&#160;<span class="preprocessor">#define B_AX_ERR_SRC_MSK 0xff</span></div><div class="line"><a name="l14714"></a><span class="lineno">14714</span>&#160;</div><div class="line"><a name="l14715"></a><span class="lineno">14715</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_PLD1 0x0204</span></div><div class="line"><a name="l14716"></a><span class="lineno">14716</span>&#160;<span class="preprocessor">#define B_AX_ERR_MREQINFO_SH 23</span></div><div class="line"><a name="l14717"></a><span class="lineno">14717</span>&#160;<span class="preprocessor">#define B_AX_ERR_MREQINFO_MSK 0x1ff</span></div><div class="line"><a name="l14718"></a><span class="lineno">14718</span>&#160;<span class="preprocessor">#define B_AX_ERR_SIZE_SH 16</span></div><div class="line"><a name="l14719"></a><span class="lineno">14719</span>&#160;<span class="preprocessor">#define B_AX_ERR_SIZE_MSK 0x7</span></div><div class="line"><a name="l14720"></a><span class="lineno">14720</span>&#160;<span class="preprocessor">#define B_AX_ERR_BYTEEN_SH 0</span></div><div class="line"><a name="l14721"></a><span class="lineno">14721</span>&#160;<span class="preprocessor">#define B_AX_ERR_BYTEEN_MSK 0xffff</span></div><div class="line"><a name="l14722"></a><span class="lineno">14722</span>&#160;</div><div class="line"><a name="l14723"></a><span class="lineno">14723</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_ID 0x0208</span></div><div class="line"><a name="l14724"></a><span class="lineno">14724</span>&#160;<span class="preprocessor">#define B_AX_ERR_ID_SH 0</span></div><div class="line"><a name="l14725"></a><span class="lineno">14725</span>&#160;<span class="preprocessor">#define B_AX_ERR_ID_MSK 0xffffffffL</span></div><div class="line"><a name="l14726"></a><span class="lineno">14726</span>&#160;</div><div class="line"><a name="l14727"></a><span class="lineno">14727</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_ADR0 0x020C</span></div><div class="line"><a name="l14728"></a><span class="lineno">14728</span>&#160;<span class="preprocessor">#define B_AX_ERR_ADR0_SH 0</span></div><div class="line"><a name="l14729"></a><span class="lineno">14729</span>&#160;<span class="preprocessor">#define B_AX_ERR_ADR0_MSK 0xffffffffL</span></div><div class="line"><a name="l14730"></a><span class="lineno">14730</span>&#160;</div><div class="line"><a name="l14731"></a><span class="lineno">14731</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_ADR1 0x0210</span></div><div class="line"><a name="l14732"></a><span class="lineno">14732</span>&#160;<span class="preprocessor">#define B_AX_ERR_ADR1_SH 0</span></div><div class="line"><a name="l14733"></a><span class="lineno">14733</span>&#160;<span class="preprocessor">#define B_AX_ERR_ADR1_MSK 0xffffffffL</span></div><div class="line"><a name="l14734"></a><span class="lineno">14734</span>&#160;</div><div class="line"><a name="l14735"></a><span class="lineno">14735</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_CODE 0x0230</span></div><div class="line"><a name="l14736"></a><span class="lineno">14736</span>&#160;<span class="preprocessor">#define B_AX_ELR_CODE_SH 0</span></div><div class="line"><a name="l14737"></a><span class="lineno">14737</span>&#160;<span class="preprocessor">#define B_AX_ELR_CODE_MSK 0xff</span></div><div class="line"><a name="l14738"></a><span class="lineno">14738</span>&#160;</div><div class="line"><a name="l14739"></a><span class="lineno">14739</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ELR_0_INTR_CLR 0x023C</span></div><div class="line"><a name="l14740"></a><span class="lineno">14740</span>&#160;<span class="preprocessor">#define B_AX_ELR_INTR_CLR BIT(0)</span></div><div class="line"><a name="l14741"></a><span class="lineno">14741</span>&#160;</div><div class="line"><a name="l14742"></a><span class="lineno">14742</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ICG_CTRL0 0x0300</span></div><div class="line"><a name="l14743"></a><span class="lineno">14743</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_CTRL0_SH 0</span></div><div class="line"><a name="l14744"></a><span class="lineno">14744</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_CTRL0_MSK 0xffffffffL</span></div><div class="line"><a name="l14745"></a><span class="lineno">14745</span>&#160;</div><div class="line"><a name="l14746"></a><span class="lineno">14746</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ICG_CTRL1 0x0304</span></div><div class="line"><a name="l14747"></a><span class="lineno">14747</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_CTRL1_SH 0</span></div><div class="line"><a name="l14748"></a><span class="lineno">14748</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_CTRL1_MSK 0xffffffffL</span></div><div class="line"><a name="l14749"></a><span class="lineno">14749</span>&#160;</div><div class="line"><a name="l14750"></a><span class="lineno">14750</span>&#160;<span class="preprocessor">#define R_AX_RXI300_TIME_MON 0x0308</span></div><div class="line"><a name="l14751"></a><span class="lineno">14751</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI_APB_BBRF_RST BIT(26)</span></div><div class="line"><a name="l14752"></a><span class="lineno">14752</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI_APB_SA_RST BIT(25)</span></div><div class="line"><a name="l14753"></a><span class="lineno">14753</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI2AHB_RST BIT(24)</span></div><div class="line"><a name="l14754"></a><span class="lineno">14754</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI_APB_BBRF_EN BIT(18)</span></div><div class="line"><a name="l14755"></a><span class="lineno">14755</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI_APB_SA_EN BIT(17)</span></div><div class="line"><a name="l14756"></a><span class="lineno">14756</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_AXI2AHB_EN BIT(16)</span></div><div class="line"><a name="l14757"></a><span class="lineno">14757</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_GRADE_SH 8</span></div><div class="line"><a name="l14758"></a><span class="lineno">14758</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_GRADE_MSK 0xf</span></div><div class="line"><a name="l14759"></a><span class="lineno">14759</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_TRSH_SH 0</span></div><div class="line"><a name="l14760"></a><span class="lineno">14760</span>&#160;<span class="preprocessor">#define B_AX_RXI300_TM_TRSH_MSK 0xff</span></div><div class="line"><a name="l14761"></a><span class="lineno">14761</span>&#160;</div><div class="line"><a name="l14762"></a><span class="lineno">14762</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ICG_STAT0 0x0320</span></div><div class="line"><a name="l14763"></a><span class="lineno">14763</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_STAT0_SH 0</span></div><div class="line"><a name="l14764"></a><span class="lineno">14764</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_STAT0_MSK 0xffffffffL</span></div><div class="line"><a name="l14765"></a><span class="lineno">14765</span>&#160;</div><div class="line"><a name="l14766"></a><span class="lineno">14766</span>&#160;<span class="preprocessor">#define R_AX_RXI300_ICG_STAT1 0x0324</span></div><div class="line"><a name="l14767"></a><span class="lineno">14767</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_STAT1_SH 0</span></div><div class="line"><a name="l14768"></a><span class="lineno">14768</span>&#160;<span class="preprocessor">#define B_AX_RXI300_ICG_STAT1_MSK 0xffffffffL</span></div><div class="line"><a name="l14769"></a><span class="lineno">14769</span>&#160;</div><div class="line"><a name="l14770"></a><span class="lineno">14770</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14771"></a><span class="lineno">14771</span>&#160;<span class="comment">// WL_AX_Reg_SPIC.xls</span></div><div class="line"><a name="l14772"></a><span class="lineno">14772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14773"></a><span class="lineno">14773</span>&#160;</div><div class="line"><a name="l14774"></a><span class="lineno">14774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14775"></a><span class="lineno">14775</span>&#160;<span class="comment">// SPIC</span></div><div class="line"><a name="l14776"></a><span class="lineno">14776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l14777"></a><span class="lineno">14777</span>&#160;</div><div class="line"><a name="l14778"></a><span class="lineno">14778</span>&#160;<span class="preprocessor">#define R_AX_SPIC_CTRLR0 0x0000</span></div><div class="line"><a name="l14779"></a><span class="lineno">14779</span>&#160;<span class="preprocessor">#define B_AX_PRM_2ND_PHASE BIT(31)</span></div><div class="line"><a name="l14780"></a><span class="lineno">14780</span>&#160;<span class="preprocessor">#define B_AX_DDR_EN_SH 28</span></div><div class="line"><a name="l14781"></a><span class="lineno">14781</span>&#160;<span class="preprocessor">#define B_AX_DDR_EN_MSK 0x7</span></div><div class="line"><a name="l14782"></a><span class="lineno">14782</span>&#160;<span class="preprocessor">#define B_AX_CK_MTIMES_SH 23</span></div><div class="line"><a name="l14783"></a><span class="lineno">14783</span>&#160;<span class="preprocessor">#define B_AX_CK_MTIMES_MSK 0x1f</span></div><div class="line"><a name="l14784"></a><span class="lineno">14784</span>&#160;<span class="preprocessor">#define B_AX_FAST_RD BIT(22)</span></div><div class="line"><a name="l14785"></a><span class="lineno">14785</span>&#160;<span class="preprocessor">#define B_AX_CMD_CH_SH 20</span></div><div class="line"><a name="l14786"></a><span class="lineno">14786</span>&#160;<span class="preprocessor">#define B_AX_CMD_CH_MSK 0x3</span></div><div class="line"><a name="l14787"></a><span class="lineno">14787</span>&#160;<span class="preprocessor">#define B_AX_DATA_CH_SH 18</span></div><div class="line"><a name="l14788"></a><span class="lineno">14788</span>&#160;<span class="preprocessor">#define B_AX_DATA_CH_MSK 0x3</span></div><div class="line"><a name="l14789"></a><span class="lineno">14789</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CH_SH 16</span></div><div class="line"><a name="l14790"></a><span class="lineno">14790</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CH_MSK 0x3</span></div><div class="line"><a name="l14791"></a><span class="lineno">14791</span>&#160;<span class="preprocessor">#define B_AX_TMOD_SH 8</span></div><div class="line"><a name="l14792"></a><span class="lineno">14792</span>&#160;<span class="preprocessor">#define B_AX_TMOD_MSK 0x3</span></div><div class="line"><a name="l14793"></a><span class="lineno">14793</span>&#160;<span class="preprocessor">#define B_AX_SCPOL BIT(7)</span></div><div class="line"><a name="l14794"></a><span class="lineno">14794</span>&#160;<span class="preprocessor">#define B_AX_SCPH BIT(6)</span></div><div class="line"><a name="l14795"></a><span class="lineno">14795</span>&#160;</div><div class="line"><a name="l14796"></a><span class="lineno">14796</span>&#160;<span class="preprocessor">#define R_AX_SPIC_CTRLR1 0x0004</span></div><div class="line"><a name="l14797"></a><span class="lineno">14797</span>&#160;<span class="preprocessor">#define B_AX_NDF_SH 0</span></div><div class="line"><a name="l14798"></a><span class="lineno">14798</span>&#160;<span class="preprocessor">#define B_AX_NDF_MSK 0xffff</span></div><div class="line"><a name="l14799"></a><span class="lineno">14799</span>&#160;</div><div class="line"><a name="l14800"></a><span class="lineno">14800</span>&#160;<span class="preprocessor">#define R_AX_SPIC_SSIENR 0x0008</span></div><div class="line"><a name="l14801"></a><span class="lineno">14801</span>&#160;<span class="preprocessor">#define B_AX_PGM_RST_TEST_EN BIT(4)</span></div><div class="line"><a name="l14802"></a><span class="lineno">14802</span>&#160;<span class="preprocessor">#define B_AX_ATCK_CMD BIT(1)</span></div><div class="line"><a name="l14803"></a><span class="lineno">14803</span>&#160;<span class="preprocessor">#define B_AX_SPIC_FUNC_EN BIT(0)</span></div><div class="line"><a name="l14804"></a><span class="lineno">14804</span>&#160;</div><div class="line"><a name="l14805"></a><span class="lineno">14805</span>&#160;<span class="preprocessor">#define R_AX_SPIC_SER 0x0010</span></div><div class="line"><a name="l14806"></a><span class="lineno">14806</span>&#160;<span class="preprocessor">#define B_AX_SER_SH 0</span></div><div class="line"><a name="l14807"></a><span class="lineno">14807</span>&#160;<span class="preprocessor">#define B_AX_SER_MSK 0xffffffffL</span></div><div class="line"><a name="l14808"></a><span class="lineno">14808</span>&#160;</div><div class="line"><a name="l14809"></a><span class="lineno">14809</span>&#160;<span class="preprocessor">#define R_AX_SPIC_BAUDR 0x0014</span></div><div class="line"><a name="l14810"></a><span class="lineno">14810</span>&#160;<span class="preprocessor">#define B_AX_SCKDV_SH 0</span></div><div class="line"><a name="l14811"></a><span class="lineno">14811</span>&#160;<span class="preprocessor">#define B_AX_SCKDV_MSK 0xfff</span></div><div class="line"><a name="l14812"></a><span class="lineno">14812</span>&#160;</div><div class="line"><a name="l14813"></a><span class="lineno">14813</span>&#160;<span class="preprocessor">#define R_AX_SPIC_TXFTLR 0x0018</span></div><div class="line"><a name="l14814"></a><span class="lineno">14814</span>&#160;<span class="preprocessor">#define B_AX_TFT_SH 0</span></div><div class="line"><a name="l14815"></a><span class="lineno">14815</span>&#160;<span class="preprocessor">#define B_AX_TFT_MSK 0xffffffffL</span></div><div class="line"><a name="l14816"></a><span class="lineno">14816</span>&#160;</div><div class="line"><a name="l14817"></a><span class="lineno">14817</span>&#160;<span class="preprocessor">#define R_AX_SPIC_RXFTLR 0x001C</span></div><div class="line"><a name="l14818"></a><span class="lineno">14818</span>&#160;<span class="preprocessor">#define B_AX_RFT_SH 0</span></div><div class="line"><a name="l14819"></a><span class="lineno">14819</span>&#160;<span class="preprocessor">#define B_AX_RFT_MSK 0xffffffffL</span></div><div class="line"><a name="l14820"></a><span class="lineno">14820</span>&#160;</div><div class="line"><a name="l14821"></a><span class="lineno">14821</span>&#160;<span class="preprocessor">#define R_AX_SPIC_TXFLR 0x0020</span></div><div class="line"><a name="l14822"></a><span class="lineno">14822</span>&#160;<span class="preprocessor">#define B_AX_TXFLR_SH 0</span></div><div class="line"><a name="l14823"></a><span class="lineno">14823</span>&#160;<span class="preprocessor">#define B_AX_TXFLR_MSK 0xffffffffL</span></div><div class="line"><a name="l14824"></a><span class="lineno">14824</span>&#160;</div><div class="line"><a name="l14825"></a><span class="lineno">14825</span>&#160;<span class="preprocessor">#define R_AX_SPIC_RXFLR 0x0024</span></div><div class="line"><a name="l14826"></a><span class="lineno">14826</span>&#160;<span class="preprocessor">#define B_AX_RXFLR_SH 0</span></div><div class="line"><a name="l14827"></a><span class="lineno">14827</span>&#160;<span class="preprocessor">#define B_AX_RXFLR_MSK 0xffffffffL</span></div><div class="line"><a name="l14828"></a><span class="lineno">14828</span>&#160;</div><div class="line"><a name="l14829"></a><span class="lineno">14829</span>&#160;<span class="preprocessor">#define R_AX_SPIC_SR 0x0028</span></div><div class="line"><a name="l14830"></a><span class="lineno">14830</span>&#160;<span class="preprocessor">#define B_AX_BOOT_FIN BIT(7)</span></div><div class="line"><a name="l14831"></a><span class="lineno">14831</span>&#160;<span class="preprocessor">#define B_AX_DCOL BIT(6)</span></div><div class="line"><a name="l14832"></a><span class="lineno">14832</span>&#160;<span class="preprocessor">#define B_AX_TXE BIT(5)</span></div><div class="line"><a name="l14833"></a><span class="lineno">14833</span>&#160;<span class="preprocessor">#define B_AX_RFF BIT(4)</span></div><div class="line"><a name="l14834"></a><span class="lineno">14834</span>&#160;<span class="preprocessor">#define B_AX_RFNE BIT(3)</span></div><div class="line"><a name="l14835"></a><span class="lineno">14835</span>&#160;<span class="preprocessor">#define B_AX_TFE BIT(2)</span></div><div class="line"><a name="l14836"></a><span class="lineno">14836</span>&#160;<span class="preprocessor">#define B_AX_TFNF BIT(1)</span></div><div class="line"><a name="l14837"></a><span class="lineno">14837</span>&#160;<span class="preprocessor">#define B_AX_BUSY BIT(0)</span></div><div class="line"><a name="l14838"></a><span class="lineno">14838</span>&#160;</div><div class="line"><a name="l14839"></a><span class="lineno">14839</span>&#160;<span class="preprocessor">#define R_AX_SPIC_IMR 0x002C</span></div><div class="line"><a name="l14840"></a><span class="lineno">14840</span>&#160;<span class="preprocessor">#define B_AX_ACSIM BIT(11)</span></div><div class="line"><a name="l14841"></a><span class="lineno">14841</span>&#160;<span class="preprocessor">#define B_AX_RXSIM BIT(10)</span></div><div class="line"><a name="l14842"></a><span class="lineno">14842</span>&#160;<span class="preprocessor">#define B_AX_TXSIM BIT(9)</span></div><div class="line"><a name="l14843"></a><span class="lineno">14843</span>&#160;<span class="preprocessor">#define B_AX_ACEIM BIT(8)</span></div><div class="line"><a name="l14844"></a><span class="lineno">14844</span>&#160;<span class="preprocessor">#define B_AX_BYEIM BIT(7)</span></div><div class="line"><a name="l14845"></a><span class="lineno">14845</span>&#160;<span class="preprocessor">#define B_AX_WBEIM BIT(6)</span></div><div class="line"><a name="l14846"></a><span class="lineno">14846</span>&#160;<span class="preprocessor">#define B_AX_FSEIM BIT(5)</span></div><div class="line"><a name="l14847"></a><span class="lineno">14847</span>&#160;<span class="preprocessor">#define B_AX_RXFIM BIT(4)</span></div><div class="line"><a name="l14848"></a><span class="lineno">14848</span>&#160;<span class="preprocessor">#define B_AX_RXOIM BIT(3)</span></div><div class="line"><a name="l14849"></a><span class="lineno">14849</span>&#160;<span class="preprocessor">#define B_AX_RXUIM BIT(2)</span></div><div class="line"><a name="l14850"></a><span class="lineno">14850</span>&#160;<span class="preprocessor">#define B_AX_TXOIM BIT(1)</span></div><div class="line"><a name="l14851"></a><span class="lineno">14851</span>&#160;<span class="preprocessor">#define B_AX_TXEIM BIT(0)</span></div><div class="line"><a name="l14852"></a><span class="lineno">14852</span>&#160;</div><div class="line"><a name="l14853"></a><span class="lineno">14853</span>&#160;<span class="preprocessor">#define R_AX_SPIC_ISR 0x0030</span></div><div class="line"><a name="l14854"></a><span class="lineno">14854</span>&#160;<span class="preprocessor">#define B_AX_ACSIS BIT(11)</span></div><div class="line"><a name="l14855"></a><span class="lineno">14855</span>&#160;<span class="preprocessor">#define B_AX_RXSIS BIT(10)</span></div><div class="line"><a name="l14856"></a><span class="lineno">14856</span>&#160;<span class="preprocessor">#define B_AX_TXSIS BIT(9)</span></div><div class="line"><a name="l14857"></a><span class="lineno">14857</span>&#160;<span class="preprocessor">#define B_AX_ACEIS BIT(8)</span></div><div class="line"><a name="l14858"></a><span class="lineno">14858</span>&#160;<span class="preprocessor">#define B_AX_BYEIS BIT(7)</span></div><div class="line"><a name="l14859"></a><span class="lineno">14859</span>&#160;<span class="preprocessor">#define B_AX_WBEIS BIT(6)</span></div><div class="line"><a name="l14860"></a><span class="lineno">14860</span>&#160;<span class="preprocessor">#define B_AX_FSEIS BIT(5)</span></div><div class="line"><a name="l14861"></a><span class="lineno">14861</span>&#160;<span class="preprocessor">#define B_AX_RXFIS BIT(4)</span></div><div class="line"><a name="l14862"></a><span class="lineno">14862</span>&#160;<span class="preprocessor">#define B_AX_RXOIS BIT(3)</span></div><div class="line"><a name="l14863"></a><span class="lineno">14863</span>&#160;<span class="preprocessor">#define B_AX_RXUIS BIT(2)</span></div><div class="line"><a name="l14864"></a><span class="lineno">14864</span>&#160;<span class="preprocessor">#define B_AX_TXOIS BIT(1)</span></div><div class="line"><a name="l14865"></a><span class="lineno">14865</span>&#160;<span class="preprocessor">#define B_AX_TXEIS BIT(0)</span></div><div class="line"><a name="l14866"></a><span class="lineno">14866</span>&#160;</div><div class="line"><a name="l14867"></a><span class="lineno">14867</span>&#160;<span class="preprocessor">#define R_AX_SPIC_RISR 0x0034</span></div><div class="line"><a name="l14868"></a><span class="lineno">14868</span>&#160;<span class="preprocessor">#define B_AX_ACSIR BIT(11)</span></div><div class="line"><a name="l14869"></a><span class="lineno">14869</span>&#160;<span class="preprocessor">#define B_AX_RXSIR BIT(10)</span></div><div class="line"><a name="l14870"></a><span class="lineno">14870</span>&#160;<span class="preprocessor">#define B_AX_TXSIR BIT(9)</span></div><div class="line"><a name="l14871"></a><span class="lineno">14871</span>&#160;<span class="preprocessor">#define B_AX_ACEIR BIT(8)</span></div><div class="line"><a name="l14872"></a><span class="lineno">14872</span>&#160;<span class="preprocessor">#define B_AX_BYEIR BIT(7)</span></div><div class="line"><a name="l14873"></a><span class="lineno">14873</span>&#160;<span class="preprocessor">#define B_AX_WBEIR BIT(6)</span></div><div class="line"><a name="l14874"></a><span class="lineno">14874</span>&#160;<span class="preprocessor">#define B_AX_FSEIR BIT(5)</span></div><div class="line"><a name="l14875"></a><span class="lineno">14875</span>&#160;<span class="preprocessor">#define B_AX_RXFIR BIT(4)</span></div><div class="line"><a name="l14876"></a><span class="lineno">14876</span>&#160;<span class="preprocessor">#define B_AX_RXOIR BIT(3)</span></div><div class="line"><a name="l14877"></a><span class="lineno">14877</span>&#160;<span class="preprocessor">#define B_AX_RXUIR BIT(2)</span></div><div class="line"><a name="l14878"></a><span class="lineno">14878</span>&#160;<span class="preprocessor">#define B_AX_TXOIR BIT(1)</span></div><div class="line"><a name="l14879"></a><span class="lineno">14879</span>&#160;<span class="preprocessor">#define B_AX_TXEIR BIT(0)</span></div><div class="line"><a name="l14880"></a><span class="lineno">14880</span>&#160;</div><div class="line"><a name="l14881"></a><span class="lineno">14881</span>&#160;<span class="preprocessor">#define R_AX_SPIC_TXOICR 0x0038</span></div><div class="line"><a name="l14882"></a><span class="lineno">14882</span>&#160;<span class="preprocessor">#define B_AX_TXOICR BIT(0)</span></div><div class="line"><a name="l14883"></a><span class="lineno">14883</span>&#160;</div><div class="line"><a name="l14884"></a><span class="lineno">14884</span>&#160;<span class="preprocessor">#define R_AX_SPIC_RXOICR 0x003C</span></div><div class="line"><a name="l14885"></a><span class="lineno">14885</span>&#160;<span class="preprocessor">#define B_AX_RXOICR BIT(0)</span></div><div class="line"><a name="l14886"></a><span class="lineno">14886</span>&#160;</div><div class="line"><a name="l14887"></a><span class="lineno">14887</span>&#160;<span class="preprocessor">#define R_AX_SPIC_RXUICR 0x0040</span></div><div class="line"><a name="l14888"></a><span class="lineno">14888</span>&#160;<span class="preprocessor">#define B_AX_RXUICR BIT(0)</span></div><div class="line"><a name="l14889"></a><span class="lineno">14889</span>&#160;</div><div class="line"><a name="l14890"></a><span class="lineno">14890</span>&#160;<span class="preprocessor">#define R_AX_SPIC_MSTICR 0x0044</span></div><div class="line"><a name="l14891"></a><span class="lineno">14891</span>&#160;<span class="preprocessor">#define B_AX_MSTICR BIT(0)</span></div><div class="line"><a name="l14892"></a><span class="lineno">14892</span>&#160;</div><div class="line"><a name="l14893"></a><span class="lineno">14893</span>&#160;<span class="preprocessor">#define R_AX_SPIC_ICR 0x0048</span></div><div class="line"><a name="l14894"></a><span class="lineno">14894</span>&#160;<span class="preprocessor">#define B_AX_ICR BIT(0)</span></div><div class="line"><a name="l14895"></a><span class="lineno">14895</span>&#160;</div><div class="line"><a name="l14896"></a><span class="lineno">14896</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DMACR 0x004C</span></div><div class="line"><a name="l14897"></a><span class="lineno">14897</span>&#160;<span class="preprocessor">#define B_AX_TX_DMAC_EN BIT(1)</span></div><div class="line"><a name="l14898"></a><span class="lineno">14898</span>&#160;<span class="preprocessor">#define B_AX_RX_DMAC_EN BIT(0)</span></div><div class="line"><a name="l14899"></a><span class="lineno">14899</span>&#160;</div><div class="line"><a name="l14900"></a><span class="lineno">14900</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DMATDLR 0x0050</span></div><div class="line"><a name="l14901"></a><span class="lineno">14901</span>&#160;<span class="preprocessor">#define B_AX_DMATDL_SH 0</span></div><div class="line"><a name="l14902"></a><span class="lineno">14902</span>&#160;<span class="preprocessor">#define B_AX_DMATDL_MSK 0xffffffffL</span></div><div class="line"><a name="l14903"></a><span class="lineno">14903</span>&#160;</div><div class="line"><a name="l14904"></a><span class="lineno">14904</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DMARDLR 0x0054</span></div><div class="line"><a name="l14905"></a><span class="lineno">14905</span>&#160;<span class="preprocessor">#define B_AX_DMARDL_SH 0</span></div><div class="line"><a name="l14906"></a><span class="lineno">14906</span>&#160;<span class="preprocessor">#define B_AX_DMARDL_MSK 0xffffffffL</span></div><div class="line"><a name="l14907"></a><span class="lineno">14907</span>&#160;</div><div class="line"><a name="l14908"></a><span class="lineno">14908</span>&#160;<span class="preprocessor">#define R_AX_SPIC_IDR 0x0058</span></div><div class="line"><a name="l14909"></a><span class="lineno">14909</span>&#160;<span class="preprocessor">#define B_AX_IDCODE_SH 0</span></div><div class="line"><a name="l14910"></a><span class="lineno">14910</span>&#160;<span class="preprocessor">#define B_AX_IDCODE_MSK 0xffffffffL</span></div><div class="line"><a name="l14911"></a><span class="lineno">14911</span>&#160;</div><div class="line"><a name="l14912"></a><span class="lineno">14912</span>&#160;<span class="preprocessor">#define R_AX_SPIC_VERSION 0x005C</span></div><div class="line"><a name="l14913"></a><span class="lineno">14913</span>&#160;<span class="preprocessor">#define B_AX_SPIC_VERSION_SH 0</span></div><div class="line"><a name="l14914"></a><span class="lineno">14914</span>&#160;<span class="preprocessor">#define B_AX_SPIC_VERSION_MSK 0xffffffffL</span></div><div class="line"><a name="l14915"></a><span class="lineno">14915</span>&#160;</div><div class="line"><a name="l14916"></a><span class="lineno">14916</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DR_WORD 0x0060</span></div><div class="line"><a name="l14917"></a><span class="lineno">14917</span>&#160;<span class="preprocessor">#define B_AX_DR_WORD_SH 0</span></div><div class="line"><a name="l14918"></a><span class="lineno">14918</span>&#160;<span class="preprocessor">#define B_AX_DR_WORD_MSK 0xffffffffL</span></div><div class="line"><a name="l14919"></a><span class="lineno">14919</span>&#160;</div><div class="line"><a name="l14920"></a><span class="lineno">14920</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DR_HALF_WORD 0x0060</span></div><div class="line"><a name="l14921"></a><span class="lineno">14921</span>&#160;<span class="preprocessor">#define B_AX_DR_HALF_WORD_SH 0</span></div><div class="line"><a name="l14922"></a><span class="lineno">14922</span>&#160;<span class="preprocessor">#define B_AX_DR_HALF_WORD_MSK 0xffff</span></div><div class="line"><a name="l14923"></a><span class="lineno">14923</span>&#160;</div><div class="line"><a name="l14924"></a><span class="lineno">14924</span>&#160;<span class="preprocessor">#define R_AX_SPIC_DR_BYTE 0x0060</span></div><div class="line"><a name="l14925"></a><span class="lineno">14925</span>&#160;<span class="preprocessor">#define B_AX_DR_BYTE_SH 0</span></div><div class="line"><a name="l14926"></a><span class="lineno">14926</span>&#160;<span class="preprocessor">#define B_AX_DR_BYTE_MSK 0xff</span></div><div class="line"><a name="l14927"></a><span class="lineno">14927</span>&#160;</div><div class="line"><a name="l14928"></a><span class="lineno">14928</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_FAST_SINGLE 0x00E0</span></div><div class="line"><a name="l14929"></a><span class="lineno">14929</span>&#160;<span class="preprocessor">#define B_AX_FRD_CMD_SH 0</span></div><div class="line"><a name="l14930"></a><span class="lineno">14930</span>&#160;<span class="preprocessor">#define B_AX_FRD_CMD_MSK 0xffff</span></div><div class="line"><a name="l14931"></a><span class="lineno">14931</span>&#160;</div><div class="line"><a name="l14932"></a><span class="lineno">14932</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_DUAL_DATA 0x00E4</span></div><div class="line"><a name="l14933"></a><span class="lineno">14933</span>&#160;<span class="preprocessor">#define B_AX_RD_DUAL_O_CMD_SH 0</span></div><div class="line"><a name="l14934"></a><span class="lineno">14934</span>&#160;<span class="preprocessor">#define B_AX_RD_DUAL_O_CMD_MSK 0xff</span></div><div class="line"><a name="l14935"></a><span class="lineno">14935</span>&#160;</div><div class="line"><a name="l14936"></a><span class="lineno">14936</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_DUAL_ADDR_DATA 0x00E8</span></div><div class="line"><a name="l14937"></a><span class="lineno">14937</span>&#160;<span class="preprocessor">#define B_AX_RD_DUAL_IO_CMD_SH 0</span></div><div class="line"><a name="l14938"></a><span class="lineno">14938</span>&#160;<span class="preprocessor">#define B_AX_RD_DUAL_IO_CMD_MSK 0xff</span></div><div class="line"><a name="l14939"></a><span class="lineno">14939</span>&#160;</div><div class="line"><a name="l14940"></a><span class="lineno">14940</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_QUAD_DATA 0x00EC</span></div><div class="line"><a name="l14941"></a><span class="lineno">14941</span>&#160;<span class="preprocessor">#define B_AX_RD_QUAD_O_CMD_SH 0</span></div><div class="line"><a name="l14942"></a><span class="lineno">14942</span>&#160;<span class="preprocessor">#define B_AX_RD_QUAD_O_CMD_MSK 0xff</span></div><div class="line"><a name="l14943"></a><span class="lineno">14943</span>&#160;</div><div class="line"><a name="l14944"></a><span class="lineno">14944</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_QUAD_ADDR_DATA 0x00F0</span></div><div class="line"><a name="l14945"></a><span class="lineno">14945</span>&#160;<span class="preprocessor">#define B_AX_SPIC_PRM_VALUE_SH 16</span></div><div class="line"><a name="l14946"></a><span class="lineno">14946</span>&#160;<span class="preprocessor">#define B_AX_SPIC_PRM_VALUE_MSK 0xff</span></div><div class="line"><a name="l14947"></a><span class="lineno">14947</span>&#160;<span class="preprocessor">#define B_AX_RD_QUAD_IO_CMD_SH 0</span></div><div class="line"><a name="l14948"></a><span class="lineno">14948</span>&#160;<span class="preprocessor">#define B_AX_RD_QUAD_IO_CMD_MSK 0xff</span></div><div class="line"><a name="l14949"></a><span class="lineno">14949</span>&#160;</div><div class="line"><a name="l14950"></a><span class="lineno">14950</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_SINGLE 0x00F4</span></div><div class="line"><a name="l14951"></a><span class="lineno">14951</span>&#160;<span class="preprocessor">#define B_AX_WR_CMD_SH 0</span></div><div class="line"><a name="l14952"></a><span class="lineno">14952</span>&#160;<span class="preprocessor">#define B_AX_WR_CMD_MSK 0xffff</span></div><div class="line"><a name="l14953"></a><span class="lineno">14953</span>&#160;</div><div class="line"><a name="l14954"></a><span class="lineno">14954</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_DUAL_DATA 0x00F8</span></div><div class="line"><a name="l14955"></a><span class="lineno">14955</span>&#160;<span class="preprocessor">#define B_AX_WR_DUAL_I_CMD_SH 0</span></div><div class="line"><a name="l14956"></a><span class="lineno">14956</span>&#160;<span class="preprocessor">#define B_AX_WR_DUAL_I_CMD_MSK 0xff</span></div><div class="line"><a name="l14957"></a><span class="lineno">14957</span>&#160;</div><div class="line"><a name="l14958"></a><span class="lineno">14958</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_DUAL_ADDR_DATA 0x00FC</span></div><div class="line"><a name="l14959"></a><span class="lineno">14959</span>&#160;<span class="preprocessor">#define B_AX_SPIC_WR_DUAL_II_CMD_SH 0</span></div><div class="line"><a name="l14960"></a><span class="lineno">14960</span>&#160;<span class="preprocessor">#define B_AX_SPIC_WR_DUAL_II_CMD_MSK 0xff</span></div><div class="line"><a name="l14961"></a><span class="lineno">14961</span>&#160;</div><div class="line"><a name="l14962"></a><span class="lineno">14962</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_QUAD_DATA 0x0100</span></div><div class="line"><a name="l14963"></a><span class="lineno">14963</span>&#160;<span class="preprocessor">#define B_AX_WR_QUAD_I_CMD_SH 0</span></div><div class="line"><a name="l14964"></a><span class="lineno">14964</span>&#160;<span class="preprocessor">#define B_AX_WR_QUAD_I_CMD_MSK 0xff</span></div><div class="line"><a name="l14965"></a><span class="lineno">14965</span>&#160;</div><div class="line"><a name="l14966"></a><span class="lineno">14966</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_QUAD_ADDR_DATA 0x0104</span></div><div class="line"><a name="l14967"></a><span class="lineno">14967</span>&#160;<span class="preprocessor">#define B_AX_WR_QUAD_II_CMD_SH 0</span></div><div class="line"><a name="l14968"></a><span class="lineno">14968</span>&#160;<span class="preprocessor">#define B_AX_WR_QUAD_II_CMD_MSK 0xff</span></div><div class="line"><a name="l14969"></a><span class="lineno">14969</span>&#160;</div><div class="line"><a name="l14970"></a><span class="lineno">14970</span>&#160;<span class="preprocessor">#define R_AX_SPIC_WRITE_ENABLE 0x0108</span></div><div class="line"><a name="l14971"></a><span class="lineno">14971</span>&#160;<span class="preprocessor">#define B_AX_WR_EN_CMD_SH 0</span></div><div class="line"><a name="l14972"></a><span class="lineno">14972</span>&#160;<span class="preprocessor">#define B_AX_WR_EN_CMD_MSK 0xffff</span></div><div class="line"><a name="l14973"></a><span class="lineno">14973</span>&#160;</div><div class="line"><a name="l14974"></a><span class="lineno">14974</span>&#160;<span class="preprocessor">#define R_AX_SPIC_READ_STATUS 0x010C</span></div><div class="line"><a name="l14975"></a><span class="lineno">14975</span>&#160;<span class="preprocessor">#define B_AX_ADDR_EN BIT(31)</span></div><div class="line"><a name="l14976"></a><span class="lineno">14976</span>&#160;<span class="preprocessor">#define B_AX_ADDR_LEN_SH 29</span></div><div class="line"><a name="l14977"></a><span class="lineno">14977</span>&#160;<span class="preprocessor">#define B_AX_ADDR_LEN_MSK 0x3</span></div><div class="line"><a name="l14978"></a><span class="lineno">14978</span>&#160;<span class="preprocessor">#define B_AX_ADDR_SEL BIT(28)</span></div><div class="line"><a name="l14979"></a><span class="lineno">14979</span>&#160;<span class="preprocessor">#define B_AX_INTERVAL_EN BIT(27)</span></div><div class="line"><a name="l14980"></a><span class="lineno">14980</span>&#160;<span class="preprocessor">#define B_AX_RD_ST_CMD_SH 0</span></div><div class="line"><a name="l14981"></a><span class="lineno">14981</span>&#160;<span class="preprocessor">#define B_AX_RD_ST_CMD_MSK 0xffff</span></div><div class="line"><a name="l14982"></a><span class="lineno">14982</span>&#160;</div><div class="line"><a name="l14983"></a><span class="lineno">14983</span>&#160;<span class="preprocessor">#define R_AX_SPIC_CTRLR2 0x0110</span></div><div class="line"><a name="l14984"></a><span class="lineno">14984</span>&#160;<span class="preprocessor">#define B_AX_CS_ACTIVE_HOLD_SH 12</span></div><div class="line"><a name="l14985"></a><span class="lineno">14985</span>&#160;<span class="preprocessor">#define B_AX_CS_ACTIVE_HOLD_MSK 0x3</span></div><div class="line"><a name="l14986"></a><span class="lineno">14986</span>&#160;<span class="preprocessor">#define B_AX_RX_FIFO_ENTRY_SH 8</span></div><div class="line"><a name="l14987"></a><span class="lineno">14987</span>&#160;<span class="preprocessor">#define B_AX_RX_FIFO_ENTRY_MSK 0xf</span></div><div class="line"><a name="l14988"></a><span class="lineno">14988</span>&#160;<span class="preprocessor">#define B_AX_FIFO_ENTRY_SH 4</span></div><div class="line"><a name="l14989"></a><span class="lineno">14989</span>&#160;<span class="preprocessor">#define B_AX_FIFO_ENTRY_MSK 0xf</span></div><div class="line"><a name="l14990"></a><span class="lineno">14990</span>&#160;<span class="preprocessor">#define B_AX_SEQ_EN BIT(3)</span></div><div class="line"><a name="l14991"></a><span class="lineno">14991</span>&#160;<span class="preprocessor">#define B_AX_WPN_DNUM BIT(2)</span></div><div class="line"><a name="l14992"></a><span class="lineno">14992</span>&#160;<span class="preprocessor">#define B_AX_WPN_SET BIT(1)</span></div><div class="line"><a name="l14993"></a><span class="lineno">14993</span>&#160;<span class="preprocessor">#define B_AX_SO_DNUM BIT(0)</span></div><div class="line"><a name="l14994"></a><span class="lineno">14994</span>&#160;</div><div class="line"><a name="l14995"></a><span class="lineno">14995</span>&#160;<span class="preprocessor">#define R_AX_SPIC_FBAUDR 0x0114</span></div><div class="line"><a name="l14996"></a><span class="lineno">14996</span>&#160;<span class="preprocessor">#define B_AX_FSCKDV_SH 0</span></div><div class="line"><a name="l14997"></a><span class="lineno">14997</span>&#160;<span class="preprocessor">#define B_AX_FSCKDV_MSK 0xfff</span></div><div class="line"><a name="l14998"></a><span class="lineno">14998</span>&#160;</div><div class="line"><a name="l14999"></a><span class="lineno">14999</span>&#160;<span class="preprocessor">#define R_AX_SPIC_ADDR_LENGTH 0x0118</span></div><div class="line"><a name="l15000"></a><span class="lineno">15000</span>&#160;<span class="preprocessor">#define B_AX_ADDR_PHASE_LENGTH_SH 0</span></div><div class="line"><a name="l15001"></a><span class="lineno">15001</span>&#160;<span class="preprocessor">#define B_AX_ADDR_PHASE_LENGTH_MSK 0x7</span></div><div class="line"><a name="l15002"></a><span class="lineno">15002</span>&#160;</div><div class="line"><a name="l15003"></a><span class="lineno">15003</span>&#160;<span class="preprocessor">#define R_AX_SPIC_AUTO_LENGTH 0x011C</span></div><div class="line"><a name="l15004"></a><span class="lineno">15004</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CS_H_WR_DUM_LEN_SH 28</span></div><div class="line"><a name="l15005"></a><span class="lineno">15005</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CS_H_WR_DUM_LEN_MSK 0xf</span></div><div class="line"><a name="l15006"></a><span class="lineno">15006</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CS_H_RD_DUM_LEN_SH 26</span></div><div class="line"><a name="l15007"></a><span class="lineno">15007</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CS_H_RD_DUM_LEN_MSK 0x3</span></div><div class="line"><a name="l15008"></a><span class="lineno">15008</span>&#160;<span class="preprocessor">#define B_AX_ADDR_AUTO_DUM_LEN_SH 18</span></div><div class="line"><a name="l15009"></a><span class="lineno">15009</span>&#160;<span class="preprocessor">#define B_AX_ADDR_AUTO_DUM_LEN_MSK 0xff</span></div><div class="line"><a name="l15010"></a><span class="lineno">15010</span>&#160;<span class="preprocessor">#define B_AX_ADDR_AUTO_ADDR_LENGTH_SH 16</span></div><div class="line"><a name="l15011"></a><span class="lineno">15011</span>&#160;<span class="preprocessor">#define B_AX_ADDR_AUTO_ADDR_LENGTH_MSK 0x3</span></div><div class="line"><a name="l15012"></a><span class="lineno">15012</span>&#160;<span class="preprocessor">#define B_AX_ADDR_IN_PHYSICAL_CYC_SH 12</span></div><div class="line"><a name="l15013"></a><span class="lineno">15013</span>&#160;<span class="preprocessor">#define B_AX_ADDR_IN_PHYSICAL_CYC_MSK 0xf</span></div><div class="line"><a name="l15014"></a><span class="lineno">15014</span>&#160;</div><div class="line"><a name="l15015"></a><span class="lineno">15015</span>&#160;<span class="preprocessor">#define R_AX_SPIC_VALID_CMD 0x0120</span></div><div class="line"><a name="l15016"></a><span class="lineno">15016</span>&#160;<span class="preprocessor">#define B_AX_ADDR_SEQ_TRANS_EN BIT(14)</span></div><div class="line"><a name="l15017"></a><span class="lineno">15017</span>&#160;<span class="preprocessor">#define B_AX_ADDR_CTRLR0_CH BIT(12)</span></div><div class="line"><a name="l15018"></a><span class="lineno">15018</span>&#160;<span class="preprocessor">#define B_AX_ADDR_PRM_EN BIT(11)</span></div><div class="line"><a name="l15019"></a><span class="lineno">15019</span>&#160;<span class="preprocessor">#define B_AX_ADDR_WR_BLOCKING BIT(9)</span></div><div class="line"><a name="l15020"></a><span class="lineno">15020</span>&#160;<span class="preprocessor">#define B_AX_ADDR_WR_QUAD_II BIT(8)</span></div><div class="line"><a name="l15021"></a><span class="lineno">15021</span>&#160;<span class="preprocessor">#define B_AX_ADDR_WR_QUAD_I BIT(7)</span></div><div class="line"><a name="l15022"></a><span class="lineno">15022</span>&#160;<span class="preprocessor">#define B_AX_ADDR_WR_DUAL_II BIT(6)</span></div><div class="line"><a name="l15023"></a><span class="lineno">15023</span>&#160;<span class="preprocessor">#define B_AX_ADDR_WR_DUAL_I BIT(5)</span></div><div class="line"><a name="l15024"></a><span class="lineno">15024</span>&#160;<span class="preprocessor">#define B_AX_ADDR_RD_QUAD_IO BIT(4)</span></div><div class="line"><a name="l15025"></a><span class="lineno">15025</span>&#160;<span class="preprocessor">#define B_AX_ADDR_RD_QUAD_O BIT(3)</span></div><div class="line"><a name="l15026"></a><span class="lineno">15026</span>&#160;<span class="preprocessor">#define B_AX_ADDR_RD_DUAL_IO BIT(2)</span></div><div class="line"><a name="l15027"></a><span class="lineno">15027</span>&#160;<span class="preprocessor">#define B_AX_ADDR_RD_DUAL_I BIT(1)</span></div><div class="line"><a name="l15028"></a><span class="lineno">15028</span>&#160;<span class="preprocessor">#define B_AX_ADDR_FRD_SINGEL BIT(0)</span></div><div class="line"><a name="l15029"></a><span class="lineno">15029</span>&#160;</div><div class="line"><a name="l15030"></a><span class="lineno">15030</span>&#160;<span class="preprocessor">#define R_AX_SPIC_FLASH_SIZE 0x0124</span></div><div class="line"><a name="l15031"></a><span class="lineno">15031</span>&#160;<span class="preprocessor">#define B_AX_FLASH_SIZE_SH 0</span></div><div class="line"><a name="l15032"></a><span class="lineno">15032</span>&#160;<span class="preprocessor">#define B_AX_FLASH_SIZE_MSK 0xfff</span></div><div class="line"><a name="l15033"></a><span class="lineno">15033</span>&#160;</div><div class="line"><a name="l15034"></a><span class="lineno">15034</span>&#160;<span class="preprocessor">#define R_AX_SPIC_FLUSH_FIFO 0x0128</span></div><div class="line"><a name="l15035"></a><span class="lineno">15035</span>&#160;<span class="preprocessor">#define B_AX_FLUSH_PGM_RST_FIFO BIT(1)</span></div><div class="line"><a name="l15036"></a><span class="lineno">15036</span>&#160;<span class="preprocessor">#define B_AX_FLUSH_FIFO BIT(0)</span></div><div class="line"><a name="l15037"></a><span class="lineno">15037</span>&#160;</div><div class="line"><a name="l15038"></a><span class="lineno">15038</span>&#160;<span class="preprocessor">#define R_AX_SPIC_PGM_RST_FIFO 0x0140</span></div><div class="line"><a name="l15039"></a><span class="lineno">15039</span>&#160;<span class="preprocessor">#define B_AX_PGM_RST_FIFO_SH 0</span></div><div class="line"><a name="l15040"></a><span class="lineno">15040</span>&#160;<span class="preprocessor">#define B_AX_PGM_RST_FIFO_MSK 0xffff</span></div><div class="line"><a name="l15041"></a><span class="lineno">15041</span>&#160;</div><div class="line"><a name="l15042"></a><span class="lineno">15042</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15043"></a><span class="lineno">15043</span>&#160;<span class="comment">// WL_AX_Reg_UART.xls</span></div><div class="line"><a name="l15044"></a><span class="lineno">15044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15045"></a><span class="lineno">15045</span>&#160;</div><div class="line"><a name="l15046"></a><span class="lineno">15046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15047"></a><span class="lineno">15047</span>&#160;<span class="comment">// UART</span></div><div class="line"><a name="l15048"></a><span class="lineno">15048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15049"></a><span class="lineno">15049</span>&#160;</div><div class="line"><a name="l15050"></a><span class="lineno">15050</span>&#160;<span class="preprocessor">#define R_AX_UART_RBR 0x0000</span></div><div class="line"><a name="l15051"></a><span class="lineno">15051</span>&#160;<span class="preprocessor">#define B_AX_RBR_SH 0</span></div><div class="line"><a name="l15052"></a><span class="lineno">15052</span>&#160;<span class="preprocessor">#define B_AX_RBR_MSK 0xff</span></div><div class="line"><a name="l15053"></a><span class="lineno">15053</span>&#160;</div><div class="line"><a name="l15054"></a><span class="lineno">15054</span>&#160;<span class="preprocessor">#define R_AX_UART_THR 0x0000</span></div><div class="line"><a name="l15055"></a><span class="lineno">15055</span>&#160;<span class="preprocessor">#define B_AX_THR_SH 0</span></div><div class="line"><a name="l15056"></a><span class="lineno">15056</span>&#160;<span class="preprocessor">#define B_AX_THR_MSK 0xff</span></div><div class="line"><a name="l15057"></a><span class="lineno">15057</span>&#160;</div><div class="line"><a name="l15058"></a><span class="lineno">15058</span>&#160;<span class="preprocessor">#define R_AX_UART_DLH 0x0004</span></div><div class="line"><a name="l15059"></a><span class="lineno">15059</span>&#160;<span class="preprocessor">#define B_AX_DLH_SH 0</span></div><div class="line"><a name="l15060"></a><span class="lineno">15060</span>&#160;<span class="preprocessor">#define B_AX_DLH_MSK 0xff</span></div><div class="line"><a name="l15061"></a><span class="lineno">15061</span>&#160;</div><div class="line"><a name="l15062"></a><span class="lineno">15062</span>&#160;<span class="preprocessor">#define R_AX_UART_DLL 0x0000</span></div><div class="line"><a name="l15063"></a><span class="lineno">15063</span>&#160;<span class="preprocessor">#define B_AX_DLL_SH 0</span></div><div class="line"><a name="l15064"></a><span class="lineno">15064</span>&#160;<span class="preprocessor">#define B_AX_DLL_MSK 0xff</span></div><div class="line"><a name="l15065"></a><span class="lineno">15065</span>&#160;</div><div class="line"><a name="l15066"></a><span class="lineno">15066</span>&#160;<span class="preprocessor">#define R_AX_UART_IER 0x0004</span></div><div class="line"><a name="l15067"></a><span class="lineno">15067</span>&#160;<span class="preprocessor">#define B_AX_IER_PTIME BIT(7)</span></div><div class="line"><a name="l15068"></a><span class="lineno">15068</span>&#160;<span class="preprocessor">#define B_AX_IER_EDSSI BIT(3)</span></div><div class="line"><a name="l15069"></a><span class="lineno">15069</span>&#160;<span class="preprocessor">#define B_AX_IER_ELSI BIT(2)</span></div><div class="line"><a name="l15070"></a><span class="lineno">15070</span>&#160;<span class="preprocessor">#define B_AX_IER_ETBEI BIT(1)</span></div><div class="line"><a name="l15071"></a><span class="lineno">15071</span>&#160;<span class="preprocessor">#define B_AX_IER_ERBFI BIT(0)</span></div><div class="line"><a name="l15072"></a><span class="lineno">15072</span>&#160;</div><div class="line"><a name="l15073"></a><span class="lineno">15073</span>&#160;<span class="preprocessor">#define R_AX_UART_IIR 0x0008</span></div><div class="line"><a name="l15074"></a><span class="lineno">15074</span>&#160;<span class="preprocessor">#define B_AX_FIFOSE_SH 6</span></div><div class="line"><a name="l15075"></a><span class="lineno">15075</span>&#160;<span class="preprocessor">#define B_AX_FIFOSE_MSK 0x3</span></div><div class="line"><a name="l15076"></a><span class="lineno">15076</span>&#160;<span class="preprocessor">#define B_AX_IID_SH 0</span></div><div class="line"><a name="l15077"></a><span class="lineno">15077</span>&#160;<span class="preprocessor">#define B_AX_IID_MSK 0xf</span></div><div class="line"><a name="l15078"></a><span class="lineno">15078</span>&#160;</div><div class="line"><a name="l15079"></a><span class="lineno">15079</span>&#160;<span class="preprocessor">#define R_AX_UART_FCR 0x0008</span></div><div class="line"><a name="l15080"></a><span class="lineno">15080</span>&#160;<span class="preprocessor">#define B_AX_RT_SH 6</span></div><div class="line"><a name="l15081"></a><span class="lineno">15081</span>&#160;<span class="preprocessor">#define B_AX_RT_MSK 0x3</span></div><div class="line"><a name="l15082"></a><span class="lineno">15082</span>&#160;<span class="preprocessor">#define B_AX_TET_SH 4</span></div><div class="line"><a name="l15083"></a><span class="lineno">15083</span>&#160;<span class="preprocessor">#define B_AX_TET_MSK 0x3</span></div><div class="line"><a name="l15084"></a><span class="lineno">15084</span>&#160;<span class="preprocessor">#define B_AX_DMAM BIT(3)</span></div><div class="line"><a name="l15085"></a><span class="lineno">15085</span>&#160;<span class="preprocessor">#define B_AX_XFIFOR BIT(2)</span></div><div class="line"><a name="l15086"></a><span class="lineno">15086</span>&#160;<span class="preprocessor">#define B_AX_RFIFOR BIT(1)</span></div><div class="line"><a name="l15087"></a><span class="lineno">15087</span>&#160;<span class="preprocessor">#define B_AX_FIFOE BIT(0)</span></div><div class="line"><a name="l15088"></a><span class="lineno">15088</span>&#160;</div><div class="line"><a name="l15089"></a><span class="lineno">15089</span>&#160;<span class="preprocessor">#define R_AX_UART_LCR 0x000C</span></div><div class="line"><a name="l15090"></a><span class="lineno">15090</span>&#160;<span class="preprocessor">#define B_AX_DLAB BIT(7)</span></div><div class="line"><a name="l15091"></a><span class="lineno">15091</span>&#160;<span class="preprocessor">#define B_AX_BC BIT(6)</span></div><div class="line"><a name="l15092"></a><span class="lineno">15092</span>&#160;<span class="preprocessor">#define B_AX_EPS BIT(4)</span></div><div class="line"><a name="l15093"></a><span class="lineno">15093</span>&#160;<span class="preprocessor">#define B_AX_PEN BIT(3)</span></div><div class="line"><a name="l15094"></a><span class="lineno">15094</span>&#160;<span class="preprocessor">#define B_AX_STOP BIT(2)</span></div><div class="line"><a name="l15095"></a><span class="lineno">15095</span>&#160;<span class="preprocessor">#define B_AX_DLS_SH 0</span></div><div class="line"><a name="l15096"></a><span class="lineno">15096</span>&#160;<span class="preprocessor">#define B_AX_DLS_MSK 0x3</span></div><div class="line"><a name="l15097"></a><span class="lineno">15097</span>&#160;</div><div class="line"><a name="l15098"></a><span class="lineno">15098</span>&#160;<span class="preprocessor">#define R_AX_UART_MCR 0x0010</span></div><div class="line"><a name="l15099"></a><span class="lineno">15099</span>&#160;<span class="preprocessor">#define B_AX_SIRE BIT(6)</span></div><div class="line"><a name="l15100"></a><span class="lineno">15100</span>&#160;<span class="preprocessor">#define B_AX_AFCE BIT(5)</span></div><div class="line"><a name="l15101"></a><span class="lineno">15101</span>&#160;<span class="preprocessor">#define B_AX_LB BIT(4)</span></div><div class="line"><a name="l15102"></a><span class="lineno">15102</span>&#160;<span class="preprocessor">#define B_AX_OUT2 BIT(3)</span></div><div class="line"><a name="l15103"></a><span class="lineno">15103</span>&#160;<span class="preprocessor">#define B_AX_OUT1 BIT(2)</span></div><div class="line"><a name="l15104"></a><span class="lineno">15104</span>&#160;<span class="preprocessor">#define B_AX_RTS BIT(1)</span></div><div class="line"><a name="l15105"></a><span class="lineno">15105</span>&#160;<span class="preprocessor">#define B_AX_DTR BIT(0)</span></div><div class="line"><a name="l15106"></a><span class="lineno">15106</span>&#160;</div><div class="line"><a name="l15107"></a><span class="lineno">15107</span>&#160;<span class="preprocessor">#define R_AX_UART_LSR 0x0014</span></div><div class="line"><a name="l15108"></a><span class="lineno">15108</span>&#160;<span class="preprocessor">#define B_AX_RFE BIT(7)</span></div><div class="line"><a name="l15109"></a><span class="lineno">15109</span>&#160;<span class="preprocessor">#define B_AX_TEMT BIT(6)</span></div><div class="line"><a name="l15110"></a><span class="lineno">15110</span>&#160;<span class="preprocessor">#define B_AX_THRE BIT(5)</span></div><div class="line"><a name="l15111"></a><span class="lineno">15111</span>&#160;<span class="preprocessor">#define B_AX_BI BIT(4)</span></div><div class="line"><a name="l15112"></a><span class="lineno">15112</span>&#160;<span class="preprocessor">#define B_AX_FE BIT(3)</span></div><div class="line"><a name="l15113"></a><span class="lineno">15113</span>&#160;<span class="preprocessor">#define B_AX_PE BIT(2)</span></div><div class="line"><a name="l15114"></a><span class="lineno">15114</span>&#160;<span class="preprocessor">#define B_AX_OE BIT(1)</span></div><div class="line"><a name="l15115"></a><span class="lineno">15115</span>&#160;<span class="preprocessor">#define B_AX_DR BIT(0)</span></div><div class="line"><a name="l15116"></a><span class="lineno">15116</span>&#160;</div><div class="line"><a name="l15117"></a><span class="lineno">15117</span>&#160;<span class="preprocessor">#define R_AX_UART_MSR 0x0018</span></div><div class="line"><a name="l15118"></a><span class="lineno">15118</span>&#160;<span class="preprocessor">#define B_AX_DCD BIT(7)</span></div><div class="line"><a name="l15119"></a><span class="lineno">15119</span>&#160;<span class="preprocessor">#define B_AX_RI BIT(6)</span></div><div class="line"><a name="l15120"></a><span class="lineno">15120</span>&#160;<span class="preprocessor">#define B_AX_DSR BIT(5)</span></div><div class="line"><a name="l15121"></a><span class="lineno">15121</span>&#160;<span class="preprocessor">#define B_AX_CTS BIT(4)</span></div><div class="line"><a name="l15122"></a><span class="lineno">15122</span>&#160;<span class="preprocessor">#define B_AX_DDCD BIT(3)</span></div><div class="line"><a name="l15123"></a><span class="lineno">15123</span>&#160;<span class="preprocessor">#define B_AX_TERI BIT(2)</span></div><div class="line"><a name="l15124"></a><span class="lineno">15124</span>&#160;<span class="preprocessor">#define B_AX_DDSR BIT(1)</span></div><div class="line"><a name="l15125"></a><span class="lineno">15125</span>&#160;<span class="preprocessor">#define B_AX_DCTS BIT(0)</span></div><div class="line"><a name="l15126"></a><span class="lineno">15126</span>&#160;</div><div class="line"><a name="l15127"></a><span class="lineno">15127</span>&#160;<span class="preprocessor">#define R_AX_UART_SCR 0x001C</span></div><div class="line"><a name="l15128"></a><span class="lineno">15128</span>&#160;<span class="preprocessor">#define B_AX_SCR_SH 0</span></div><div class="line"><a name="l15129"></a><span class="lineno">15129</span>&#160;<span class="preprocessor">#define B_AX_SCR_MSK 0xff</span></div><div class="line"><a name="l15130"></a><span class="lineno">15130</span>&#160;</div><div class="line"><a name="l15131"></a><span class="lineno">15131</span>&#160;<span class="preprocessor">#define R_AX_UART_LPDLL 0x001C</span></div><div class="line"><a name="l15132"></a><span class="lineno">15132</span>&#160;<span class="preprocessor">#define B_AX_LPDLL_SH 0</span></div><div class="line"><a name="l15133"></a><span class="lineno">15133</span>&#160;<span class="preprocessor">#define B_AX_LPDLL_MSK 0xff</span></div><div class="line"><a name="l15134"></a><span class="lineno">15134</span>&#160;</div><div class="line"><a name="l15135"></a><span class="lineno">15135</span>&#160;<span class="preprocessor">#define R_AX_UART_LPDLH 0x001C</span></div><div class="line"><a name="l15136"></a><span class="lineno">15136</span>&#160;<span class="preprocessor">#define B_AX_LPDLH_SH 0</span></div><div class="line"><a name="l15137"></a><span class="lineno">15137</span>&#160;<span class="preprocessor">#define B_AX_LPDLH_MSK 0xff</span></div><div class="line"><a name="l15138"></a><span class="lineno">15138</span>&#160;</div><div class="line"><a name="l15139"></a><span class="lineno">15139</span>&#160;<span class="preprocessor">#define R_AX_UART_FAR 0x0070</span></div><div class="line"><a name="l15140"></a><span class="lineno">15140</span>&#160;<span class="preprocessor">#define B_AX_FAR BIT(0)</span></div><div class="line"><a name="l15141"></a><span class="lineno">15141</span>&#160;</div><div class="line"><a name="l15142"></a><span class="lineno">15142</span>&#160;<span class="preprocessor">#define R_AX_UART_TFR 0x0074</span></div><div class="line"><a name="l15143"></a><span class="lineno">15143</span>&#160;<span class="preprocessor">#define B_AX_TFR_SH 0</span></div><div class="line"><a name="l15144"></a><span class="lineno">15144</span>&#160;<span class="preprocessor">#define B_AX_TFR_MSK 0xff</span></div><div class="line"><a name="l15145"></a><span class="lineno">15145</span>&#160;</div><div class="line"><a name="l15146"></a><span class="lineno">15146</span>&#160;<span class="preprocessor">#define R_AX_UART_RFW 0x0078</span></div><div class="line"><a name="l15147"></a><span class="lineno">15147</span>&#160;<span class="preprocessor">#define B_AX_RFFE BIT(9)</span></div><div class="line"><a name="l15148"></a><span class="lineno">15148</span>&#160;<span class="preprocessor">#define B_AX_RFPE BIT(8)</span></div><div class="line"><a name="l15149"></a><span class="lineno">15149</span>&#160;<span class="preprocessor">#define B_AX_RFWD_SH 0</span></div><div class="line"><a name="l15150"></a><span class="lineno">15150</span>&#160;<span class="preprocessor">#define B_AX_RFWD_MSK 0xff</span></div><div class="line"><a name="l15151"></a><span class="lineno">15151</span>&#160;</div><div class="line"><a name="l15152"></a><span class="lineno">15152</span>&#160;<span class="preprocessor">#define R_AX_UART_USR 0x007C</span></div><div class="line"><a name="l15153"></a><span class="lineno">15153</span>&#160;<span class="preprocessor">#define B_AX_RFF BIT(4)</span></div><div class="line"><a name="l15154"></a><span class="lineno">15154</span>&#160;<span class="preprocessor">#define B_AX_RFNE BIT(3)</span></div><div class="line"><a name="l15155"></a><span class="lineno">15155</span>&#160;<span class="preprocessor">#define B_AX_TFE BIT(2)</span></div><div class="line"><a name="l15156"></a><span class="lineno">15156</span>&#160;<span class="preprocessor">#define B_AX_TFNF BIT(1)</span></div><div class="line"><a name="l15157"></a><span class="lineno">15157</span>&#160;<span class="preprocessor">#define B_AX_BUSY BIT(0)</span></div><div class="line"><a name="l15158"></a><span class="lineno">15158</span>&#160;</div><div class="line"><a name="l15159"></a><span class="lineno">15159</span>&#160;<span class="preprocessor">#define R_AX_UART_TFL 0x0080</span></div><div class="line"><a name="l15160"></a><span class="lineno">15160</span>&#160;<span class="preprocessor">#define B_AX_TFL_SH 0</span></div><div class="line"><a name="l15161"></a><span class="lineno">15161</span>&#160;<span class="preprocessor">#define B_AX_TFL_MSK 0xffffffffL</span></div><div class="line"><a name="l15162"></a><span class="lineno">15162</span>&#160;</div><div class="line"><a name="l15163"></a><span class="lineno">15163</span>&#160;<span class="preprocessor">#define R_AX_UART_RFL 0x0084</span></div><div class="line"><a name="l15164"></a><span class="lineno">15164</span>&#160;<span class="preprocessor">#define B_AX_RFL_SH 0</span></div><div class="line"><a name="l15165"></a><span class="lineno">15165</span>&#160;<span class="preprocessor">#define B_AX_RFL_MSK 0xffffffffL</span></div><div class="line"><a name="l15166"></a><span class="lineno">15166</span>&#160;</div><div class="line"><a name="l15167"></a><span class="lineno">15167</span>&#160;<span class="preprocessor">#define R_AX_UART_SRR 0x0088</span></div><div class="line"><a name="l15168"></a><span class="lineno">15168</span>&#160;<span class="preprocessor">#define B_AX_XFR BIT(2)</span></div><div class="line"><a name="l15169"></a><span class="lineno">15169</span>&#160;<span class="preprocessor">#define B_AX_RFR BIT(1)</span></div><div class="line"><a name="l15170"></a><span class="lineno">15170</span>&#160;<span class="preprocessor">#define B_AX_UR BIT(0)</span></div><div class="line"><a name="l15171"></a><span class="lineno">15171</span>&#160;</div><div class="line"><a name="l15172"></a><span class="lineno">15172</span>&#160;<span class="preprocessor">#define R_AX_UART_HTX 0x00A4</span></div><div class="line"><a name="l15173"></a><span class="lineno">15173</span>&#160;<span class="preprocessor">#define B_AX_HTX BIT(0)</span></div><div class="line"><a name="l15174"></a><span class="lineno">15174</span>&#160;</div><div class="line"><a name="l15175"></a><span class="lineno">15175</span>&#160;<span class="preprocessor">#define R_AX_UART_DMASA 0x00A8</span></div><div class="line"><a name="l15176"></a><span class="lineno">15176</span>&#160;<span class="preprocessor">#define B_AX_DMASA BIT(0)</span></div><div class="line"><a name="l15177"></a><span class="lineno">15177</span>&#160;</div><div class="line"><a name="l15178"></a><span class="lineno">15178</span>&#160;<span class="preprocessor">#define R_AX_UART_CPR 0x00F4</span></div><div class="line"><a name="l15179"></a><span class="lineno">15179</span>&#160;<span class="preprocessor">#define B_AX_FIFO_MODE_SH 16</span></div><div class="line"><a name="l15180"></a><span class="lineno">15180</span>&#160;<span class="preprocessor">#define B_AX_FIFO_MODE_MSK 0xff</span></div><div class="line"><a name="l15181"></a><span class="lineno">15181</span>&#160;<span class="preprocessor">#define B_AX_DMA_EXTRA BIT(13)</span></div><div class="line"><a name="l15182"></a><span class="lineno">15182</span>&#160;<span class="preprocessor">#define B_AX_UART_ADD_ENCODED_PARAMS BIT(12)</span></div><div class="line"><a name="l15183"></a><span class="lineno">15183</span>&#160;<span class="preprocessor">#define B_AX_SHADOW BIT(11)</span></div><div class="line"><a name="l15184"></a><span class="lineno">15184</span>&#160;<span class="preprocessor">#define B_AX_FIFO_STAT BIT(10)</span></div><div class="line"><a name="l15185"></a><span class="lineno">15185</span>&#160;<span class="preprocessor">#define B_AX_FIFO_ACCESS BIT(9)</span></div><div class="line"><a name="l15186"></a><span class="lineno">15186</span>&#160;<span class="preprocessor">#define B_AX_ADDITIONAL_FEAT BIT(8)</span></div><div class="line"><a name="l15187"></a><span class="lineno">15187</span>&#160;<span class="preprocessor">#define B_AX_SIR_LP_MODE BIT(7)</span></div><div class="line"><a name="l15188"></a><span class="lineno">15188</span>&#160;<span class="preprocessor">#define B_AX_SIR_MODE BIT(6)</span></div><div class="line"><a name="l15189"></a><span class="lineno">15189</span>&#160;<span class="preprocessor">#define B_AX_THRE_MODE BIT(5)</span></div><div class="line"><a name="l15190"></a><span class="lineno">15190</span>&#160;<span class="preprocessor">#define B_AX_AFCE_MODE BIT(4)</span></div><div class="line"><a name="l15191"></a><span class="lineno">15191</span>&#160;<span class="preprocessor">#define B_AX_APB_DATA_WIDTH_SH 0</span></div><div class="line"><a name="l15192"></a><span class="lineno">15192</span>&#160;<span class="preprocessor">#define B_AX_APB_DATA_WIDTH_MSK 0x3</span></div><div class="line"><a name="l15193"></a><span class="lineno">15193</span>&#160;</div><div class="line"><a name="l15194"></a><span class="lineno">15194</span>&#160;<span class="preprocessor">#define R_AX_UART_UCV 0x00F8</span></div><div class="line"><a name="l15195"></a><span class="lineno">15195</span>&#160;<span class="preprocessor">#define B_AX_UCV_SH 0</span></div><div class="line"><a name="l15196"></a><span class="lineno">15196</span>&#160;<span class="preprocessor">#define B_AX_UCV_MSK 0xffffffffL</span></div><div class="line"><a name="l15197"></a><span class="lineno">15197</span>&#160;</div><div class="line"><a name="l15198"></a><span class="lineno">15198</span>&#160;<span class="preprocessor">#define R_AX_UART_CTR 0x00FC</span></div><div class="line"><a name="l15199"></a><span class="lineno">15199</span>&#160;<span class="preprocessor">#define B_AX_PID_SH 0</span></div><div class="line"><a name="l15200"></a><span class="lineno">15200</span>&#160;<span class="preprocessor">#define B_AX_PID_MSK 0xffffffffL</span></div><div class="line"><a name="l15201"></a><span class="lineno">15201</span>&#160;</div><div class="line"><a name="l15202"></a><span class="lineno">15202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15203"></a><span class="lineno">15203</span>&#160;<span class="comment">// WL_AX_Reg_USB.xlsx</span></div><div class="line"><a name="l15204"></a><span class="lineno">15204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15205"></a><span class="lineno">15205</span>&#160;</div><div class="line"><a name="l15206"></a><span class="lineno">15206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15207"></a><span class="lineno">15207</span>&#160;<span class="comment">// USB_REG</span></div><div class="line"><a name="l15208"></a><span class="lineno">15208</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l15209"></a><span class="lineno">15209</span>&#160;</div><div class="line"><a name="l15210"></a><span class="lineno">15210</span>&#160;<span class="preprocessor">#define R_AX_USB2_MAC_0 0x1000</span></div><div class="line"><a name="l15211"></a><span class="lineno">15211</span>&#160;<span class="preprocessor">#define B_AX_TOUT_DELAY_FS_SH 24</span></div><div class="line"><a name="l15212"></a><span class="lineno">15212</span>&#160;<span class="preprocessor">#define B_AX_TOUT_DELAY_FS_MSK 0xff</span></div><div class="line"><a name="l15213"></a><span class="lineno">15213</span>&#160;<span class="preprocessor">#define B_AX_TOUT_DELAY_HS_SH 16</span></div><div class="line"><a name="l15214"></a><span class="lineno">15214</span>&#160;<span class="preprocessor">#define B_AX_TOUT_DELAY_HS_MSK 0xff</span></div><div class="line"><a name="l15215"></a><span class="lineno">15215</span>&#160;<span class="preprocessor">#define B_AX_TOUT_DIS BIT(15)</span></div><div class="line"><a name="l15216"></a><span class="lineno">15216</span>&#160;<span class="preprocessor">#define B_AX_CRC_CHK_OPT BIT(14)</span></div><div class="line"><a name="l15217"></a><span class="lineno">15217</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PCERST BIT(13)</span></div><div class="line"><a name="l15218"></a><span class="lineno">15218</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TOGL BIT(12)</span></div><div class="line"><a name="l15219"></a><span class="lineno">15219</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TOGLSEL BIT(11)</span></div><div class="line"><a name="l15220"></a><span class="lineno">15220</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PIDSW BIT(10)</span></div><div class="line"><a name="l15221"></a><span class="lineno">15221</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PCE_IN BIT(9)</span></div><div class="line"><a name="l15222"></a><span class="lineno">15222</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PCE_OUT BIT(8)</span></div><div class="line"><a name="l15223"></a><span class="lineno">15223</span>&#160;<span class="preprocessor">#define B_AX_PID_FORCE_SH 0</span></div><div class="line"><a name="l15224"></a><span class="lineno">15224</span>&#160;<span class="preprocessor">#define B_AX_PID_FORCE_MSK 0xff</span></div><div class="line"><a name="l15225"></a><span class="lineno">15225</span>&#160;</div><div class="line"><a name="l15226"></a><span class="lineno">15226</span>&#160;<span class="preprocessor">#define R_AX_USB2_MAC_1 0x1004</span></div><div class="line"><a name="l15227"></a><span class="lineno">15227</span>&#160;<span class="preprocessor">#define B_AX_FORCE_PCE_CMD BIT(31)</span></div><div class="line"><a name="l15228"></a><span class="lineno">15228</span>&#160;</div><div class="line"><a name="l15229"></a><span class="lineno">15229</span>&#160;<span class="preprocessor">#define R_AX_USB2_LINK_PORT 0x1008</span></div><div class="line"><a name="l15230"></a><span class="lineno">15230</span>&#160;<span class="preprocessor">#define B_AX_R_HOST_PWR_CTRL BIT(23)</span></div><div class="line"><a name="l15231"></a><span class="lineno">15231</span>&#160;<span class="preprocessor">#define B_AX_R_USB2_CLR_TXVLD BIT(22)</span></div><div class="line"><a name="l15232"></a><span class="lineno">15232</span>&#160;<span class="preprocessor">#define B_AX_R_USB2_SE0 BIT(21)</span></div><div class="line"><a name="l15233"></a><span class="lineno">15233</span>&#160;<span class="preprocessor">#define B_AX_HOST_RESUME_EDGE_EN BIT(20)</span></div><div class="line"><a name="l15234"></a><span class="lineno">15234</span>&#160;<span class="preprocessor">#define B_AX_RESUME_SEL_SH 16</span></div><div class="line"><a name="l15235"></a><span class="lineno">15235</span>&#160;<span class="preprocessor">#define B_AX_RESUME_SEL_MSK 0xf</span></div><div class="line"><a name="l15236"></a><span class="lineno">15236</span>&#160;<span class="preprocessor">#define B_AX_DELAY_CHIRP_K_SH 14</span></div><div class="line"><a name="l15237"></a><span class="lineno">15237</span>&#160;<span class="preprocessor">#define B_AX_DELAY_CHIRP_K_MSK 0x3</span></div><div class="line"><a name="l15238"></a><span class="lineno">15238</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXVLD1 BIT(13)</span></div><div class="line"><a name="l15239"></a><span class="lineno">15239</span>&#160;<span class="preprocessor">#define B_AX_FORCE_TXVLD0 BIT(12)</span></div><div class="line"><a name="l15240"></a><span class="lineno">15240</span>&#160;<span class="preprocessor">#define B_AX_DORCE_DAT1 BIT(11)</span></div><div class="line"><a name="l15241"></a><span class="lineno">15241</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DAT0 BIT(10)</span></div><div class="line"><a name="l15242"></a><span class="lineno">15242</span>&#160;<span class="preprocessor">#define B_AX_LS_TEST BIT(9)</span></div><div class="line"><a name="l15243"></a><span class="lineno">15243</span>&#160;<span class="preprocessor">#define B_AX_LS_CHANGE BIT(8)</span></div><div class="line"><a name="l15244"></a><span class="lineno">15244</span>&#160;<span class="preprocessor">#define B_AX_FORCE_HS_SW BIT(7)</span></div><div class="line"><a name="l15245"></a><span class="lineno">15245</span>&#160;<span class="preprocessor">#define B_AX_FORCE_FS_SW BIT(6)</span></div><div class="line"><a name="l15246"></a><span class="lineno">15246</span>&#160;<span class="preprocessor">#define B_AX_FORCE_HSXCVR BIT(5)</span></div><div class="line"><a name="l15247"></a><span class="lineno">15247</span>&#160;<span class="preprocessor">#define B_AX_FORCE_FSXCVR BIT(4)</span></div><div class="line"><a name="l15248"></a><span class="lineno">15248</span>&#160;<span class="preprocessor">#define B_AX_FORCE_HSTERM BIT(3)</span></div><div class="line"><a name="l15249"></a><span class="lineno">15249</span>&#160;<span class="preprocessor">#define B_AX_FORCE_FSTERM BIT(2)</span></div><div class="line"><a name="l15250"></a><span class="lineno">15250</span>&#160;<span class="preprocessor">#define B_AX_FORCE_NORM_SW BIT(1)</span></div><div class="line"><a name="l15251"></a><span class="lineno">15251</span>&#160;<span class="preprocessor">#define B_AX_FORCE_DBSN BIT(0)</span></div><div class="line"><a name="l15252"></a><span class="lineno">15252</span>&#160;</div><div class="line"><a name="l15253"></a><span class="lineno">15253</span>&#160;<span class="preprocessor">#define R_AX_USB2_LPM_0 0x1010</span></div><div class="line"><a name="l15254"></a><span class="lineno">15254</span>&#160;<span class="preprocessor">#define B_AX_USBPHY_PLL_ALIVE BIT(17)</span></div><div class="line"><a name="l15255"></a><span class="lineno">15255</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MAX_EN BIT(16)</span></div><div class="line"><a name="l15256"></a><span class="lineno">15256</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MIN_EN BIT(15)</span></div><div class="line"><a name="l15257"></a><span class="lineno">15257</span>&#160;<span class="preprocessor">#define B_AX_BESL_EN BIT(14)</span></div><div class="line"><a name="l15258"></a><span class="lineno">15258</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_NYET_EN BIT(13)</span></div><div class="line"><a name="l15259"></a><span class="lineno">15259</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MAX_ACK BIT(12)</span></div><div class="line"><a name="l15260"></a><span class="lineno">15260</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_EN BIT(11)</span></div><div class="line"><a name="l15261"></a><span class="lineno">15261</span>&#160;<span class="preprocessor">#define B_AX_USB2_SUSB BIT(10)</span></div><div class="line"><a name="l15262"></a><span class="lineno">15262</span>&#160;<span class="preprocessor">#define B_AX_LPM_PLL_ALIVE BIT(9)</span></div><div class="line"><a name="l15263"></a><span class="lineno">15263</span>&#160;<span class="preprocessor">#define B_AX_USB_LPS_OUT BIT(8)</span></div><div class="line"><a name="l15264"></a><span class="lineno">15264</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_WAKEUP_EN BIT(6)</span></div><div class="line"><a name="l15265"></a><span class="lineno">15265</span>&#160;<span class="preprocessor">#define B_AX_NEVER_SUSPEND BIT(5)</span></div><div class="line"><a name="l15266"></a><span class="lineno">15266</span>&#160;<span class="preprocessor">#define B_AX_SUSPND_EN BIT(4)</span></div><div class="line"><a name="l15267"></a><span class="lineno">15267</span>&#160;<span class="preprocessor">#define B_AX_WAKEUP_EN BIT(3)</span></div><div class="line"><a name="l15268"></a><span class="lineno">15268</span>&#160;<span class="preprocessor">#define B_AX_USB_SUS_WAKEUP_EN BIT(2)</span></div><div class="line"><a name="l15269"></a><span class="lineno">15269</span>&#160;<span class="preprocessor">#define B_AX_RESUME_SND BIT(1)</span></div><div class="line"><a name="l15270"></a><span class="lineno">15270</span>&#160;<span class="preprocessor">#define B_AX_CONNECT_EN BIT(0)</span></div><div class="line"><a name="l15271"></a><span class="lineno">15271</span>&#160;</div><div class="line"><a name="l15272"></a><span class="lineno">15272</span>&#160;<span class="preprocessor">#define R_AX_USB2_LPM_1 0x1014</span></div><div class="line"><a name="l15273"></a><span class="lineno">15273</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MAX_SH 20</span></div><div class="line"><a name="l15274"></a><span class="lineno">15274</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MAX_MSK 0xf</span></div><div class="line"><a name="l15275"></a><span class="lineno">15275</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MIN_SH 16</span></div><div class="line"><a name="l15276"></a><span class="lineno">15276</span>&#160;<span class="preprocessor">#define B_AX_USB_LPM_MIN_MSK 0xf</span></div><div class="line"><a name="l15277"></a><span class="lineno">15277</span>&#160;<span class="preprocessor">#define B_AX_R_WAKE_HOST_WT_H_SH 8</span></div><div class="line"><a name="l15278"></a><span class="lineno">15278</span>&#160;<span class="preprocessor">#define B_AX_R_WAKE_HOST_WT_H_MSK 0xff</span></div><div class="line"><a name="l15279"></a><span class="lineno">15279</span>&#160;<span class="preprocessor">#define B_AX_R_WAKE_HOST_WT_L_SH 0</span></div><div class="line"><a name="l15280"></a><span class="lineno">15280</span>&#160;<span class="preprocessor">#define B_AX_R_WAKE_HOST_WT_L_MSK 0xff</span></div><div class="line"><a name="l15281"></a><span class="lineno">15281</span>&#160;</div><div class="line"><a name="l15282"></a><span class="lineno">15282</span>&#160;<span class="preprocessor">#define R_AX_USB2_MACRO_TEST_MODE 0x1018</span></div><div class="line"><a name="l15283"></a><span class="lineno">15283</span>&#160;<span class="preprocessor">#define B_AX_TXRDY_SLB_SEL BIT(14)</span></div><div class="line"><a name="l15284"></a><span class="lineno">15284</span>&#160;<span class="preprocessor">#define B_AX_SLB_EN BIT(13)</span></div><div class="line"><a name="l15285"></a><span class="lineno">15285</span>&#160;<span class="preprocessor">#define B_AX_SLB_RST BIT(12)</span></div><div class="line"><a name="l15286"></a><span class="lineno">15286</span>&#160;<span class="preprocessor">#define B_AX_SLB_FAIL BIT(11)</span></div><div class="line"><a name="l15287"></a><span class="lineno">15287</span>&#160;<span class="preprocessor">#define B_AX_SLB_DONE BIT(10)</span></div><div class="line"><a name="l15288"></a><span class="lineno">15288</span>&#160;<span class="preprocessor">#define B_AX_SLB_PS1_SW_SH 8</span></div><div class="line"><a name="l15289"></a><span class="lineno">15289</span>&#160;<span class="preprocessor">#define B_AX_SLB_PS1_SW_MSK 0x3</span></div><div class="line"><a name="l15290"></a><span class="lineno">15290</span>&#160;<span class="preprocessor">#define B_AX_PHY_LOOP_TEST BIT(3)</span></div><div class="line"><a name="l15291"></a><span class="lineno">15291</span>&#160;<span class="preprocessor">#define B_AX_USBTMOD_SH 0</span></div><div class="line"><a name="l15292"></a><span class="lineno">15292</span>&#160;<span class="preprocessor">#define B_AX_USBTMOD_MSK 0x7</span></div><div class="line"><a name="l15293"></a><span class="lineno">15293</span>&#160;</div><div class="line"><a name="l15294"></a><span class="lineno">15294</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_0 0x1020</span></div><div class="line"><a name="l15295"></a><span class="lineno">15295</span>&#160;<span class="preprocessor">#define B_AX_USB2PHY_REG_EN BIT(17)</span></div><div class="line"><a name="l15296"></a><span class="lineno">15296</span>&#160;<span class="preprocessor">#define B_AX_VLPADM BIT(16)</span></div><div class="line"><a name="l15297"></a><span class="lineno">15297</span>&#160;<span class="preprocessor">#define B_AX_VSTATUS_IN_SH 8</span></div><div class="line"><a name="l15298"></a><span class="lineno">15298</span>&#160;<span class="preprocessor">#define B_AX_VSTATUS_IN_MSK 0xff</span></div><div class="line"><a name="l15299"></a><span class="lineno">15299</span>&#160;<span class="preprocessor">#define B_AX_VCONTROL_SH 0</span></div><div class="line"><a name="l15300"></a><span class="lineno">15300</span>&#160;<span class="preprocessor">#define B_AX_VCONTROL_MSK 0xff</span></div><div class="line"><a name="l15301"></a><span class="lineno">15301</span>&#160;</div><div class="line"><a name="l15302"></a><span class="lineno">15302</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_1 0x1024</span></div><div class="line"><a name="l15303"></a><span class="lineno">15303</span>&#160;<span class="preprocessor">#define B_AX_USB2PHY_DELAY_SH 8</span></div><div class="line"><a name="l15304"></a><span class="lineno">15304</span>&#160;<span class="preprocessor">#define B_AX_USB2PHY_DELAY_MSK 0xff</span></div><div class="line"><a name="l15305"></a><span class="lineno">15305</span>&#160;<span class="preprocessor">#define B_AX_VSTATUS_OUT_SH 0</span></div><div class="line"><a name="l15306"></a><span class="lineno">15306</span>&#160;<span class="preprocessor">#define B_AX_VSTATUS_OUT_MSK 0xff</span></div><div class="line"><a name="l15307"></a><span class="lineno">15307</span>&#160;</div><div class="line"><a name="l15308"></a><span class="lineno">15308</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_2 0x1028</span></div><div class="line"><a name="l15309"></a><span class="lineno">15309</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E3_SH 24</span></div><div class="line"><a name="l15310"></a><span class="lineno">15310</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E3_MSK 0xff</span></div><div class="line"><a name="l15311"></a><span class="lineno">15311</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E2_SH 16</span></div><div class="line"><a name="l15312"></a><span class="lineno">15312</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E2_MSK 0xff</span></div><div class="line"><a name="l15313"></a><span class="lineno">15313</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E1_SH 8</span></div><div class="line"><a name="l15314"></a><span class="lineno">15314</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E1_MSK 0xff</span></div><div class="line"><a name="l15315"></a><span class="lineno">15315</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E0_SH 0</span></div><div class="line"><a name="l15316"></a><span class="lineno">15316</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E0_MSK 0xff</span></div><div class="line"><a name="l15317"></a><span class="lineno">15317</span>&#160;</div><div class="line"><a name="l15318"></a><span class="lineno">15318</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_3 0x102C</span></div><div class="line"><a name="l15319"></a><span class="lineno">15319</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E7_SH 24</span></div><div class="line"><a name="l15320"></a><span class="lineno">15320</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E7_MSK 0xff</span></div><div class="line"><a name="l15321"></a><span class="lineno">15321</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E6_SH 16</span></div><div class="line"><a name="l15322"></a><span class="lineno">15322</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E6_MSK 0xff</span></div><div class="line"><a name="l15323"></a><span class="lineno">15323</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E5_SH 8</span></div><div class="line"><a name="l15324"></a><span class="lineno">15324</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E5_MSK 0xff</span></div><div class="line"><a name="l15325"></a><span class="lineno">15325</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E4_SH 0</span></div><div class="line"><a name="l15326"></a><span class="lineno">15326</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P0_E4_MSK 0xff</span></div><div class="line"><a name="l15327"></a><span class="lineno">15327</span>&#160;</div><div class="line"><a name="l15328"></a><span class="lineno">15328</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_4 0x1030</span></div><div class="line"><a name="l15329"></a><span class="lineno">15329</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E3_SH 24</span></div><div class="line"><a name="l15330"></a><span class="lineno">15330</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E3_MSK 0xff</span></div><div class="line"><a name="l15331"></a><span class="lineno">15331</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E2_SH 16</span></div><div class="line"><a name="l15332"></a><span class="lineno">15332</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E2_MSK 0xff</span></div><div class="line"><a name="l15333"></a><span class="lineno">15333</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E1_SH 8</span></div><div class="line"><a name="l15334"></a><span class="lineno">15334</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E1_MSK 0xff</span></div><div class="line"><a name="l15335"></a><span class="lineno">15335</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E0_SH 0</span></div><div class="line"><a name="l15336"></a><span class="lineno">15336</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E0_MSK 0xff</span></div><div class="line"><a name="l15337"></a><span class="lineno">15337</span>&#160;</div><div class="line"><a name="l15338"></a><span class="lineno">15338</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_5 0x1034</span></div><div class="line"><a name="l15339"></a><span class="lineno">15339</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E7_SH 24</span></div><div class="line"><a name="l15340"></a><span class="lineno">15340</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E7_MSK 0xff</span></div><div class="line"><a name="l15341"></a><span class="lineno">15341</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E6_SH 16</span></div><div class="line"><a name="l15342"></a><span class="lineno">15342</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E6_MSK 0xff</span></div><div class="line"><a name="l15343"></a><span class="lineno">15343</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E5_SH 8</span></div><div class="line"><a name="l15344"></a><span class="lineno">15344</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E5_MSK 0xff</span></div><div class="line"><a name="l15345"></a><span class="lineno">15345</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E4_SH 0</span></div><div class="line"><a name="l15346"></a><span class="lineno">15346</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_P1_E4_MSK 0xff</span></div><div class="line"><a name="l15347"></a><span class="lineno">15347</span>&#160;</div><div class="line"><a name="l15348"></a><span class="lineno">15348</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_6 0x1038</span></div><div class="line"><a name="l15349"></a><span class="lineno">15349</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F3_SH 24</span></div><div class="line"><a name="l15350"></a><span class="lineno">15350</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F3_MSK 0xff</span></div><div class="line"><a name="l15351"></a><span class="lineno">15351</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F2_SH 16</span></div><div class="line"><a name="l15352"></a><span class="lineno">15352</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F2_MSK 0xff</span></div><div class="line"><a name="l15353"></a><span class="lineno">15353</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F1_SH 8</span></div><div class="line"><a name="l15354"></a><span class="lineno">15354</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F1_MSK 0xff</span></div><div class="line"><a name="l15355"></a><span class="lineno">15355</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F0_SH 0</span></div><div class="line"><a name="l15356"></a><span class="lineno">15356</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F0_MSK 0xff</span></div><div class="line"><a name="l15357"></a><span class="lineno">15357</span>&#160;</div><div class="line"><a name="l15358"></a><span class="lineno">15358</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_7 0x103C</span></div><div class="line"><a name="l15359"></a><span class="lineno">15359</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F7_SH 24</span></div><div class="line"><a name="l15360"></a><span class="lineno">15360</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F7_MSK 0xff</span></div><div class="line"><a name="l15361"></a><span class="lineno">15361</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F6_SH 16</span></div><div class="line"><a name="l15362"></a><span class="lineno">15362</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F6_MSK 0xff</span></div><div class="line"><a name="l15363"></a><span class="lineno">15363</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F5_SH 8</span></div><div class="line"><a name="l15364"></a><span class="lineno">15364</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F5_MSK 0xff</span></div><div class="line"><a name="l15365"></a><span class="lineno">15365</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F4_SH 0</span></div><div class="line"><a name="l15366"></a><span class="lineno">15366</span>&#160;<span class="preprocessor">#define B_AX_USB2_PHY_F4_MSK 0xff</span></div><div class="line"><a name="l15367"></a><span class="lineno">15367</span>&#160;</div><div class="line"><a name="l15368"></a><span class="lineno">15368</span>&#160;<span class="preprocessor">#define R_AX_USB2_PHY_REG_8 0x1040</span></div><div class="line"><a name="l15369"></a><span class="lineno">15369</span>&#160;</div><div class="line"><a name="l15370"></a><span class="lineno">15370</span>&#160;<span class="preprocessor">#define R_AX_USB2_INTERRUPT_0 0x1050</span></div><div class="line"><a name="l15371"></a><span class="lineno">15371</span>&#160;<span class="preprocessor">#define B_AX_IE_ATTACHF BIT(30)</span></div><div class="line"><a name="l15372"></a><span class="lineno">15372</span>&#160;<span class="preprocessor">#define B_AX_IE_INITF BIT(29)</span></div><div class="line"><a name="l15373"></a><span class="lineno">15373</span>&#160;<span class="preprocessor">#define B_AX_IE_SE0RSTF BIT(28)</span></div><div class="line"><a name="l15374"></a><span class="lineno">15374</span>&#160;<span class="preprocessor">#define B_AX_IE_RESUMEF BIT(27)</span></div><div class="line"><a name="l15375"></a><span class="lineno">15375</span>&#160;<span class="preprocessor">#define B_AX_IE_SUSPNDF BIT(26)</span></div><div class="line"><a name="l15376"></a><span class="lineno">15376</span>&#160;<span class="preprocessor">#define B_AX_IE_EP0CSF BIT(25)</span></div><div class="line"><a name="l15377"></a><span class="lineno">15377</span>&#160;<span class="preprocessor">#define B_AX_IE_SOFF BIT(24)</span></div><div class="line"><a name="l15378"></a><span class="lineno">15378</span>&#160;<span class="preprocessor">#define B_AX_I_ATTACHF BIT(22)</span></div><div class="line"><a name="l15379"></a><span class="lineno">15379</span>&#160;<span class="preprocessor">#define B_AX_I_INITF BIT(21)</span></div><div class="line"><a name="l15380"></a><span class="lineno">15380</span>&#160;<span class="preprocessor">#define B_AX_I_SE0RSTF BIT(20)</span></div><div class="line"><a name="l15381"></a><span class="lineno">15381</span>&#160;<span class="preprocessor">#define B_AX_I_RESUMEF BIT(19)</span></div><div class="line"><a name="l15382"></a><span class="lineno">15382</span>&#160;<span class="preprocessor">#define B_AX_I_SUSPNDF BIT(18)</span></div><div class="line"><a name="l15383"></a><span class="lineno">15383</span>&#160;<span class="preprocessor">#define B_AX_I_EP0CSF BIT(17)</span></div><div class="line"><a name="l15384"></a><span class="lineno">15384</span>&#160;<span class="preprocessor">#define B_AX_I_SOFF BIT(16)</span></div><div class="line"><a name="l15385"></a><span class="lineno">15385</span>&#160;<span class="preprocessor">#define B_AX_IE_SETUP BIT(11)</span></div><div class="line"><a name="l15386"></a><span class="lineno">15386</span>&#160;<span class="preprocessor">#define B_AX_IE_EXREG_DMA BIT(10)</span></div><div class="line"><a name="l15387"></a><span class="lineno">15387</span>&#160;<span class="preprocessor">#define B_AX_I_SETUPF BIT(9)</span></div><div class="line"><a name="l15388"></a><span class="lineno">15388</span>&#160;<span class="preprocessor">#define B_AX_I_EXREG_DMA BIT(8)</span></div><div class="line"><a name="l15389"></a><span class="lineno">15389</span>&#160;<span class="preprocessor">#define B_AX_I_STANDARD_REQ BIT(7)</span></div><div class="line"><a name="l15390"></a><span class="lineno">15390</span>&#160;<span class="preprocessor">#define B_AX_I_CLASS_REQ BIT(6)</span></div><div class="line"><a name="l15391"></a><span class="lineno">15391</span>&#160;<span class="preprocessor">#define B_AX_I_DWEN_REQ BIT(5)</span></div><div class="line"><a name="l15392"></a><span class="lineno">15392</span>&#160;<span class="preprocessor">#define B_AX_I_VEND_REQ BIT(4)</span></div><div class="line"><a name="l15393"></a><span class="lineno">15393</span>&#160;<span class="preprocessor">#define B_AX_IE_STANDARD_REQ BIT(3)</span></div><div class="line"><a name="l15394"></a><span class="lineno">15394</span>&#160;<span class="preprocessor">#define B_AX_IE_CLASS_REQ BIT(2)</span></div><div class="line"><a name="l15395"></a><span class="lineno">15395</span>&#160;<span class="preprocessor">#define B_AX_IE_DWEN_REQ BIT(1)</span></div><div class="line"><a name="l15396"></a><span class="lineno">15396</span>&#160;<span class="preprocessor">#define B_AX_IE_VEND_REQ BIT(0)</span></div><div class="line"><a name="l15397"></a><span class="lineno">15397</span>&#160;</div><div class="line"><a name="l15398"></a><span class="lineno">15398</span>&#160;<span class="preprocessor">#define R_AX_USB2_INTERRUPT_1 0x1054</span></div><div class="line"><a name="l15399"></a><span class="lineno">15399</span>&#160;<span class="preprocessor">#define B_AX_USB2_IB_LDO_DELAY_TIME_SH 8</span></div><div class="line"><a name="l15400"></a><span class="lineno">15400</span>&#160;<span class="preprocessor">#define B_AX_USB2_IB_LDO_DELAY_TIME_MSK 0xff</span></div><div class="line"><a name="l15401"></a><span class="lineno">15401</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_INDEX_SH 0</span></div><div class="line"><a name="l15402"></a><span class="lineno">15402</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_INDEX_MSK 0xff</span></div><div class="line"><a name="l15403"></a><span class="lineno">15403</span>&#160;</div><div class="line"><a name="l15404"></a><span class="lineno">15404</span>&#160;<span class="preprocessor">#define R_AX_USB_ENDPOINT_0 0x1060</span></div><div class="line"><a name="l15405"></a><span class="lineno">15405</span>&#160;<span class="preprocessor">#define B_AX_EP_MAXPKT_SH 16</span></div><div class="line"><a name="l15406"></a><span class="lineno">15406</span>&#160;<span class="preprocessor">#define B_AX_EP_MAXPKT_MSK 0x3ff</span></div><div class="line"><a name="l15407"></a><span class="lineno">15407</span>&#160;<span class="preprocessor">#define B_AX_EP_EN BIT(15)</span></div><div class="line"><a name="l15408"></a><span class="lineno">15408</span>&#160;<span class="preprocessor">#define B_AX_EP_TYPE_SH 13</span></div><div class="line"><a name="l15409"></a><span class="lineno">15409</span>&#160;<span class="preprocessor">#define B_AX_EP_TYPE_MSK 0x3</span></div><div class="line"><a name="l15410"></a><span class="lineno">15410</span>&#160;<span class="preprocessor">#define B_AX_EP_ISTALL BIT(12)</span></div><div class="line"><a name="l15411"></a><span class="lineno">15411</span>&#160;<span class="preprocessor">#define B_AX_EP_OSTALL BIT(11)</span></div><div class="line"><a name="l15412"></a><span class="lineno">15412</span>&#160;<span class="preprocessor">#define B_AX_EP_STREAMEN BIT(10)</span></div><div class="line"><a name="l15413"></a><span class="lineno">15413</span>&#160;<span class="preprocessor">#define B_AX_EP_OUT BIT(9)</span></div><div class="line"><a name="l15414"></a><span class="lineno">15414</span>&#160;<span class="preprocessor">#define B_AX_EP_IN BIT(8)</span></div><div class="line"><a name="l15415"></a><span class="lineno">15415</span>&#160;<span class="preprocessor">#define B_AX_BT_INTR_SEL BIT(5)</span></div><div class="line"><a name="l15416"></a><span class="lineno">15416</span>&#160;<span class="preprocessor">#define B_AX_R_SIE_INIT_DONE BIT(4)</span></div><div class="line"><a name="l15417"></a><span class="lineno">15417</span>&#160;<span class="preprocessor">#define B_AX_EP_IDX_SH 0</span></div><div class="line"><a name="l15418"></a><span class="lineno">15418</span>&#160;<span class="preprocessor">#define B_AX_EP_IDX_MSK 0xf</span></div><div class="line"><a name="l15419"></a><span class="lineno">15419</span>&#160;</div><div class="line"><a name="l15420"></a><span class="lineno">15420</span>&#160;<span class="preprocessor">#define R_AX_USB_ENDPOINT_1 0x1064</span></div><div class="line"><a name="l15421"></a><span class="lineno">15421</span>&#160;<span class="preprocessor">#define B_AX_EP_MAX_STREAM_SH 16</span></div><div class="line"><a name="l15422"></a><span class="lineno">15422</span>&#160;<span class="preprocessor">#define B_AX_EP_MAX_STREAM_MSK 0xff</span></div><div class="line"><a name="l15423"></a><span class="lineno">15423</span>&#160;<span class="preprocessor">#define B_AX_EP_MAX_BURST_SH 8</span></div><div class="line"><a name="l15424"></a><span class="lineno">15424</span>&#160;<span class="preprocessor">#define B_AX_EP_MAX_BURST_MSK 0xff</span></div><div class="line"><a name="l15425"></a><span class="lineno">15425</span>&#160;<span class="preprocessor">#define B_AX_EP_INT_INTERVAL_SH 0</span></div><div class="line"><a name="l15426"></a><span class="lineno">15426</span>&#160;<span class="preprocessor">#define B_AX_EP_INT_INTERVAL_MSK 0xff</span></div><div class="line"><a name="l15427"></a><span class="lineno">15427</span>&#160;</div><div class="line"><a name="l15428"></a><span class="lineno">15428</span>&#160;<span class="preprocessor">#define R_AX_USB_ENDPOINT_2 0x1068</span></div><div class="line"><a name="l15429"></a><span class="lineno">15429</span>&#160;<span class="preprocessor">#define B_AX_EP_BPI_SH 16</span></div><div class="line"><a name="l15430"></a><span class="lineno">15430</span>&#160;<span class="preprocessor">#define B_AX_EP_BPI_MSK 0xffff</span></div><div class="line"><a name="l15431"></a><span class="lineno">15431</span>&#160;<span class="preprocessor">#define B_AX_USB3_EP_IN_ST_SH 8</span></div><div class="line"><a name="l15432"></a><span class="lineno">15432</span>&#160;<span class="preprocessor">#define B_AX_USB3_EP_IN_ST_MSK 0xff</span></div><div class="line"><a name="l15433"></a><span class="lineno">15433</span>&#160;<span class="preprocessor">#define B_AX_USB3_EP_OUT_ST_SH 0</span></div><div class="line"><a name="l15434"></a><span class="lineno">15434</span>&#160;<span class="preprocessor">#define B_AX_USB3_EP_OUT_ST_MSK 0xff</span></div><div class="line"><a name="l15435"></a><span class="lineno">15435</span>&#160;</div><div class="line"><a name="l15436"></a><span class="lineno">15436</span>&#160;<span class="preprocessor">#define R_AX_USB_ENDPOINT_3 0x106C</span></div><div class="line"><a name="l15437"></a><span class="lineno">15437</span>&#160;<span class="preprocessor">#define B_AX_EP12_PAUSE_STATE BIT(31)</span></div><div class="line"><a name="l15438"></a><span class="lineno">15438</span>&#160;<span class="preprocessor">#define B_AX_EP11_PAUSE_STATE BIT(30)</span></div><div class="line"><a name="l15439"></a><span class="lineno">15439</span>&#160;<span class="preprocessor">#define B_AX_EP10_PAUSE_STATE BIT(29)</span></div><div class="line"><a name="l15440"></a><span class="lineno">15440</span>&#160;<span class="preprocessor">#define B_AX_EP9_PAUSE_STATE BIT(28)</span></div><div class="line"><a name="l15441"></a><span class="lineno">15441</span>&#160;<span class="preprocessor">#define B_AX_EP8_PAUSE_STATE BIT(27)</span></div><div class="line"><a name="l15442"></a><span class="lineno">15442</span>&#160;<span class="preprocessor">#define B_AX_EP7_PAUSE_STATE BIT(26)</span></div><div class="line"><a name="l15443"></a><span class="lineno">15443</span>&#160;<span class="preprocessor">#define B_AX_EP6_PAUSE_STATE BIT(25)</span></div><div class="line"><a name="l15444"></a><span class="lineno">15444</span>&#160;<span class="preprocessor">#define B_AX_EP5_PAUSE_STATE BIT(24)</span></div><div class="line"><a name="l15445"></a><span class="lineno">15445</span>&#160;<span class="preprocessor">#define B_AX_EP4_PAUSE_STATE BIT(23)</span></div><div class="line"><a name="l15446"></a><span class="lineno">15446</span>&#160;<span class="preprocessor">#define B_AX_EP12_TX_PAUSE BIT(22)</span></div><div class="line"><a name="l15447"></a><span class="lineno">15447</span>&#160;<span class="preprocessor">#define B_AX_EP11_TX_PAUSE BIT(21)</span></div><div class="line"><a name="l15448"></a><span class="lineno">15448</span>&#160;<span class="preprocessor">#define B_AX_EP10_TX_PAUSE BIT(20)</span></div><div class="line"><a name="l15449"></a><span class="lineno">15449</span>&#160;<span class="preprocessor">#define B_AX_EP9_TX_PAUSE BIT(19)</span></div><div class="line"><a name="l15450"></a><span class="lineno">15450</span>&#160;<span class="preprocessor">#define B_AX_EP8_RX_PAUSE BIT(18)</span></div><div class="line"><a name="l15451"></a><span class="lineno">15451</span>&#160;<span class="preprocessor">#define B_AX_EP7_TX_PAUSE BIT(17)</span></div><div class="line"><a name="l15452"></a><span class="lineno">15452</span>&#160;<span class="preprocessor">#define B_AX_EP6_TX_PAUSE BIT(16)</span></div><div class="line"><a name="l15453"></a><span class="lineno">15453</span>&#160;<span class="preprocessor">#define B_AX_EP5_TX_PAUSE BIT(15)</span></div><div class="line"><a name="l15454"></a><span class="lineno">15454</span>&#160;<span class="preprocessor">#define B_AX_EP4_RX_PAUSE BIT(14)</span></div><div class="line"><a name="l15455"></a><span class="lineno">15455</span>&#160;<span class="preprocessor">#define B_AX_INTERRUPT_BULK_IN BIT(11)</span></div><div class="line"><a name="l15456"></a><span class="lineno">15456</span>&#160;<span class="preprocessor">#define B_AX_BULKOUT1 BIT(9)</span></div><div class="line"><a name="l15457"></a><span class="lineno">15457</span>&#160;<span class="preprocessor">#define B_AX_BULKOUT0 BIT(8)</span></div><div class="line"><a name="l15458"></a><span class="lineno">15458</span>&#160;<span class="preprocessor">#define B_AX_AC_BULKOUT_SH 10</span></div><div class="line"><a name="l15459"></a><span class="lineno">15459</span>&#160;<span class="preprocessor">#define B_AX_AC_BULKOUT_MSK 0x3</span></div><div class="line"><a name="l15460"></a><span class="lineno">15460</span>&#160;<span class="preprocessor">#define B_AX_INTERRUPT_INTERVAL_SH 0</span></div><div class="line"><a name="l15461"></a><span class="lineno">15461</span>&#160;<span class="preprocessor">#define B_AX_INTERRUPT_INTERVAL_MSK 0xf</span></div><div class="line"><a name="l15462"></a><span class="lineno">15462</span>&#160;</div><div class="line"><a name="l15463"></a><span class="lineno">15463</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_0 0x1070</span></div><div class="line"><a name="l15464"></a><span class="lineno">15464</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR2_LEN_SH 24</span></div><div class="line"><a name="l15465"></a><span class="lineno">15465</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR2_LEN_MSK 0xff</span></div><div class="line"><a name="l15466"></a><span class="lineno">15466</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR1_LEN_SH 8</span></div><div class="line"><a name="l15467"></a><span class="lineno">15467</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR1_LEN_MSK 0xffff</span></div><div class="line"><a name="l15468"></a><span class="lineno">15468</span>&#160;<span class="preprocessor">#define B_AX_DEVADDR_SH 0</span></div><div class="line"><a name="l15469"></a><span class="lineno">15469</span>&#160;<span class="preprocessor">#define B_AX_DEVADDR_MSK 0x7f</span></div><div class="line"><a name="l15470"></a><span class="lineno">15470</span>&#160;</div><div class="line"><a name="l15471"></a><span class="lineno">15471</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1 0x1074</span></div><div class="line"><a name="l15472"></a><span class="lineno">15472</span>&#160;<span class="preprocessor">#define B_AX_USB_PID_SH 16</span></div><div class="line"><a name="l15473"></a><span class="lineno">15473</span>&#160;<span class="preprocessor">#define B_AX_USB_PID_MSK 0xffff</span></div><div class="line"><a name="l15474"></a><span class="lineno">15474</span>&#160;<span class="preprocessor">#define B_AX_USB_VID_SH 0</span></div><div class="line"><a name="l15475"></a><span class="lineno">15475</span>&#160;<span class="preprocessor">#define B_AX_USB_VID_MSK 0xffff</span></div><div class="line"><a name="l15476"></a><span class="lineno">15476</span>&#160;</div><div class="line"><a name="l15477"></a><span class="lineno">15477</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_2 0x1078</span></div><div class="line"><a name="l15478"></a><span class="lineno">15478</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_1_SH 24</span></div><div class="line"><a name="l15479"></a><span class="lineno">15479</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_1_MSK 0xff</span></div><div class="line"><a name="l15480"></a><span class="lineno">15480</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_0_SH 16</span></div><div class="line"><a name="l15481"></a><span class="lineno">15481</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_0_MSK 0xff</span></div><div class="line"><a name="l15482"></a><span class="lineno">15482</span>&#160;<span class="preprocessor">#define B_AX_FORCE_LPM_BCD201 BIT(15)</span></div><div class="line"><a name="l15483"></a><span class="lineno">15483</span>&#160;<span class="preprocessor">#define B_AX_SELF_POWER_EN BIT(14)</span></div><div class="line"><a name="l15484"></a><span class="lineno">15484</span>&#160;<span class="preprocessor">#define B_AX_R_FORCE_U3MAC_HS_MODE BIT(13)</span></div><div class="line"><a name="l15485"></a><span class="lineno">15485</span>&#160;<span class="preprocessor">#define B_AX_LOAD_LTM_CAP BIT(12)</span></div><div class="line"><a name="l15486"></a><span class="lineno">15486</span>&#160;<span class="preprocessor">#define B_AX_USB3_DEV_CAP_DESC_EN BIT(11)</span></div><div class="line"><a name="l15487"></a><span class="lineno">15487</span>&#160;<span class="preprocessor">#define B_AX_AUTOLOAD_STRING_EN BIT(10)</span></div><div class="line"><a name="l15488"></a><span class="lineno">15488</span>&#160;<span class="preprocessor">#define B_AX_REMOTE_WAKEUP BIT(9)</span></div><div class="line"><a name="l15489"></a><span class="lineno">15489</span>&#160;<span class="preprocessor">#define B_AX_SQNUM_ROM BIT(8)</span></div><div class="line"><a name="l15490"></a><span class="lineno">15490</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR2_LEN_FLAG BIT(7)</span></div><div class="line"><a name="l15491"></a><span class="lineno">15491</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR1_LEN_FLAG_1 BIT(6)</span></div><div class="line"><a name="l15492"></a><span class="lineno">15492</span>&#160;<span class="preprocessor">#define B_AX_ERR_STR1_LEN_FLAG_0 BIT(5)</span></div><div class="line"><a name="l15493"></a><span class="lineno">15493</span>&#160;<span class="preprocessor">#define B_AX_R_USBIO_MODE BIT(4)</span></div><div class="line"><a name="l15494"></a><span class="lineno">15494</span>&#160;<span class="preprocessor">#define B_AX_EXREG_TO_EN BIT(3)</span></div><div class="line"><a name="l15495"></a><span class="lineno">15495</span>&#160;<span class="preprocessor">#define B_AX_EXREG_TO_SEL_SH 0</span></div><div class="line"><a name="l15496"></a><span class="lineno">15496</span>&#160;<span class="preprocessor">#define B_AX_EXREG_TO_SEL_MSK 0x7</span></div><div class="line"><a name="l15497"></a><span class="lineno">15497</span>&#160;</div><div class="line"><a name="l15498"></a><span class="lineno">15498</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_3 0x107C</span></div><div class="line"><a name="l15499"></a><span class="lineno">15499</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_5_SH 24</span></div><div class="line"><a name="l15500"></a><span class="lineno">15500</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_5_MSK 0xff</span></div><div class="line"><a name="l15501"></a><span class="lineno">15501</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_4_SH 16</span></div><div class="line"><a name="l15502"></a><span class="lineno">15502</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_4_MSK 0xff</span></div><div class="line"><a name="l15503"></a><span class="lineno">15503</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_3_SH 8</span></div><div class="line"><a name="l15504"></a><span class="lineno">15504</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_3_MSK 0xff</span></div><div class="line"><a name="l15505"></a><span class="lineno">15505</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_2_SH 0</span></div><div class="line"><a name="l15506"></a><span class="lineno">15506</span>&#160;<span class="preprocessor">#define B_AX_MAC_ADDR_2_MSK 0xff</span></div><div class="line"><a name="l15507"></a><span class="lineno">15507</span>&#160;</div><div class="line"><a name="l15508"></a><span class="lineno">15508</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_4 0x1080</span></div><div class="line"><a name="l15509"></a><span class="lineno">15509</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_3_SH 24</span></div><div class="line"><a name="l15510"></a><span class="lineno">15510</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_3_MSK 0xff</span></div><div class="line"><a name="l15511"></a><span class="lineno">15511</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_2_SH 16</span></div><div class="line"><a name="l15512"></a><span class="lineno">15512</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_2_MSK 0xff</span></div><div class="line"><a name="l15513"></a><span class="lineno">15513</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_1_SH 8</span></div><div class="line"><a name="l15514"></a><span class="lineno">15514</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_1_MSK 0xff</span></div><div class="line"><a name="l15515"></a><span class="lineno">15515</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_0_SH 0</span></div><div class="line"><a name="l15516"></a><span class="lineno">15516</span>&#160;<span class="preprocessor">#define B_AX__MANUFACTURE_STRING_0_MSK 0xff</span></div><div class="line"><a name="l15517"></a><span class="lineno">15517</span>&#160;</div><div class="line"><a name="l15518"></a><span class="lineno">15518</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_5 0x1084</span></div><div class="line"><a name="l15519"></a><span class="lineno">15519</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_7_SH 24</span></div><div class="line"><a name="l15520"></a><span class="lineno">15520</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_7_MSK 0xff</span></div><div class="line"><a name="l15521"></a><span class="lineno">15521</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_6_SH 16</span></div><div class="line"><a name="l15522"></a><span class="lineno">15522</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_6_MSK 0xff</span></div><div class="line"><a name="l15523"></a><span class="lineno">15523</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_5_SH 8</span></div><div class="line"><a name="l15524"></a><span class="lineno">15524</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_5_MSK 0xff</span></div><div class="line"><a name="l15525"></a><span class="lineno">15525</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_4_SH 0</span></div><div class="line"><a name="l15526"></a><span class="lineno">15526</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_4_MSK 0xff</span></div><div class="line"><a name="l15527"></a><span class="lineno">15527</span>&#160;</div><div class="line"><a name="l15528"></a><span class="lineno">15528</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_6 0x1088</span></div><div class="line"><a name="l15529"></a><span class="lineno">15529</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_B_SH 24</span></div><div class="line"><a name="l15530"></a><span class="lineno">15530</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_B_MSK 0xff</span></div><div class="line"><a name="l15531"></a><span class="lineno">15531</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_A_SH 16</span></div><div class="line"><a name="l15532"></a><span class="lineno">15532</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_A_MSK 0xff</span></div><div class="line"><a name="l15533"></a><span class="lineno">15533</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_9_SH 8</span></div><div class="line"><a name="l15534"></a><span class="lineno">15534</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_9_MSK 0xff</span></div><div class="line"><a name="l15535"></a><span class="lineno">15535</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_8_SH 0</span></div><div class="line"><a name="l15536"></a><span class="lineno">15536</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_8_MSK 0xff</span></div><div class="line"><a name="l15537"></a><span class="lineno">15537</span>&#160;</div><div class="line"><a name="l15538"></a><span class="lineno">15538</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_7 0x108C</span></div><div class="line"><a name="l15539"></a><span class="lineno">15539</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_F_SH 24</span></div><div class="line"><a name="l15540"></a><span class="lineno">15540</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_F_MSK 0xff</span></div><div class="line"><a name="l15541"></a><span class="lineno">15541</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_E_SH 16</span></div><div class="line"><a name="l15542"></a><span class="lineno">15542</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_E_MSK 0xff</span></div><div class="line"><a name="l15543"></a><span class="lineno">15543</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_D_SH 8</span></div><div class="line"><a name="l15544"></a><span class="lineno">15544</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_D_MSK 0xff</span></div><div class="line"><a name="l15545"></a><span class="lineno">15545</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_C_SH 0</span></div><div class="line"><a name="l15546"></a><span class="lineno">15546</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_C_MSK 0xff</span></div><div class="line"><a name="l15547"></a><span class="lineno">15547</span>&#160;</div><div class="line"><a name="l15548"></a><span class="lineno">15548</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_8 0x1090</span></div><div class="line"><a name="l15549"></a><span class="lineno">15549</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_13_SH 24</span></div><div class="line"><a name="l15550"></a><span class="lineno">15550</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_13_MSK 0xff</span></div><div class="line"><a name="l15551"></a><span class="lineno">15551</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_12_SH 16</span></div><div class="line"><a name="l15552"></a><span class="lineno">15552</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_12_MSK 0xff</span></div><div class="line"><a name="l15553"></a><span class="lineno">15553</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_11_SH 8</span></div><div class="line"><a name="l15554"></a><span class="lineno">15554</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_11_MSK 0xff</span></div><div class="line"><a name="l15555"></a><span class="lineno">15555</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_10_SH 0</span></div><div class="line"><a name="l15556"></a><span class="lineno">15556</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_10_MSK 0xff</span></div><div class="line"><a name="l15557"></a><span class="lineno">15557</span>&#160;</div><div class="line"><a name="l15558"></a><span class="lineno">15558</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_9 0x1094</span></div><div class="line"><a name="l15559"></a><span class="lineno">15559</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_17_SH 24</span></div><div class="line"><a name="l15560"></a><span class="lineno">15560</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_17_MSK 0xff</span></div><div class="line"><a name="l15561"></a><span class="lineno">15561</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_16_SH 16</span></div><div class="line"><a name="l15562"></a><span class="lineno">15562</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_16_MSK 0xff</span></div><div class="line"><a name="l15563"></a><span class="lineno">15563</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_15_SH 8</span></div><div class="line"><a name="l15564"></a><span class="lineno">15564</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_15_MSK 0xff</span></div><div class="line"><a name="l15565"></a><span class="lineno">15565</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_14_SH 0</span></div><div class="line"><a name="l15566"></a><span class="lineno">15566</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_14_MSK 0xff</span></div><div class="line"><a name="l15567"></a><span class="lineno">15567</span>&#160;</div><div class="line"><a name="l15568"></a><span class="lineno">15568</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_A 0x1098</span></div><div class="line"><a name="l15569"></a><span class="lineno">15569</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1B_SH 24</span></div><div class="line"><a name="l15570"></a><span class="lineno">15570</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1B_MSK 0xff</span></div><div class="line"><a name="l15571"></a><span class="lineno">15571</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1A_SH 16</span></div><div class="line"><a name="l15572"></a><span class="lineno">15572</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1A_MSK 0xff</span></div><div class="line"><a name="l15573"></a><span class="lineno">15573</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_19_SH 8</span></div><div class="line"><a name="l15574"></a><span class="lineno">15574</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_19_MSK 0xff</span></div><div class="line"><a name="l15575"></a><span class="lineno">15575</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_18_SH 0</span></div><div class="line"><a name="l15576"></a><span class="lineno">15576</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_18_MSK 0xff</span></div><div class="line"><a name="l15577"></a><span class="lineno">15577</span>&#160;</div><div class="line"><a name="l15578"></a><span class="lineno">15578</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_B 0x109C</span></div><div class="line"><a name="l15579"></a><span class="lineno">15579</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1F_SH 24</span></div><div class="line"><a name="l15580"></a><span class="lineno">15580</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1F_MSK 0xff</span></div><div class="line"><a name="l15581"></a><span class="lineno">15581</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1E_SH 16</span></div><div class="line"><a name="l15582"></a><span class="lineno">15582</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1E_MSK 0xff</span></div><div class="line"><a name="l15583"></a><span class="lineno">15583</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1D_SH 8</span></div><div class="line"><a name="l15584"></a><span class="lineno">15584</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1D_MSK 0xff</span></div><div class="line"><a name="l15585"></a><span class="lineno">15585</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1C_SH 0</span></div><div class="line"><a name="l15586"></a><span class="lineno">15586</span>&#160;<span class="preprocessor">#define B_AX_MANUFACTURE_STRING_1C_MSK 0xff</span></div><div class="line"><a name="l15587"></a><span class="lineno">15587</span>&#160;</div><div class="line"><a name="l15588"></a><span class="lineno">15588</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_C 0x10A0</span></div><div class="line"><a name="l15589"></a><span class="lineno">15589</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_3_SH 24</span></div><div class="line"><a name="l15590"></a><span class="lineno">15590</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_3_MSK 0xff</span></div><div class="line"><a name="l15591"></a><span class="lineno">15591</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2_SH 16</span></div><div class="line"><a name="l15592"></a><span class="lineno">15592</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2_MSK 0xff</span></div><div class="line"><a name="l15593"></a><span class="lineno">15593</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1_SH 8</span></div><div class="line"><a name="l15594"></a><span class="lineno">15594</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1_MSK 0xff</span></div><div class="line"><a name="l15595"></a><span class="lineno">15595</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_0_SH 0</span></div><div class="line"><a name="l15596"></a><span class="lineno">15596</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_0_MSK 0xff</span></div><div class="line"><a name="l15597"></a><span class="lineno">15597</span>&#160;</div><div class="line"><a name="l15598"></a><span class="lineno">15598</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_D 0x10A4</span></div><div class="line"><a name="l15599"></a><span class="lineno">15599</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_7_SH 24</span></div><div class="line"><a name="l15600"></a><span class="lineno">15600</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_7_MSK 0xff</span></div><div class="line"><a name="l15601"></a><span class="lineno">15601</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_6_SH 16</span></div><div class="line"><a name="l15602"></a><span class="lineno">15602</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_6_MSK 0xff</span></div><div class="line"><a name="l15603"></a><span class="lineno">15603</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_5_SH 8</span></div><div class="line"><a name="l15604"></a><span class="lineno">15604</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_5_MSK 0xff</span></div><div class="line"><a name="l15605"></a><span class="lineno">15605</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_4_SH 0</span></div><div class="line"><a name="l15606"></a><span class="lineno">15606</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_4_MSK 0xff</span></div><div class="line"><a name="l15607"></a><span class="lineno">15607</span>&#160;</div><div class="line"><a name="l15608"></a><span class="lineno">15608</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_E 0x10A8</span></div><div class="line"><a name="l15609"></a><span class="lineno">15609</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_B_SH 24</span></div><div class="line"><a name="l15610"></a><span class="lineno">15610</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_B_MSK 0xff</span></div><div class="line"><a name="l15611"></a><span class="lineno">15611</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_A_SH 16</span></div><div class="line"><a name="l15612"></a><span class="lineno">15612</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_A_MSK 0xff</span></div><div class="line"><a name="l15613"></a><span class="lineno">15613</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_9_SH 8</span></div><div class="line"><a name="l15614"></a><span class="lineno">15614</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_9_MSK 0xff</span></div><div class="line"><a name="l15615"></a><span class="lineno">15615</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_8_SH 0</span></div><div class="line"><a name="l15616"></a><span class="lineno">15616</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_8_MSK 0xff</span></div><div class="line"><a name="l15617"></a><span class="lineno">15617</span>&#160;</div><div class="line"><a name="l15618"></a><span class="lineno">15618</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_F 0x10AC</span></div><div class="line"><a name="l15619"></a><span class="lineno">15619</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_F_SH 24</span></div><div class="line"><a name="l15620"></a><span class="lineno">15620</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_F_MSK 0xff</span></div><div class="line"><a name="l15621"></a><span class="lineno">15621</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_E_SH 16</span></div><div class="line"><a name="l15622"></a><span class="lineno">15622</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_E_MSK 0xff</span></div><div class="line"><a name="l15623"></a><span class="lineno">15623</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_D_SH 8</span></div><div class="line"><a name="l15624"></a><span class="lineno">15624</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_D_MSK 0xff</span></div><div class="line"><a name="l15625"></a><span class="lineno">15625</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_C_SH 0</span></div><div class="line"><a name="l15626"></a><span class="lineno">15626</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_C_MSK 0xff</span></div><div class="line"><a name="l15627"></a><span class="lineno">15627</span>&#160;</div><div class="line"><a name="l15628"></a><span class="lineno">15628</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_10 0x10B0</span></div><div class="line"><a name="l15629"></a><span class="lineno">15629</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_13_SH 24</span></div><div class="line"><a name="l15630"></a><span class="lineno">15630</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_13_MSK 0xff</span></div><div class="line"><a name="l15631"></a><span class="lineno">15631</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_12_SH 16</span></div><div class="line"><a name="l15632"></a><span class="lineno">15632</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_12_MSK 0xff</span></div><div class="line"><a name="l15633"></a><span class="lineno">15633</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_11_SH 8</span></div><div class="line"><a name="l15634"></a><span class="lineno">15634</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_11_MSK 0xff</span></div><div class="line"><a name="l15635"></a><span class="lineno">15635</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_10_SH 0</span></div><div class="line"><a name="l15636"></a><span class="lineno">15636</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_10_MSK 0xff</span></div><div class="line"><a name="l15637"></a><span class="lineno">15637</span>&#160;</div><div class="line"><a name="l15638"></a><span class="lineno">15638</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_11 0x10B4</span></div><div class="line"><a name="l15639"></a><span class="lineno">15639</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_17_SH 24</span></div><div class="line"><a name="l15640"></a><span class="lineno">15640</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_17_MSK 0xff</span></div><div class="line"><a name="l15641"></a><span class="lineno">15641</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_16_SH 16</span></div><div class="line"><a name="l15642"></a><span class="lineno">15642</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_16_MSK 0xff</span></div><div class="line"><a name="l15643"></a><span class="lineno">15643</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_15_SH 8</span></div><div class="line"><a name="l15644"></a><span class="lineno">15644</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_15_MSK 0xff</span></div><div class="line"><a name="l15645"></a><span class="lineno">15645</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_14_SH 0</span></div><div class="line"><a name="l15646"></a><span class="lineno">15646</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_14_MSK 0xff</span></div><div class="line"><a name="l15647"></a><span class="lineno">15647</span>&#160;</div><div class="line"><a name="l15648"></a><span class="lineno">15648</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_12 0x10B8</span></div><div class="line"><a name="l15649"></a><span class="lineno">15649</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1B_SH 24</span></div><div class="line"><a name="l15650"></a><span class="lineno">15650</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1B_MSK 0xff</span></div><div class="line"><a name="l15651"></a><span class="lineno">15651</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1A_SH 16</span></div><div class="line"><a name="l15652"></a><span class="lineno">15652</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1A_MSK 0xff</span></div><div class="line"><a name="l15653"></a><span class="lineno">15653</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_19_SH 8</span></div><div class="line"><a name="l15654"></a><span class="lineno">15654</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_19_MSK 0xff</span></div><div class="line"><a name="l15655"></a><span class="lineno">15655</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_18_SH 0</span></div><div class="line"><a name="l15656"></a><span class="lineno">15656</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_18_MSK 0xff</span></div><div class="line"><a name="l15657"></a><span class="lineno">15657</span>&#160;</div><div class="line"><a name="l15658"></a><span class="lineno">15658</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_13 0x10BC</span></div><div class="line"><a name="l15659"></a><span class="lineno">15659</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1F_SH 24</span></div><div class="line"><a name="l15660"></a><span class="lineno">15660</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1F_MSK 0xff</span></div><div class="line"><a name="l15661"></a><span class="lineno">15661</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1E_SH 16</span></div><div class="line"><a name="l15662"></a><span class="lineno">15662</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1E_MSK 0xff</span></div><div class="line"><a name="l15663"></a><span class="lineno">15663</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1D_SH 8</span></div><div class="line"><a name="l15664"></a><span class="lineno">15664</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1D_MSK 0xff</span></div><div class="line"><a name="l15665"></a><span class="lineno">15665</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1C_SH 0</span></div><div class="line"><a name="l15666"></a><span class="lineno">15666</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_1C_MSK 0xff</span></div><div class="line"><a name="l15667"></a><span class="lineno">15667</span>&#160;</div><div class="line"><a name="l15668"></a><span class="lineno">15668</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_14 0x10C0</span></div><div class="line"><a name="l15669"></a><span class="lineno">15669</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_23_SH 24</span></div><div class="line"><a name="l15670"></a><span class="lineno">15670</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_23_MSK 0xff</span></div><div class="line"><a name="l15671"></a><span class="lineno">15671</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_22_SH 16</span></div><div class="line"><a name="l15672"></a><span class="lineno">15672</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_22_MSK 0xff</span></div><div class="line"><a name="l15673"></a><span class="lineno">15673</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_21_SH 8</span></div><div class="line"><a name="l15674"></a><span class="lineno">15674</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_21_MSK 0xff</span></div><div class="line"><a name="l15675"></a><span class="lineno">15675</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_20_SH 0</span></div><div class="line"><a name="l15676"></a><span class="lineno">15676</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_20_MSK 0xff</span></div><div class="line"><a name="l15677"></a><span class="lineno">15677</span>&#160;</div><div class="line"><a name="l15678"></a><span class="lineno">15678</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_15 0x10C4</span></div><div class="line"><a name="l15679"></a><span class="lineno">15679</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_27_SH 24</span></div><div class="line"><a name="l15680"></a><span class="lineno">15680</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_27_MSK 0xff</span></div><div class="line"><a name="l15681"></a><span class="lineno">15681</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_26_SH 16</span></div><div class="line"><a name="l15682"></a><span class="lineno">15682</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_26_MSK 0xff</span></div><div class="line"><a name="l15683"></a><span class="lineno">15683</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_25_SH 8</span></div><div class="line"><a name="l15684"></a><span class="lineno">15684</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_25_MSK 0xff</span></div><div class="line"><a name="l15685"></a><span class="lineno">15685</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_24_SH 0</span></div><div class="line"><a name="l15686"></a><span class="lineno">15686</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_24_MSK 0xff</span></div><div class="line"><a name="l15687"></a><span class="lineno">15687</span>&#160;</div><div class="line"><a name="l15688"></a><span class="lineno">15688</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_16 0x10C8</span></div><div class="line"><a name="l15689"></a><span class="lineno">15689</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2B_SH 24</span></div><div class="line"><a name="l15690"></a><span class="lineno">15690</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2B_MSK 0xff</span></div><div class="line"><a name="l15691"></a><span class="lineno">15691</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2A_SH 16</span></div><div class="line"><a name="l15692"></a><span class="lineno">15692</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2A_MSK 0xff</span></div><div class="line"><a name="l15693"></a><span class="lineno">15693</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_29_SH 8</span></div><div class="line"><a name="l15694"></a><span class="lineno">15694</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_29_MSK 0xff</span></div><div class="line"><a name="l15695"></a><span class="lineno">15695</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_28_SH 0</span></div><div class="line"><a name="l15696"></a><span class="lineno">15696</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_28_MSK 0xff</span></div><div class="line"><a name="l15697"></a><span class="lineno">15697</span>&#160;</div><div class="line"><a name="l15698"></a><span class="lineno">15698</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_17 0x10CC</span></div><div class="line"><a name="l15699"></a><span class="lineno">15699</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2F_SH 24</span></div><div class="line"><a name="l15700"></a><span class="lineno">15700</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2F_MSK 0xff</span></div><div class="line"><a name="l15701"></a><span class="lineno">15701</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2E_SH 16</span></div><div class="line"><a name="l15702"></a><span class="lineno">15702</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2E_MSK 0xff</span></div><div class="line"><a name="l15703"></a><span class="lineno">15703</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2D_SH 8</span></div><div class="line"><a name="l15704"></a><span class="lineno">15704</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2D_MSK 0xff</span></div><div class="line"><a name="l15705"></a><span class="lineno">15705</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2C_SH 0</span></div><div class="line"><a name="l15706"></a><span class="lineno">15706</span>&#160;<span class="preprocessor">#define B_AX_PRODUCT_STRING_2C_MSK 0xff</span></div><div class="line"><a name="l15707"></a><span class="lineno">15707</span>&#160;</div><div class="line"><a name="l15708"></a><span class="lineno">15708</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_18 0x10D0</span></div><div class="line"><a name="l15709"></a><span class="lineno">15709</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_3_SH 24</span></div><div class="line"><a name="l15710"></a><span class="lineno">15710</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_3_MSK 0xff</span></div><div class="line"><a name="l15711"></a><span class="lineno">15711</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_2_SH 16</span></div><div class="line"><a name="l15712"></a><span class="lineno">15712</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_2_MSK 0xff</span></div><div class="line"><a name="l15713"></a><span class="lineno">15713</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_1_SH 8</span></div><div class="line"><a name="l15714"></a><span class="lineno">15714</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_1_MSK 0xff</span></div><div class="line"><a name="l15715"></a><span class="lineno">15715</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_0_SH 0</span></div><div class="line"><a name="l15716"></a><span class="lineno">15716</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_0_MSK 0xff</span></div><div class="line"><a name="l15717"></a><span class="lineno">15717</span>&#160;</div><div class="line"><a name="l15718"></a><span class="lineno">15718</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_19 0x10D4</span></div><div class="line"><a name="l15719"></a><span class="lineno">15719</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_7_SH 24</span></div><div class="line"><a name="l15720"></a><span class="lineno">15720</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_7_MSK 0xff</span></div><div class="line"><a name="l15721"></a><span class="lineno">15721</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_6_SH 16</span></div><div class="line"><a name="l15722"></a><span class="lineno">15722</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_6_MSK 0xff</span></div><div class="line"><a name="l15723"></a><span class="lineno">15723</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_5_SH 8</span></div><div class="line"><a name="l15724"></a><span class="lineno">15724</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_5_MSK 0xff</span></div><div class="line"><a name="l15725"></a><span class="lineno">15725</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_4_SH 0</span></div><div class="line"><a name="l15726"></a><span class="lineno">15726</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_4_MSK 0xff</span></div><div class="line"><a name="l15727"></a><span class="lineno">15727</span>&#160;</div><div class="line"><a name="l15728"></a><span class="lineno">15728</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1A 0x10D8</span></div><div class="line"><a name="l15729"></a><span class="lineno">15729</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_B_SH 24</span></div><div class="line"><a name="l15730"></a><span class="lineno">15730</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_B_MSK 0xff</span></div><div class="line"><a name="l15731"></a><span class="lineno">15731</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_A_SH 16</span></div><div class="line"><a name="l15732"></a><span class="lineno">15732</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_A_MSK 0xff</span></div><div class="line"><a name="l15733"></a><span class="lineno">15733</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_9_SH 8</span></div><div class="line"><a name="l15734"></a><span class="lineno">15734</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_9_MSK 0xff</span></div><div class="line"><a name="l15735"></a><span class="lineno">15735</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_8_SH 0</span></div><div class="line"><a name="l15736"></a><span class="lineno">15736</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_8_MSK 0xff</span></div><div class="line"><a name="l15737"></a><span class="lineno">15737</span>&#160;</div><div class="line"><a name="l15738"></a><span class="lineno">15738</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1B 0x10DC</span></div><div class="line"><a name="l15739"></a><span class="lineno">15739</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_F_SH 24</span></div><div class="line"><a name="l15740"></a><span class="lineno">15740</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_F_MSK 0xff</span></div><div class="line"><a name="l15741"></a><span class="lineno">15741</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_E_SH 16</span></div><div class="line"><a name="l15742"></a><span class="lineno">15742</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_E_MSK 0xff</span></div><div class="line"><a name="l15743"></a><span class="lineno">15743</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_D_SH 8</span></div><div class="line"><a name="l15744"></a><span class="lineno">15744</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_D_MSK 0xff</span></div><div class="line"><a name="l15745"></a><span class="lineno">15745</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_C_SH 0</span></div><div class="line"><a name="l15746"></a><span class="lineno">15746</span>&#160;<span class="preprocessor">#define B_AX_SERIAL_NUMBER_STRING_C_MSK 0xff</span></div><div class="line"><a name="l15747"></a><span class="lineno">15747</span>&#160;</div><div class="line"><a name="l15748"></a><span class="lineno">15748</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1C 0x10E0</span></div><div class="line"><a name="l15749"></a><span class="lineno">15749</span>&#160;<span class="preprocessor">#define B_AX_USB3_U2SEL_SH 16</span></div><div class="line"><a name="l15750"></a><span class="lineno">15750</span>&#160;<span class="preprocessor">#define B_AX_USB3_U2SEL_MSK 0xffff</span></div><div class="line"><a name="l15751"></a><span class="lineno">15751</span>&#160;<span class="preprocessor">#define B_AX_USB3_U1PEL_SH 0</span></div><div class="line"><a name="l15752"></a><span class="lineno">15752</span>&#160;<span class="preprocessor">#define B_AX_USB3_U1PEL_MSK 0xffff</span></div><div class="line"><a name="l15753"></a><span class="lineno">15753</span>&#160;</div><div class="line"><a name="l15754"></a><span class="lineno">15754</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1D 0x10E4</span></div><div class="line"><a name="l15755"></a><span class="lineno">15755</span>&#160;<span class="preprocessor">#define B_AX_HW_VENDOR_INDEX_SH 16</span></div><div class="line"><a name="l15756"></a><span class="lineno">15756</span>&#160;<span class="preprocessor">#define B_AX_HW_VENDOR_INDEX_MSK 0xff</span></div><div class="line"><a name="l15757"></a><span class="lineno">15757</span>&#160;</div><div class="line"><a name="l15758"></a><span class="lineno">15758</span>&#160;<span class="preprocessor">#define R_AX_USB_HOST_REQUEST_1E 0x10E8</span></div><div class="line"><a name="l15759"></a><span class="lineno">15759</span>&#160;<span class="preprocessor">#define B_AX_DIS_STALL_FUNC_WAKE BIT(24)</span></div><div class="line"><a name="l15760"></a><span class="lineno">15760</span>&#160;<span class="preprocessor">#define B_AX_USB3_U2_DEV_EXIT_LAT_SH 8</span></div><div class="line"><a name="l15761"></a><span class="lineno">15761</span>&#160;<span class="preprocessor">#define B_AX_USB3_U2_DEV_EXIT_LAT_MSK 0xffff</span></div><div class="line"><a name="l15762"></a><span class="lineno">15762</span>&#160;<span class="preprocessor">#define B_AX_USB3_U1_DEV_EXIT_LAT_SH 0</span></div><div class="line"><a name="l15763"></a><span class="lineno">15763</span>&#160;<span class="preprocessor">#define B_AX_USB3_U1_DEV_EXIT_LAT_MSK 0xff</span></div><div class="line"><a name="l15764"></a><span class="lineno">15764</span>&#160;</div><div class="line"><a name="l15765"></a><span class="lineno">15765</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_LINK_0 0x1100</span></div><div class="line"><a name="l15766"></a><span class="lineno">15766</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_HRESET_EN BIT(31)</span></div><div class="line"><a name="l15767"></a><span class="lineno">15767</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RECOV_EN BIT(30)</span></div><div class="line"><a name="l15768"></a><span class="lineno">15768</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_LPBK_EN BIT(29)</span></div><div class="line"><a name="l15769"></a><span class="lineno">15769</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RXDET_EN BIT(28)</span></div><div class="line"><a name="l15770"></a><span class="lineno">15770</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_POLL_EN BIT(27)</span></div><div class="line"><a name="l15771"></a><span class="lineno">15771</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U3_EN BIT(26)</span></div><div class="line"><a name="l15772"></a><span class="lineno">15772</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U1U2_EN BIT(25)</span></div><div class="line"><a name="l15773"></a><span class="lineno">15773</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U0_EN BIT(24)</span></div><div class="line"><a name="l15774"></a><span class="lineno">15774</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RECOV2U0_EN BIT(23)</span></div><div class="line"><a name="l15775"></a><span class="lineno">15775</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_SSINACT_EN BIT(22)</span></div><div class="line"><a name="l15776"></a><span class="lineno">15776</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_SSDIS_EN BIT(21)</span></div><div class="line"><a name="l15777"></a><span class="lineno">15777</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_CMPLY_EN BIT(20)</span></div><div class="line"><a name="l15778"></a><span class="lineno">15778</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RECOV2U0 BIT(19)</span></div><div class="line"><a name="l15779"></a><span class="lineno">15779</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_SSINACT BIT(18)</span></div><div class="line"><a name="l15780"></a><span class="lineno">15780</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_SSDIS BIT(17)</span></div><div class="line"><a name="l15781"></a><span class="lineno">15781</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_CMPLY BIT(16)</span></div><div class="line"><a name="l15782"></a><span class="lineno">15782</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_HRESET BIT(15)</span></div><div class="line"><a name="l15783"></a><span class="lineno">15783</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RECOV BIT(14)</span></div><div class="line"><a name="l15784"></a><span class="lineno">15784</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_LPBK BIT(13)</span></div><div class="line"><a name="l15785"></a><span class="lineno">15785</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_RXDET BIT(12)</span></div><div class="line"><a name="l15786"></a><span class="lineno">15786</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_POLL BIT(11)</span></div><div class="line"><a name="l15787"></a><span class="lineno">15787</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U3 BIT(10)</span></div><div class="line"><a name="l15788"></a><span class="lineno">15788</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U1U2 BIT(9)</span></div><div class="line"><a name="l15789"></a><span class="lineno">15789</span>&#160;<span class="preprocessor">#define B_AX_INTS_USB3_U0 BIT(8)</span></div><div class="line"><a name="l15790"></a><span class="lineno">15790</span>&#160;<span class="preprocessor">#define B_AX_EN_ROVIDLE_TIMEOUT BIT(6)</span></div><div class="line"><a name="l15791"></a><span class="lineno">15791</span>&#160;<span class="preprocessor">#define B_AX_EN_UNFIN_RTY BIT(5)</span></div><div class="line"><a name="l15792"></a><span class="lineno">15792</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U1_QUICK_LFPS BIT(4)</span></div><div class="line"><a name="l15793"></a><span class="lineno">15793</span>&#160;<span class="preprocessor">#define B_AX_USB3_DIS_ISOC_TIME_GT BIT(3)</span></div><div class="line"><a name="l15794"></a><span class="lineno">15794</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_USB3_U2_EN BIT(2)</span></div><div class="line"><a name="l15795"></a><span class="lineno">15795</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_USB3_U1_EN BIT(1)</span></div><div class="line"><a name="l15796"></a><span class="lineno">15796</span>&#160;<span class="preprocessor">#define B_AX_LINK_ST_DETECT_TERM BIT(0)</span></div><div class="line"><a name="l15797"></a><span class="lineno">15797</span>&#160;</div><div class="line"><a name="l15798"></a><span class="lineno">15798</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_LINK_1 0x1104</span></div><div class="line"><a name="l15799"></a><span class="lineno">15799</span>&#160;<span class="preprocessor">#define B_AX_WARM_RESET_TIME_SH 0</span></div><div class="line"><a name="l15800"></a><span class="lineno">15800</span>&#160;<span class="preprocessor">#define B_AX_WARM_RESET_TIME_MSK 0x3</span></div><div class="line"><a name="l15801"></a><span class="lineno">15801</span>&#160;</div><div class="line"><a name="l15802"></a><span class="lineno">15802</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_PIU 0x1108</span></div><div class="line"><a name="l15803"></a><span class="lineno">15803</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_CLR_TERM BIT(1)</span></div><div class="line"><a name="l15804"></a><span class="lineno">15804</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_SET_TERM BIT(0)</span></div><div class="line"><a name="l15805"></a><span class="lineno">15805</span>&#160;</div><div class="line"><a name="l15806"></a><span class="lineno">15806</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_PTL 0x110C</span></div><div class="line"><a name="l15807"></a><span class="lineno">15807</span>&#160;<span class="preprocessor">#define B_AX_WLAN0_BUF_NUMP_EN BIT(1)</span></div><div class="line"><a name="l15808"></a><span class="lineno">15808</span>&#160;<span class="preprocessor">#define B_AX_IGNORE_RETRY_BIT BIT(0)</span></div><div class="line"><a name="l15809"></a><span class="lineno">15809</span>&#160;</div><div class="line"><a name="l15810"></a><span class="lineno">15810</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_PRTSM 0x1110</span></div><div class="line"><a name="l15811"></a><span class="lineno">15811</span>&#160;<span class="preprocessor">#define B_AX_EN_IMMED_POP_CREDIT BIT(0)</span></div><div class="line"><a name="l15812"></a><span class="lineno">15812</span>&#160;</div><div class="line"><a name="l15813"></a><span class="lineno">15813</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_CONFIG_INTF_0 0x1114</span></div><div class="line"><a name="l15814"></a><span class="lineno">15814</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_LFPS_FILTER BIT(31)</span></div><div class="line"><a name="l15815"></a><span class="lineno">15815</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_TX_SWING BIT(30)</span></div><div class="line"><a name="l15816"></a><span class="lineno">15816</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_TXMARGIN_SH 27</span></div><div class="line"><a name="l15817"></a><span class="lineno">15817</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_TXMARGIN_MSK 0x7</span></div><div class="line"><a name="l15818"></a><span class="lineno">15818</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_TXDEEMPHASIS_SH 25</span></div><div class="line"><a name="l15819"></a><span class="lineno">15819</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_TXDEEMPHASIS_MSK 0x3</span></div><div class="line"><a name="l15820"></a><span class="lineno">15820</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_ELASTIC_BUF BIT(24)</span></div><div class="line"><a name="l15821"></a><span class="lineno">15821</span>&#160;<span class="preprocessor">#define B_AX_HIRD_THR_SH 19</span></div><div class="line"><a name="l15822"></a><span class="lineno">15822</span>&#160;<span class="preprocessor">#define B_AX_HIRD_THR_MSK 0x1f</span></div><div class="line"><a name="l15823"></a><span class="lineno">15823</span>&#160;<span class="preprocessor">#define B_AX_DEV_SPEED_SH 16</span></div><div class="line"><a name="l15824"></a><span class="lineno">15824</span>&#160;<span class="preprocessor">#define B_AX_DEV_SPEED_MSK 0x7</span></div><div class="line"><a name="l15825"></a><span class="lineno">15825</span>&#160;<span class="preprocessor">#define B_AX_U1_ACTIVE_TIMEOUT_SH 8</span></div><div class="line"><a name="l15826"></a><span class="lineno">15826</span>&#160;<span class="preprocessor">#define B_AX_U1_ACTIVE_TIMEOUT_MSK 0xff</span></div><div class="line"><a name="l15827"></a><span class="lineno">15827</span>&#160;<span class="preprocessor">#define B_AX_USB3_TARGET_LINK_STATE_SH 4</span></div><div class="line"><a name="l15828"></a><span class="lineno">15828</span>&#160;<span class="preprocessor">#define B_AX_USB3_TARGET_LINK_STATE_MSK 0xf</span></div><div class="line"><a name="l15829"></a><span class="lineno">15829</span>&#160;<span class="preprocessor">#define B_AX_APPL1RSP BIT(3)</span></div><div class="line"><a name="l15830"></a><span class="lineno">15830</span>&#160;<span class="preprocessor">#define B_AX_LPM_CAPABLE BIT(2)</span></div><div class="line"><a name="l15831"></a><span class="lineno">15831</span>&#160;<span class="preprocessor">#define B_AX_USB3_EOF_SH 0</span></div><div class="line"><a name="l15832"></a><span class="lineno">15832</span>&#160;<span class="preprocessor">#define B_AX_USB3_EOF_MSK 0x3</span></div><div class="line"><a name="l15833"></a><span class="lineno">15833</span>&#160;</div><div class="line"><a name="l15834"></a><span class="lineno">15834</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_CONFIG_INTF_1 0x1118</span></div><div class="line"><a name="l15835"></a><span class="lineno">15835</span>&#160;<span class="preprocessor">#define B_AX_NPI_SCALEDOWN_MODE_SH 24</span></div><div class="line"><a name="l15836"></a><span class="lineno">15836</span>&#160;<span class="preprocessor">#define B_AX_NPI_SCALEDOWN_MODE_MSK 0x3</span></div><div class="line"><a name="l15837"></a><span class="lineno">15837</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_POWERDOWN_SCALE_SH 8</span></div><div class="line"><a name="l15838"></a><span class="lineno">15838</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_POWERDOWN_SCALE_MSK 0x1fff</span></div><div class="line"><a name="l15839"></a><span class="lineno">15839</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U1_FAST_OUT BIT(7)</span></div><div class="line"><a name="l15840"></a><span class="lineno">15840</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_P3_FOR_P2 BIT(6)</span></div><div class="line"><a name="l15841"></a><span class="lineno">15841</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U1_RXVALID BIT(5)</span></div><div class="line"><a name="l15842"></a><span class="lineno">15842</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DIS_SCAMBLE BIT(4)</span></div><div class="line"><a name="l15843"></a><span class="lineno">15843</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_SKIP_RXDETECT BIT(3)</span></div><div class="line"><a name="l15844"></a><span class="lineno">15844</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_LFPS_P0_ALIGN BIT(2)</span></div><div class="line"><a name="l15845"></a><span class="lineno">15845</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_P3P2_TRANS BIT(1)</span></div><div class="line"><a name="l15846"></a><span class="lineno">15846</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_P3_EXITIN_P2 BIT(0)</span></div><div class="line"><a name="l15847"></a><span class="lineno">15847</span>&#160;</div><div class="line"><a name="l15848"></a><span class="lineno">15848</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_CONFIG_INTF_2 0x111C</span></div><div class="line"><a name="l15849"></a><span class="lineno">15849</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U2EXIT_LPFS BIT(18)</span></div><div class="line"><a name="l15850"></a><span class="lineno">15850</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_PHYSOFTRST BIT(17)</span></div><div class="line"><a name="l15851"></a><span class="lineno">15851</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_HSTPRTCMPL BIT(16)</span></div><div class="line"><a name="l15852"></a><span class="lineno">15852</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U2SSINACTP3OK BIT(15)</span></div><div class="line"><a name="l15853"></a><span class="lineno">15853</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DISRXDETP3 BIT(14)</span></div><div class="line"><a name="l15854"></a><span class="lineno">15854</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_UX_EXIT_IN_PX BIT(13)</span></div><div class="line"><a name="l15855"></a><span class="lineno">15855</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_PING_ENH_EN BIT(12)</span></div><div class="line"><a name="l15856"></a><span class="lineno">15856</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_U1U2EXITFAIL_TO_RECOV BIT(11)</span></div><div class="line"><a name="l15857"></a><span class="lineno">15857</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_ALWAYS_REQ BIT(10)</span></div><div class="line"><a name="l15858"></a><span class="lineno">15858</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_START_RX_DET BIT(9)</span></div><div class="line"><a name="l15859"></a><span class="lineno">15859</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DIS_RX_DET BIT(8)</span></div><div class="line"><a name="l15860"></a><span class="lineno">15860</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DELAY_P1P2P3_SH 5</span></div><div class="line"><a name="l15861"></a><span class="lineno">15861</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DELAY_P1P2P3_MSK 0x7</span></div><div class="line"><a name="l15862"></a><span class="lineno">15862</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_SUSPEND_EN BIT(4)</span></div><div class="line"><a name="l15863"></a><span class="lineno">15863</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DATWIDTH_SH 2</span></div><div class="line"><a name="l15864"></a><span class="lineno">15864</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_DATWIDTH_MSK 0x3</span></div><div class="line"><a name="l15865"></a><span class="lineno">15865</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_ABORTRXDETLNU2 BIT(1)</span></div><div class="line"><a name="l15866"></a><span class="lineno">15866</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_RX_DETECT_LPFS BIT(0)</span></div><div class="line"><a name="l15867"></a><span class="lineno">15867</span>&#160;</div><div class="line"><a name="l15868"></a><span class="lineno">15868</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_POWER_0 0x1120</span></div><div class="line"><a name="l15869"></a><span class="lineno">15869</span>&#160;<span class="preprocessor">#define B_AX_U3_LTM_EN BIT(28)</span></div><div class="line"><a name="l15870"></a><span class="lineno">15870</span>&#160;<span class="preprocessor">#define B_AX_LINK_STATE_REQ_SH 24</span></div><div class="line"><a name="l15871"></a><span class="lineno">15871</span>&#160;<span class="preprocessor">#define B_AX_LINK_STATE_REQ_MSK 0xf</span></div><div class="line"><a name="l15872"></a><span class="lineno">15872</span>&#160;<span class="preprocessor">#define B_AX_SUSCLK_RATIO_SH 8</span></div><div class="line"><a name="l15873"></a><span class="lineno">15873</span>&#160;<span class="preprocessor">#define B_AX_SUSCLK_RATIO_MSK 0x1fff</span></div><div class="line"><a name="l15874"></a><span class="lineno">15874</span>&#160;<span class="preprocessor">#define B_AX_TEST_CTRL_SH 4</span></div><div class="line"><a name="l15875"></a><span class="lineno">15875</span>&#160;<span class="preprocessor">#define B_AX_TEST_CTRL_MSK 0xf</span></div><div class="line"><a name="l15876"></a><span class="lineno">15876</span>&#160;<span class="preprocessor">#define B_AX_UFRAME_SCALE_SH 2</span></div><div class="line"><a name="l15877"></a><span class="lineno">15877</span>&#160;<span class="preprocessor">#define B_AX_UFRAME_SCALE_MSK 0x3</span></div><div class="line"><a name="l15878"></a><span class="lineno">15878</span>&#160;<span class="preprocessor">#define B_AX_LOCAL_LBK BIT(1)</span></div><div class="line"><a name="l15879"></a><span class="lineno">15879</span>&#160;<span class="preprocessor">#define B_AX_USB_EN_SLEEP BIT(0)</span></div><div class="line"><a name="l15880"></a><span class="lineno">15880</span>&#160;</div><div class="line"><a name="l15881"></a><span class="lineno">15881</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_POWER_1 0x1124</span></div><div class="line"><a name="l15882"></a><span class="lineno">15882</span>&#160;<span class="preprocessor">#define B_AX_WAKE_WAIT_XTAL BIT(27)</span></div><div class="line"><a name="l15883"></a><span class="lineno">15883</span>&#160;<span class="preprocessor">#define B_AX_WAKE_WAIT_CURRENT BIT(26)</span></div><div class="line"><a name="l15884"></a><span class="lineno">15884</span>&#160;<span class="preprocessor">#define B_AX_WAKEUP_NEG_SEL BIT(25)</span></div><div class="line"><a name="l15885"></a><span class="lineno">15885</span>&#160;<span class="preprocessor">#define B_AX_SSPHY_USB3_ATTEMPT BIT(24)</span></div><div class="line"><a name="l15886"></a><span class="lineno">15886</span>&#160;<span class="preprocessor">#define B_AX_WAIT_IDLE_TIME_SH 20</span></div><div class="line"><a name="l15887"></a><span class="lineno">15887</span>&#160;<span class="preprocessor">#define B_AX_WAIT_IDLE_TIME_MSK 0xf</span></div><div class="line"><a name="l15888"></a><span class="lineno">15888</span>&#160;<span class="preprocessor">#define B_AX_U2_EN_MAC_IDLE BIT(18)</span></div><div class="line"><a name="l15889"></a><span class="lineno">15889</span>&#160;<span class="preprocessor">#define B_AX_U1_EN_MAC_IDLE BIT(17)</span></div><div class="line"><a name="l15890"></a><span class="lineno">15890</span>&#160;<span class="preprocessor">#define B_AX_SWITCH_CLK_EN BIT(16)</span></div><div class="line"><a name="l15891"></a><span class="lineno">15891</span>&#160;<span class="preprocessor">#define B_AX_USB3_SAMPLE_RXELECIDLE_SH 8</span></div><div class="line"><a name="l15892"></a><span class="lineno">15892</span>&#160;<span class="preprocessor">#define B_AX_USB3_SAMPLE_RXELECIDLE_MSK 0xff</span></div><div class="line"><a name="l15893"></a><span class="lineno">15893</span>&#160;<span class="preprocessor">#define B_AX_U3_INIT_U2 BIT(7)</span></div><div class="line"><a name="l15894"></a><span class="lineno">15894</span>&#160;<span class="preprocessor">#define B_AX_U3_INIT_U1 BIT(6)</span></div><div class="line"><a name="l15895"></a><span class="lineno">15895</span>&#160;<span class="preprocessor">#define B_AX_SET_U3_WAKE BIT(5)</span></div><div class="line"><a name="l15896"></a><span class="lineno">15896</span>&#160;<span class="preprocessor">#define B_AX_U3_U2_EN BIT(4)</span></div><div class="line"><a name="l15897"></a><span class="lineno">15897</span>&#160;<span class="preprocessor">#define B_AX_U3_U1_EN BIT(3)</span></div><div class="line"><a name="l15898"></a><span class="lineno">15898</span>&#160;<span class="preprocessor">#define B_AX_U3_INIT_U2_EN BIT(2)</span></div><div class="line"><a name="l15899"></a><span class="lineno">15899</span>&#160;<span class="preprocessor">#define B_AX_U3_INIT_U1_EN BIT(1)</span></div><div class="line"><a name="l15900"></a><span class="lineno">15900</span>&#160;<span class="preprocessor">#define B_AX_USB3_RUN BIT(0)</span></div><div class="line"><a name="l15901"></a><span class="lineno">15901</span>&#160;</div><div class="line"><a name="l15902"></a><span class="lineno">15902</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_POWER_2 0x1128</span></div><div class="line"><a name="l15903"></a><span class="lineno">15903</span>&#160;<span class="preprocessor">#define B_AX_NPI_LINK_STATE_LATCH_SH 16</span></div><div class="line"><a name="l15904"></a><span class="lineno">15904</span>&#160;<span class="preprocessor">#define B_AX_NPI_LINK_STATE_LATCH_MSK 0xff</span></div><div class="line"><a name="l15905"></a><span class="lineno">15905</span>&#160;<span class="preprocessor">#define B_AX_NPI_HOST_RESUME_DETECTED BIT(15)</span></div><div class="line"><a name="l15906"></a><span class="lineno">15906</span>&#160;<span class="preprocessor">#define B_AX_NPI_DEV_CONNECT_SPEED_SH 12</span></div><div class="line"><a name="l15907"></a><span class="lineno">15907</span>&#160;<span class="preprocessor">#define B_AX_NPI_DEV_CONNECT_SPEED_MSK 0x7</span></div><div class="line"><a name="l15908"></a><span class="lineno">15908</span>&#160;<span class="preprocessor">#define B_AX_NPI_LINK_STATE_SH 8</span></div><div class="line"><a name="l15909"></a><span class="lineno">15909</span>&#160;<span class="preprocessor">#define B_AX_NPI_LINK_STATE_MSK 0xf</span></div><div class="line"><a name="l15910"></a><span class="lineno">15910</span>&#160;<span class="preprocessor">#define B_AX_POLL_EN BIT(7)</span></div><div class="line"><a name="l15911"></a><span class="lineno">15911</span>&#160;<span class="preprocessor">#define B_AX_POLL_SAMPLE_ON BIT(6)</span></div><div class="line"><a name="l15912"></a><span class="lineno">15912</span>&#160;<span class="preprocessor">#define B_AX_POLL_ACT_SH 4</span></div><div class="line"><a name="l15913"></a><span class="lineno">15913</span>&#160;<span class="preprocessor">#define B_AX_POLL_ACT_MSK 0x3</span></div><div class="line"><a name="l15914"></a><span class="lineno">15914</span>&#160;<span class="preprocessor">#define B_AX_POLL_NOACT_SH 0</span></div><div class="line"><a name="l15915"></a><span class="lineno">15915</span>&#160;<span class="preprocessor">#define B_AX_POLL_NOACT_MSK 0xf</span></div><div class="line"><a name="l15916"></a><span class="lineno">15916</span>&#160;</div><div class="line"><a name="l15917"></a><span class="lineno">15917</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_POWER_3 0x112C</span></div><div class="line"><a name="l15918"></a><span class="lineno">15918</span>&#160;<span class="preprocessor">#define B_AX_R_CNT_SWITCH_USB32_PARA_SH 0</span></div><div class="line"><a name="l15919"></a><span class="lineno">15919</span>&#160;<span class="preprocessor">#define B_AX_R_CNT_SWITCH_USB32_PARA_MSK 0xffff</span></div><div class="line"><a name="l15920"></a><span class="lineno">15920</span>&#160;</div><div class="line"><a name="l15921"></a><span class="lineno">15921</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_STATUS 0x1130</span></div><div class="line"><a name="l15922"></a><span class="lineno">15922</span>&#160;<span class="preprocessor">#define B_AX_NPI_DEV_CONNECTED BIT(0)</span></div><div class="line"><a name="l15923"></a><span class="lineno">15923</span>&#160;</div><div class="line"><a name="l15924"></a><span class="lineno">15924</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_DEVICE_NOTIFICATION 0x1134</span></div><div class="line"><a name="l15925"></a><span class="lineno">15925</span>&#160;<span class="preprocessor">#define B_AX_DEVNOTE_BIA_SH 16</span></div><div class="line"><a name="l15926"></a><span class="lineno">15926</span>&#160;<span class="preprocessor">#define B_AX_DEVNOTE_BIA_MSK 0xffff</span></div><div class="line"><a name="l15927"></a><span class="lineno">15927</span>&#160;<span class="preprocessor">#define B_AX_DEVNOTE_BELT_SH 0</span></div><div class="line"><a name="l15928"></a><span class="lineno">15928</span>&#160;<span class="preprocessor">#define B_AX_DEVNOTE_BELT_MSK 0xfff</span></div><div class="line"><a name="l15929"></a><span class="lineno">15929</span>&#160;</div><div class="line"><a name="l15930"></a><span class="lineno">15930</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_TRANSMIT 0x1138</span></div><div class="line"><a name="l15931"></a><span class="lineno">15931</span>&#160;<span class="preprocessor">#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_SH 0</span></div><div class="line"><a name="l15932"></a><span class="lineno">15932</span>&#160;<span class="preprocessor">#define B_AX_NPI_TX_ACK_TP_DATA_WAIT_MSK 0xf</span></div><div class="line"><a name="l15933"></a><span class="lineno">15933</span>&#160;</div><div class="line"><a name="l15934"></a><span class="lineno">15934</span>&#160;<span class="preprocessor">#define R_AX_USB3_MAC_NPI_OTHERS 0x113C</span></div><div class="line"><a name="l15935"></a><span class="lineno">15935</span>&#160;<span class="preprocessor">#define B_AX_EN_FIX_RX_ABORT BIT(8)</span></div><div class="line"><a name="l15936"></a><span class="lineno">15936</span>&#160;<span class="preprocessor">#define B_AX_FLADJ_30MHZ_REG_SH 0</span></div><div class="line"><a name="l15937"></a><span class="lineno">15937</span>&#160;<span class="preprocessor">#define B_AX_FLADJ_30MHZ_REG_MSK 0x3f</span></div><div class="line"><a name="l15938"></a><span class="lineno">15938</span>&#160;</div><div class="line"><a name="l15939"></a><span class="lineno">15939</span>&#160;<span class="preprocessor">#define R_AX_USB3_WRAP_0 0x1140</span></div><div class="line"><a name="l15940"></a><span class="lineno">15940</span>&#160;<span class="preprocessor">#define B_AX_U1TOU2_TIMER_SH 24</span></div><div class="line"><a name="l15941"></a><span class="lineno">15941</span>&#160;<span class="preprocessor">#define B_AX_U1TOU2_TIMER_MSK 0xff</span></div><div class="line"><a name="l15942"></a><span class="lineno">15942</span>&#160;<span class="preprocessor">#define B_AX_WAKE_ST_DBG_SH 20</span></div><div class="line"><a name="l15943"></a><span class="lineno">15943</span>&#160;<span class="preprocessor">#define B_AX_WAKE_ST_DBG_MSK 0xf</span></div><div class="line"><a name="l15944"></a><span class="lineno">15944</span>&#160;<span class="preprocessor">#define B_AX_ARB_ST_DBG_SH 18</span></div><div class="line"><a name="l15945"></a><span class="lineno">15945</span>&#160;<span class="preprocessor">#define B_AX_ARB_ST_DBG_MSK 0x3</span></div><div class="line"><a name="l15946"></a><span class="lineno">15946</span>&#160;<span class="preprocessor">#define B_AX_BIA_REQ BIT(17)</span></div><div class="line"><a name="l15947"></a><span class="lineno">15947</span>&#160;<span class="preprocessor">#define B_AX_BELT_REQ BIT(16)</span></div><div class="line"><a name="l15948"></a><span class="lineno">15948</span>&#160;<span class="preprocessor">#define B_AX_USB3_VENDOR_LEN_TH_SH 0</span></div><div class="line"><a name="l15949"></a><span class="lineno">15949</span>&#160;<span class="preprocessor">#define B_AX_USB3_VENDOR_LEN_TH_MSK 0xffff</span></div><div class="line"><a name="l15950"></a><span class="lineno">15950</span>&#160;</div><div class="line"><a name="l15951"></a><span class="lineno">15951</span>&#160;<span class="preprocessor">#define R_AX_USB3_WRAP_1 0x1144</span></div><div class="line"><a name="l15952"></a><span class="lineno">15952</span>&#160;<span class="preprocessor">#define B_AX_DIS_PKT_FUNC_WAKE BIT(0)</span></div><div class="line"><a name="l15953"></a><span class="lineno">15953</span>&#160;</div><div class="line"><a name="l15954"></a><span class="lineno">15954</span>&#160;<span class="preprocessor">#define R_AX_USB3_PHY 0x1148</span></div><div class="line"><a name="l15955"></a><span class="lineno">15955</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_RWDATA_SH 16</span></div><div class="line"><a name="l15956"></a><span class="lineno">15956</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_RWDATA_MSK 0xffff</span></div><div class="line"><a name="l15957"></a><span class="lineno">15957</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_ADR_SH 8</span></div><div class="line"><a name="l15958"></a><span class="lineno">15958</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_ADR_MSK 0x1f</span></div><div class="line"><a name="l15959"></a><span class="lineno">15959</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_REG_WRFLAG BIT(7)</span></div><div class="line"><a name="l15960"></a><span class="lineno">15960</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_REG_RDFLAG BIT(6)</span></div><div class="line"><a name="l15961"></a><span class="lineno">15961</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_REG_ADR_SH 0</span></div><div class="line"><a name="l15962"></a><span class="lineno">15962</span>&#160;<span class="preprocessor">#define B_AX_USB3_PHY_REG_ADR_MSK 0x1f</span></div><div class="line"><a name="l15963"></a><span class="lineno">15963</span>&#160;</div><div class="line"><a name="l15964"></a><span class="lineno">15964</span>&#160;<span class="preprocessor">#define R_AX_USB3_OTHERS 0x1150</span></div><div class="line"><a name="l15965"></a><span class="lineno">15965</span>&#160;<span class="preprocessor">#define B_AX_R_REATTACH_TIMER_SH 28</span></div><div class="line"><a name="l15966"></a><span class="lineno">15966</span>&#160;<span class="preprocessor">#define B_AX_R_REATTACH_TIMER_MSK 0xf</span></div><div class="line"><a name="l15967"></a><span class="lineno">15967</span>&#160;<span class="preprocessor">#define B_AX_R_CNT_MS_SEL_SH 24</span></div><div class="line"><a name="l15968"></a><span class="lineno">15968</span>&#160;<span class="preprocessor">#define B_AX_R_CNT_MS_SEL_MSK 0x7</span></div><div class="line"><a name="l15969"></a><span class="lineno">15969</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LPM_TEST_SH 16</span></div><div class="line"><a name="l15970"></a><span class="lineno">15970</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LPM_TEST_MSK 0xff</span></div><div class="line"><a name="l15971"></a><span class="lineno">15971</span>&#160;<span class="preprocessor">#define B_AX_ISOC_DELAY_VALUE_SH 0</span></div><div class="line"><a name="l15972"></a><span class="lineno">15972</span>&#160;<span class="preprocessor">#define B_AX_ISOC_DELAY_VALUE_MSK 0xffff</span></div><div class="line"><a name="l15973"></a><span class="lineno">15973</span>&#160;</div><div class="line"><a name="l15974"></a><span class="lineno">15974</span>&#160;<span class="preprocessor">#define R_AX_USB_APPLICATION_BT_0 0x1160</span></div><div class="line"><a name="l15975"></a><span class="lineno">15975</span>&#160;<span class="preprocessor">#define B_AX_BTRX0_BUFFER_WADDR_SH 24</span></div><div class="line"><a name="l15976"></a><span class="lineno">15976</span>&#160;<span class="preprocessor">#define B_AX_BTRX0_BUFFER_WADDR_MSK 0xff</span></div><div class="line"><a name="l15977"></a><span class="lineno">15977</span>&#160;<span class="preprocessor">#define B_AX_USB_INTOKEN_TIMEOUT_SH 20</span></div><div class="line"><a name="l15978"></a><span class="lineno">15978</span>&#160;<span class="preprocessor">#define B_AX_USB_INTOKEN_TIMEOUT_MSK 0x7</span></div><div class="line"><a name="l15979"></a><span class="lineno">15979</span>&#160;<span class="preprocessor">#define B_AX_BRX_BUF_CHK_SH 16</span></div><div class="line"><a name="l15980"></a><span class="lineno">15980</span>&#160;<span class="preprocessor">#define B_AX_BRX_BUF_CHK_MSK 0x7</span></div><div class="line"><a name="l15981"></a><span class="lineno">15981</span>&#160;<span class="preprocessor">#define B_AX_BTRX0_RPKT_SIZE_SH 0</span></div><div class="line"><a name="l15982"></a><span class="lineno">15982</span>&#160;<span class="preprocessor">#define B_AX_BTRX0_RPKT_SIZE_MSK 0xffff</span></div><div class="line"><a name="l15983"></a><span class="lineno">15983</span>&#160;</div><div class="line"><a name="l15984"></a><span class="lineno">15984</span>&#160;<span class="preprocessor">#define R_AX_USB_APPLICATION_BT_1 0x1164</span></div><div class="line"><a name="l15985"></a><span class="lineno">15985</span>&#160;<span class="preprocessor">#define B_AX_USB2BT_PWR_INFO_REG_MASK_SH 20</span></div><div class="line"><a name="l15986"></a><span class="lineno">15986</span>&#160;<span class="preprocessor">#define B_AX_USB2BT_PWR_INFO_REG_MASK_MSK 0xf</span></div><div class="line"><a name="l15987"></a><span class="lineno">15987</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_SUSB_EN_BT BIT(19)</span></div><div class="line"><a name="l15988"></a><span class="lineno">15988</span>&#160;<span class="preprocessor">#define B_AX_LOWPOWER_BT BIT(18)</span></div><div class="line"><a name="l15989"></a><span class="lineno">15989</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_EN_BT BIT(17)</span></div><div class="line"><a name="l15990"></a><span class="lineno">15990</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_CAPABLE_BT BIT(16)</span></div><div class="line"><a name="l15991"></a><span class="lineno">15991</span>&#160;<span class="preprocessor">#define B_AX_BT_ISO_ZERO_EN BIT(14)</span></div><div class="line"><a name="l15992"></a><span class="lineno">15992</span>&#160;<span class="preprocessor">#define B_AX_R_RXDMA_MODE_SH 12</span></div><div class="line"><a name="l15993"></a><span class="lineno">15993</span>&#160;<span class="preprocessor">#define B_AX_R_RXDMA_MODE_MSK 0x3</span></div><div class="line"><a name="l15994"></a><span class="lineno">15994</span>&#160;<span class="preprocessor">#define B_AX_GPS_USB_ACTIVE BIT(11)</span></div><div class="line"><a name="l15995"></a><span class="lineno">15995</span>&#160;<span class="preprocessor">#define B_AX_BT_TXQ_STOP_SH 8</span></div><div class="line"><a name="l15996"></a><span class="lineno">15996</span>&#160;<span class="preprocessor">#define B_AX_BT_TXQ_STOP_MSK 0x7</span></div><div class="line"><a name="l15997"></a><span class="lineno">15997</span>&#160;</div><div class="line"><a name="l15998"></a><span class="lineno">15998</span>&#160;<span class="preprocessor">#define R_AX_USB_APPLICATION_BT_2 0x1168</span></div><div class="line"><a name="l15999"></a><span class="lineno">15999</span>&#160;<span class="preprocessor">#define B_AX_BT_TX BIT(17)</span></div><div class="line"><a name="l16000"></a><span class="lineno">16000</span>&#160;<span class="preprocessor">#define B_AX_BT_RX BIT(16)</span></div><div class="line"><a name="l16001"></a><span class="lineno">16001</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_OVER_EP3 BIT(13)</span></div><div class="line"><a name="l16002"></a><span class="lineno">16002</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_OVER_EP2 BIT(12)</span></div><div class="line"><a name="l16003"></a><span class="lineno">16003</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_OVER_EP0 BIT(11)</span></div><div class="line"><a name="l16004"></a><span class="lineno">16004</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_OVER_EP3 BIT(10)</span></div><div class="line"><a name="l16005"></a><span class="lineno">16005</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_OVER_EP2 BIT(9)</span></div><div class="line"><a name="l16006"></a><span class="lineno">16006</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_OVER_EP1 BIT(8)</span></div><div class="line"><a name="l16007"></a><span class="lineno">16007</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_UNDR_EP3 BIT(5)</span></div><div class="line"><a name="l16008"></a><span class="lineno">16008</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_UNDR_EP2 BIT(4)</span></div><div class="line"><a name="l16009"></a><span class="lineno">16009</span>&#160;<span class="preprocessor">#define B_AX_BTTX_FIFO_UNDR_EP0 BIT(3)</span></div><div class="line"><a name="l16010"></a><span class="lineno">16010</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_UNDR_EP3 BIT(2)</span></div><div class="line"><a name="l16011"></a><span class="lineno">16011</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_UNDR_EP2 BIT(1)</span></div><div class="line"><a name="l16012"></a><span class="lineno">16012</span>&#160;<span class="preprocessor">#define B_AX_BTRX_FIFO_UNDR_EP1 BIT(0)</span></div><div class="line"><a name="l16013"></a><span class="lineno">16013</span>&#160;</div><div class="line"><a name="l16014"></a><span class="lineno">16014</span>&#160;<span class="preprocessor">#define R_AX_USB_APPLICATION_BT_3 0x116C</span></div><div class="line"><a name="l16015"></a><span class="lineno">16015</span>&#160;<span class="preprocessor">#define B_AX_DBG_BTRX_WADDR_SH 16</span></div><div class="line"><a name="l16016"></a><span class="lineno">16016</span>&#160;<span class="preprocessor">#define B_AX_DBG_BTRX_WADDR_MSK 0xfff</span></div><div class="line"><a name="l16017"></a><span class="lineno">16017</span>&#160;<span class="preprocessor">#define B_AX_DBG_BTRX_RPKT_SIZE_SH 0</span></div><div class="line"><a name="l16018"></a><span class="lineno">16018</span>&#160;<span class="preprocessor">#define B_AX_DBG_BTRX_RPKT_SIZE_MSK 0xffff</span></div><div class="line"><a name="l16019"></a><span class="lineno">16019</span>&#160;</div><div class="line"><a name="l16020"></a><span class="lineno">16020</span>&#160;<span class="preprocessor">#define R_AX_USB_WLAN0_0 0x1170</span></div><div class="line"><a name="l16021"></a><span class="lineno">16021</span>&#160;<span class="preprocessor">#define B_AX_WLAN_INT_LEN_SH 16</span></div><div class="line"><a name="l16022"></a><span class="lineno">16022</span>&#160;<span class="preprocessor">#define B_AX_WLAN_INT_LEN_MSK 0xffff</span></div><div class="line"><a name="l16023"></a><span class="lineno">16023</span>&#160;<span class="preprocessor">#define B_AX_WLAN0_TXQ_STALL_DIS BIT(4)</span></div><div class="line"><a name="l16024"></a><span class="lineno">16024</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_SUSB_EN_WLAN0 BIT(3)</span></div><div class="line"><a name="l16025"></a><span class="lineno">16025</span>&#160;<span class="preprocessor">#define B_AX_LOWPOWER_WLAN0 BIT(2)</span></div><div class="line"><a name="l16026"></a><span class="lineno">16026</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_EN_WLAN0 BIT(1)</span></div><div class="line"><a name="l16027"></a><span class="lineno">16027</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN0 BIT(0)</span></div><div class="line"><a name="l16028"></a><span class="lineno">16028</span>&#160;</div><div class="line"><a name="l16029"></a><span class="lineno">16029</span>&#160;<span class="preprocessor">#define R_AX_USB_WLAN0_1 0x1174</span></div><div class="line"><a name="l16030"></a><span class="lineno">16030</span>&#160;<span class="preprocessor">#define B_AX_USBRX_RST BIT(9)</span></div><div class="line"><a name="l16031"></a><span class="lineno">16031</span>&#160;<span class="preprocessor">#define B_AX_USBTX_RST BIT(8)</span></div><div class="line"><a name="l16032"></a><span class="lineno">16032</span>&#160;<span class="preprocessor">#define B_AX_R_USBRX_SRAM_LS BIT(7)</span></div><div class="line"><a name="l16033"></a><span class="lineno">16033</span>&#160;<span class="preprocessor">#define B_AX_R_USBRX_SRAM_DS BIT(6)</span></div><div class="line"><a name="l16034"></a><span class="lineno">16034</span>&#160;<span class="preprocessor">#define B_AX_R_USBTX_SRAM_LS BIT(5)</span></div><div class="line"><a name="l16035"></a><span class="lineno">16035</span>&#160;<span class="preprocessor">#define B_AX_R_USBTX_SRAM_DS BIT(4)</span></div><div class="line"><a name="l16036"></a><span class="lineno">16036</span>&#160;<span class="preprocessor">#define B_AX_WLRX_FIFO_OVER_SH 2</span></div><div class="line"><a name="l16037"></a><span class="lineno">16037</span>&#160;<span class="preprocessor">#define B_AX_WLRX_FIFO_OVER_MSK 0x3</span></div><div class="line"><a name="l16038"></a><span class="lineno">16038</span>&#160;<span class="preprocessor">#define B_AX_WLRX_FIFO_UNDR_SH 0</span></div><div class="line"><a name="l16039"></a><span class="lineno">16039</span>&#160;<span class="preprocessor">#define B_AX_WLRX_FIFO_UNDR_MSK 0x3</span></div><div class="line"><a name="l16040"></a><span class="lineno">16040</span>&#160;</div><div class="line"><a name="l16041"></a><span class="lineno">16041</span>&#160;<span class="preprocessor">#define R_AX_USB_AUTO_INSTALL_0 0x1180</span></div><div class="line"><a name="l16042"></a><span class="lineno">16042</span>&#160;<span class="preprocessor">#define B_AX_AINST_POLL_1 BIT(28)</span></div><div class="line"><a name="l16043"></a><span class="lineno">16043</span>&#160;<span class="preprocessor">#define B_AX_AINST_POLL_0 BIT(27)</span></div><div class="line"><a name="l16044"></a><span class="lineno">16044</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX1_CLR_BUF BIT(26)</span></div><div class="line"><a name="l16045"></a><span class="lineno">16045</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX0_CLR_BUF BIT(25)</span></div><div class="line"><a name="l16046"></a><span class="lineno">16046</span>&#160;<span class="preprocessor">#define B_AX_WLAN_FW_RDY BIT(24)</span></div><div class="line"><a name="l16047"></a><span class="lineno">16047</span>&#160;<span class="preprocessor">#define B_AX_RECONF_USBEP BIT(23)</span></div><div class="line"><a name="l16048"></a><span class="lineno">16048</span>&#160;<span class="preprocessor">#define B_AX_RECONF_USBEP_EN BIT(22)</span></div><div class="line"><a name="l16049"></a><span class="lineno">16049</span>&#160;<span class="preprocessor">#define B_AX_BULK_ONLY_MASS_STORAGE_RESET BIT(21)</span></div><div class="line"><a name="l16050"></a><span class="lineno">16050</span>&#160;<span class="preprocessor">#define B_AX_BULK_ONLY_MASS_STORAGE_RESET_EN BIT(20)</span></div><div class="line"><a name="l16051"></a><span class="lineno">16051</span>&#160;<span class="preprocessor">#define B_AX_AINST_RXLEN_SH 8</span></div><div class="line"><a name="l16052"></a><span class="lineno">16052</span>&#160;<span class="preprocessor">#define B_AX_AINST_RXLEN_MSK 0xfff</span></div><div class="line"><a name="l16053"></a><span class="lineno">16053</span>&#160;<span class="preprocessor">#define B_AX_AINST_RX1_INTR BIT(7)</span></div><div class="line"><a name="l16054"></a><span class="lineno">16054</span>&#160;<span class="preprocessor">#define B_AX_AINST_RX0_INTR BIT(6)</span></div><div class="line"><a name="l16055"></a><span class="lineno">16055</span>&#160;<span class="preprocessor">#define B_AX_AINXT_TX1_INTR BIT(5)</span></div><div class="line"><a name="l16056"></a><span class="lineno">16056</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX0_INTR BIT(4)</span></div><div class="line"><a name="l16057"></a><span class="lineno">16057</span>&#160;<span class="preprocessor">#define B_AX_AUTO_INST_TXQ_STALL_DIS BIT(3)</span></div><div class="line"><a name="l16058"></a><span class="lineno">16058</span>&#160;<span class="preprocessor">#define B_AX_LOWPOWER_AINST BIT(2)</span></div><div class="line"><a name="l16059"></a><span class="lineno">16059</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WANE_EN_AINST BIT(1)</span></div><div class="line"><a name="l16060"></a><span class="lineno">16060</span>&#160;</div><div class="line"><a name="l16061"></a><span class="lineno">16061</span>&#160;<span class="preprocessor">#define R_AX_USB_AUTO_INSTALL_1 0x1184</span></div><div class="line"><a name="l16062"></a><span class="lineno">16062</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX1LEN_SH 16</span></div><div class="line"><a name="l16063"></a><span class="lineno">16063</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX1LEN_MSK 0xfff</span></div><div class="line"><a name="l16064"></a><span class="lineno">16064</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX0LEN_SH 0</span></div><div class="line"><a name="l16065"></a><span class="lineno">16065</span>&#160;<span class="preprocessor">#define B_AX_AINST_TX0LEN_MSK 0xfff</span></div><div class="line"><a name="l16066"></a><span class="lineno">16066</span>&#160;</div><div class="line"><a name="l16067"></a><span class="lineno">16067</span>&#160;<span class="preprocessor">#define R_AX_USB_AUTO_INSTALL_2 0x1188</span></div><div class="line"><a name="l16068"></a><span class="lineno">16068</span>&#160;<span class="preprocessor">#define B_AX_AINST_PID_SH 16</span></div><div class="line"><a name="l16069"></a><span class="lineno">16069</span>&#160;<span class="preprocessor">#define B_AX_AINST_PID_MSK 0xffff</span></div><div class="line"><a name="l16070"></a><span class="lineno">16070</span>&#160;<span class="preprocessor">#define B_AX_AINST_VID_SH 0</span></div><div class="line"><a name="l16071"></a><span class="lineno">16071</span>&#160;<span class="preprocessor">#define B_AX_AINST_VID_MSK 0xffff</span></div><div class="line"><a name="l16072"></a><span class="lineno">16072</span>&#160;</div><div class="line"><a name="l16073"></a><span class="lineno">16073</span>&#160;<span class="preprocessor">#define R_AX_USB_AUTO_INSTALL_3 0x118C</span></div><div class="line"><a name="l16074"></a><span class="lineno">16074</span>&#160;<span class="preprocessor">#define B_AX_AINST_TXSTATUS_SH 8</span></div><div class="line"><a name="l16075"></a><span class="lineno">16075</span>&#160;<span class="preprocessor">#define B_AX_AINST_TXSTATUS_MSK 0xff</span></div><div class="line"><a name="l16076"></a><span class="lineno">16076</span>&#160;<span class="preprocessor">#define B_AX_AINST_RXSTATUS_SH 0</span></div><div class="line"><a name="l16077"></a><span class="lineno">16077</span>&#160;<span class="preprocessor">#define B_AX_AINST_RXSTATUS_MSK 0xff</span></div><div class="line"><a name="l16078"></a><span class="lineno">16078</span>&#160;</div><div class="line"><a name="l16079"></a><span class="lineno">16079</span>&#160;<span class="preprocessor">#define R_AX_USB_BRIDGE_UART_0 0x1190</span></div><div class="line"><a name="l16080"></a><span class="lineno">16080</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_SH 20</span></div><div class="line"><a name="l16081"></a><span class="lineno">16081</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_ADJ_USB2_MSK 0xfff</span></div><div class="line"><a name="l16082"></a><span class="lineno">16082</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_SH 16</span></div><div class="line"><a name="l16083"></a><span class="lineno">16083</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_MSK 0xf</span></div><div class="line"><a name="l16084"></a><span class="lineno">16084</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_BAUD_USB2_SH 0</span></div><div class="line"><a name="l16085"></a><span class="lineno">16085</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_BAUD_USB2_MSK 0xfff</span></div><div class="line"><a name="l16086"></a><span class="lineno">16086</span>&#160;</div><div class="line"><a name="l16087"></a><span class="lineno">16087</span>&#160;<span class="preprocessor">#define R_AX_USB_BRIDGE_UART_1 0x1194</span></div><div class="line"><a name="l16088"></a><span class="lineno">16088</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_WAKEUP_EN_SH 30</span></div><div class="line"><a name="l16089"></a><span class="lineno">16089</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_WAKEUP_EN_MSK 0x3</span></div><div class="line"><a name="l16090"></a><span class="lineno">16090</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_SH 16</span></div><div class="line"><a name="l16091"></a><span class="lineno">16091</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_CON_HAN_VALUE_LOWERBOUND_MSK 0xfff</span></div><div class="line"><a name="l16092"></a><span class="lineno">16092</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_CON_HAN_VLD BIT(9)</span></div><div class="line"><a name="l16093"></a><span class="lineno">16093</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_ON BIT(8)</span></div><div class="line"><a name="l16094"></a><span class="lineno">16094</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_DEBUG_PKTCNT_EN BIT(6)</span></div><div class="line"><a name="l16095"></a><span class="lineno">16095</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_RESET_RCV_SEL BIT(5)</span></div><div class="line"><a name="l16096"></a><span class="lineno">16096</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_WLS0 BIT(4)</span></div><div class="line"><a name="l16097"></a><span class="lineno">16097</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_STB BIT(3)</span></div><div class="line"><a name="l16098"></a><span class="lineno">16098</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_PEN BIT(2)</span></div><div class="line"><a name="l16099"></a><span class="lineno">16099</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_EPS BIT(1)</span></div><div class="line"><a name="l16100"></a><span class="lineno">16100</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_STKP BIT(0)</span></div><div class="line"><a name="l16101"></a><span class="lineno">16101</span>&#160;</div><div class="line"><a name="l16102"></a><span class="lineno">16102</span>&#160;<span class="preprocessor">#define R_AX_USB_BRIDGE_UART_2 0x1198</span></div><div class="line"><a name="l16103"></a><span class="lineno">16103</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_DEBUG_SEL_SH 24</span></div><div class="line"><a name="l16104"></a><span class="lineno">16104</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_DEBUG_SEL_MSK 0xff</span></div><div class="line"><a name="l16105"></a><span class="lineno">16105</span>&#160;<span class="preprocessor">#define B_AX_R_BRIDGE_UARTEN BIT(23)</span></div><div class="line"><a name="l16106"></a><span class="lineno">16106</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LPM_EN BIT(22)</span></div><div class="line"><a name="l16107"></a><span class="lineno">16107</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_TXSCO_TIME_INTERVAL_EN BIT(21)</span></div><div class="line"><a name="l16108"></a><span class="lineno">16108</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_TXSCO_PKT_LEN_MAT_EN BIT(20)</span></div><div class="line"><a name="l16109"></a><span class="lineno">16109</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_TXSCO_CON_HAN_MAT_EN BIT(19)</span></div><div class="line"><a name="l16110"></a><span class="lineno">16110</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_USB_TX_HCICMDLEN_SEL BIT(18)</span></div><div class="line"><a name="l16111"></a><span class="lineno">16111</span>&#160;<span class="preprocessor">#define B_AX_R_BRIDGE_JCIRXEN BIT(17)</span></div><div class="line"><a name="l16112"></a><span class="lineno">16112</span>&#160;<span class="preprocessor">#define B_AX_R_BRIDGE_HCITXEN BIT(16)</span></div><div class="line"><a name="l16113"></a><span class="lineno">16113</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_SH 0</span></div><div class="line"><a name="l16114"></a><span class="lineno">16114</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_CON_HAN_VALUE_UPPERBOUND_MSK 0xfff</span></div><div class="line"><a name="l16115"></a><span class="lineno">16115</span>&#160;</div><div class="line"><a name="l16116"></a><span class="lineno">16116</span>&#160;<span class="preprocessor">#define R_AX_USB_BRIDGE_UART_3 0x119C</span></div><div class="line"><a name="l16117"></a><span class="lineno">16117</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_URT_RXINDIC_ERR BIT(31)</span></div><div class="line"><a name="l16118"></a><span class="lineno">16118</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_SH 24</span></div><div class="line"><a name="l16119"></a><span class="lineno">16119</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_SHORTPKTERR_CNT_MSK 0x7f</span></div><div class="line"><a name="l16120"></a><span class="lineno">16120</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_SH 16</span></div><div class="line"><a name="l16121"></a><span class="lineno">16121</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_ACL_SHORTPKTERR_CNT_MSK 0xff</span></div><div class="line"><a name="l16122"></a><span class="lineno">16122</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_SH 8</span></div><div class="line"><a name="l16123"></a><span class="lineno">16123</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_LE_LONGPKTERR_CNT_MSK 0xff</span></div><div class="line"><a name="l16124"></a><span class="lineno">16124</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_SH 0</span></div><div class="line"><a name="l16125"></a><span class="lineno">16125</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_ACL_LONGPKTERR_CNT_MSK 0xff</span></div><div class="line"><a name="l16126"></a><span class="lineno">16126</span>&#160;</div><div class="line"><a name="l16127"></a><span class="lineno">16127</span>&#160;<span class="preprocessor">#define R_AX_USB_BRIDGE_UART_4 0x11A0</span></div><div class="line"><a name="l16128"></a><span class="lineno">16128</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_SH 20</span></div><div class="line"><a name="l16129"></a><span class="lineno">16129</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_ADJ_USB3_MSK 0xfff</span></div><div class="line"><a name="l16130"></a><span class="lineno">16130</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_USB3_SH 16</span></div><div class="line"><a name="l16131"></a><span class="lineno">16131</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_XFACTOR_USB3_MSK 0xf</span></div><div class="line"><a name="l16132"></a><span class="lineno">16132</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_BAUD_USB3_SH 0</span></div><div class="line"><a name="l16133"></a><span class="lineno">16133</span>&#160;<span class="preprocessor">#define B_AX_BRIDGE_BAUD_USB3_MSK 0xfff</span></div><div class="line"><a name="l16134"></a><span class="lineno">16134</span>&#160;</div><div class="line"><a name="l16135"></a><span class="lineno">16135</span>&#160;<span class="preprocessor">#define R_AX_USB_BT_BRIDGE 0x11A8</span></div><div class="line"><a name="l16136"></a><span class="lineno">16136</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_BTBRI_SS_SYSON BIT(2)</span></div><div class="line"><a name="l16137"></a><span class="lineno">16137</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_BTBRI_SS_STS BIT(1)</span></div><div class="line"><a name="l16138"></a><span class="lineno">16138</span>&#160;<span class="preprocessor">#define B_AX_R_DIS_BTBRI_L1U2_STS BIT(0)</span></div><div class="line"><a name="l16139"></a><span class="lineno">16139</span>&#160;</div><div class="line"><a name="l16140"></a><span class="lineno">16140</span>&#160;<span class="preprocessor">#define R_AX_USB_DMA_WRAPPER 0x11B0</span></div><div class="line"><a name="l16141"></a><span class="lineno">16141</span>&#160;<span class="preprocessor">#define B_AX_PKT_BASE_EN BIT(11)</span></div><div class="line"><a name="l16142"></a><span class="lineno">16142</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_SUSB_OPT BIT(8)</span></div><div class="line"><a name="l16143"></a><span class="lineno">16143</span>&#160;<span class="preprocessor">#define B_AX_TX7LEN_MISMATCH BIT(7)</span></div><div class="line"><a name="l16144"></a><span class="lineno">16144</span>&#160;<span class="preprocessor">#define B_AX_TX6LEN_MISMATCH BIT(6)</span></div><div class="line"><a name="l16145"></a><span class="lineno">16145</span>&#160;<span class="preprocessor">#define B_AX_TX5LEN_MISMATCH BIT(5)</span></div><div class="line"><a name="l16146"></a><span class="lineno">16146</span>&#160;<span class="preprocessor">#define B_AX_TX4LEN_MISMATCH BIT(4)</span></div><div class="line"><a name="l16147"></a><span class="lineno">16147</span>&#160;<span class="preprocessor">#define B_AX_TX3LEN_MISMATCH BIT(3)</span></div><div class="line"><a name="l16148"></a><span class="lineno">16148</span>&#160;<span class="preprocessor">#define B_AX_TX2LEN_MISMATCH BIT(2)</span></div><div class="line"><a name="l16149"></a><span class="lineno">16149</span>&#160;<span class="preprocessor">#define B_AX_TX1LEN_MISMATCH BIT(1)</span></div><div class="line"><a name="l16150"></a><span class="lineno">16150</span>&#160;<span class="preprocessor">#define B_AX_TX0LEN_MISMATCH BIT(0)</span></div><div class="line"><a name="l16151"></a><span class="lineno">16151</span>&#160;</div><div class="line"><a name="l16152"></a><span class="lineno">16152</span>&#160;<span class="preprocessor">#define R_AX_USB_WLAN1 0x11B8</span></div><div class="line"><a name="l16153"></a><span class="lineno">16153</span>&#160;<span class="preprocessor">#define B_AX_WLAN_TX BIT(12)</span></div><div class="line"><a name="l16154"></a><span class="lineno">16154</span>&#160;<span class="preprocessor">#define B_AX_WLAN_RX BIT(11)</span></div><div class="line"><a name="l16155"></a><span class="lineno">16155</span>&#160;<span class="preprocessor">#define B_AX_WLAN1_TXQ_STALL_DIS BIT(10)</span></div><div class="line"><a name="l16156"></a><span class="lineno">16156</span>&#160;<span class="preprocessor">#define B_AX_WLAN1_RXQ_STOP_SH 8</span></div><div class="line"><a name="l16157"></a><span class="lineno">16157</span>&#160;<span class="preprocessor">#define B_AX_WLAN1_RXQ_STOP_MSK 0x3</span></div><div class="line"><a name="l16158"></a><span class="lineno">16158</span>&#160;<span class="preprocessor">#define B_AX_WLAN1_TXQ_STOP_SH 4</span></div><div class="line"><a name="l16159"></a><span class="lineno">16159</span>&#160;<span class="preprocessor">#define B_AX_WLAN1_TXQ_STOP_MSK 0xf</span></div><div class="line"><a name="l16160"></a><span class="lineno">16160</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_SUSB_EN_WLAN1 BIT(3)</span></div><div class="line"><a name="l16161"></a><span class="lineno">16161</span>&#160;<span class="preprocessor">#define B_AX_LOWPOWER_WLAN1 BIT(2)</span></div><div class="line"><a name="l16162"></a><span class="lineno">16162</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_EN_WLAN1 BIT(1)</span></div><div class="line"><a name="l16163"></a><span class="lineno">16163</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_CAPABLE_WLAN1 BIT(0)</span></div><div class="line"><a name="l16164"></a><span class="lineno">16164</span>&#160;</div><div class="line"><a name="l16165"></a><span class="lineno">16165</span>&#160;<span class="preprocessor">#define R_AX_USB_GPS 0x11C0</span></div><div class="line"><a name="l16166"></a><span class="lineno">16166</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_SUSB_EN_GPS BIT(3)</span></div><div class="line"><a name="l16167"></a><span class="lineno">16167</span>&#160;<span class="preprocessor">#define B_AX_LOWPOWER_GPS BIT(2)</span></div><div class="line"><a name="l16168"></a><span class="lineno">16168</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_EN_GPS BIT(1)</span></div><div class="line"><a name="l16169"></a><span class="lineno">16169</span>&#160;<span class="preprocessor">#define B_AX_FUNCTION_WAKE_CAPABLE_GPS BIT(0)</span></div><div class="line"><a name="l16170"></a><span class="lineno">16170</span>&#160;</div><div class="line"><a name="l16171"></a><span class="lineno">16171</span>&#160;<span class="preprocessor">#define R_AX_USB_DEBUG_0 0x11D0</span></div><div class="line"><a name="l16172"></a><span class="lineno">16172</span>&#160;<span class="preprocessor">#define B_AX_SLEEP_GNT_BT BIT(17)</span></div><div class="line"><a name="l16173"></a><span class="lineno">16173</span>&#160;<span class="preprocessor">#define B_AX_SLEEP_REQ_BT BIT(16)</span></div><div class="line"><a name="l16174"></a><span class="lineno">16174</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_SIGNAL_001_SH 8</span></div><div class="line"><a name="l16175"></a><span class="lineno">16175</span>&#160;<span class="preprocessor">#define B_AX_DEBUG_SIGNAL_001_MSK 0xff</span></div><div class="line"><a name="l16176"></a><span class="lineno">16176</span>&#160;<span class="preprocessor">#define B_AX_USB_DBGO_SEL_SH 0</span></div><div class="line"><a name="l16177"></a><span class="lineno">16177</span>&#160;<span class="preprocessor">#define B_AX_USB_DBGO_SEL_MSK 0xff</span></div><div class="line"><a name="l16178"></a><span class="lineno">16178</span>&#160;</div><div class="line"><a name="l16179"></a><span class="lineno">16179</span>&#160;<span class="preprocessor">#define R_AX_USB_DEBUG_1 0x11D4</span></div><div class="line"><a name="l16180"></a><span class="lineno">16180</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_ENDPOINT_COUNTER_SH 24</span></div><div class="line"><a name="l16181"></a><span class="lineno">16181</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_ENDPOINT_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16182"></a><span class="lineno">16182</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DMA_COUNTER_SH 16</span></div><div class="line"><a name="l16183"></a><span class="lineno">16183</span>&#160;<span class="preprocessor">#define B_AX_RXDMA_DMA_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16184"></a><span class="lineno">16184</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ENDPOINT_COUNTER_SH 8</span></div><div class="line"><a name="l16185"></a><span class="lineno">16185</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_ENDPOINT_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16186"></a><span class="lineno">16186</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_DMA_COUNTER_SH 0</span></div><div class="line"><a name="l16187"></a><span class="lineno">16187</span>&#160;<span class="preprocessor">#define B_AX_TXDMA_DMA_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16188"></a><span class="lineno">16188</span>&#160;</div><div class="line"><a name="l16189"></a><span class="lineno">16189</span>&#160;<span class="preprocessor">#define R_AX_USB_DEBUG_2 0x11D8</span></div><div class="line"><a name="l16190"></a><span class="lineno">16190</span>&#160;<span class="preprocessor">#define B_AX_REGISTER_READ_COUNTER_SH 8</span></div><div class="line"><a name="l16191"></a><span class="lineno">16191</span>&#160;<span class="preprocessor">#define B_AX_REGISTER_READ_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16192"></a><span class="lineno">16192</span>&#160;<span class="preprocessor">#define B_AX_REGISTER_WRITE_COUNTER_SH 0</span></div><div class="line"><a name="l16193"></a><span class="lineno">16193</span>&#160;<span class="preprocessor">#define B_AX_REGISTER_WRITE_COUNTER_MSK 0xff</span></div><div class="line"><a name="l16194"></a><span class="lineno">16194</span>&#160;</div><div class="line"><a name="l16195"></a><span class="lineno">16195</span>&#160;<span class="preprocessor">#define R_AX_USB_DEBUG_3 0x11DC</span></div><div class="line"><a name="l16196"></a><span class="lineno">16196</span>&#160;<span class="preprocessor">#define B_AX_RX_PATH_STATE_MACHINE_SH 24</span></div><div class="line"><a name="l16197"></a><span class="lineno">16197</span>&#160;<span class="preprocessor">#define B_AX_RX_PATH_STATE_MACHINE_MSK 0xff</span></div><div class="line"><a name="l16198"></a><span class="lineno">16198</span>&#160;<span class="preprocessor">#define B_AX_TX_PATH_STATE_MACHINE_SH 16</span></div><div class="line"><a name="l16199"></a><span class="lineno">16199</span>&#160;<span class="preprocessor">#define B_AX_TX_PATH_STATE_MACHINE_MSK 0xff</span></div><div class="line"><a name="l16200"></a><span class="lineno">16200</span>&#160;<span class="preprocessor">#define B_AX_IO_PATH_STATE_MACHINE_SH 8</span></div><div class="line"><a name="l16201"></a><span class="lineno">16201</span>&#160;<span class="preprocessor">#define B_AX_IO_PATH_STATE_MACHINE_MSK 0xffffff</span></div><div class="line"><a name="l16202"></a><span class="lineno">16202</span>&#160;<span class="preprocessor">#define B_AX_TXVLD_TOGGLE_VAL_SH 8</span></div><div class="line"><a name="l16203"></a><span class="lineno">16203</span>&#160;<span class="preprocessor">#define B_AX_TXVLD_TOGGLE_VAL_MSK 0xf</span></div><div class="line"><a name="l16204"></a><span class="lineno">16204</span>&#160;<span class="preprocessor">#define B_AX_TXVLD_TOUT_VAL_SH 0</span></div><div class="line"><a name="l16205"></a><span class="lineno">16205</span>&#160;<span class="preprocessor">#define B_AX_TXVLD_TOUT_VAL_MSK 0xff</span></div><div class="line"><a name="l16206"></a><span class="lineno">16206</span>&#160;</div><div class="line"><a name="l16207"></a><span class="lineno">16207</span>&#160;<span class="preprocessor">#define R_AX_USB_STATUS 0x11F0</span></div><div class="line"><a name="l16208"></a><span class="lineno">16208</span>&#160;<span class="preprocessor">#define B_AX_USB_EP_NUM_SH 4</span></div><div class="line"><a name="l16209"></a><span class="lineno">16209</span>&#160;<span class="preprocessor">#define B_AX_USB_EP_NUM_MSK 0xf</span></div><div class="line"><a name="l16210"></a><span class="lineno">16210</span>&#160;<span class="preprocessor">#define B_AX_R_SSIC_EN BIT(2)</span></div><div class="line"><a name="l16211"></a><span class="lineno">16211</span>&#160;<span class="preprocessor">#define B_AX_R_USB2_SEL BIT(1)</span></div><div class="line"><a name="l16212"></a><span class="lineno">16212</span>&#160;<span class="preprocessor">#define B_AX_MODE_HS BIT(0)</span></div><div class="line"><a name="l16213"></a><span class="lineno">16213</span>&#160;</div><div class="line"><a name="l16214"></a><span class="lineno">16214</span>&#160;<span class="preprocessor">#define R_AX_USB_D2F_F2D_INFO 0x1200</span></div><div class="line"><a name="l16215"></a><span class="lineno">16215</span>&#160;<span class="preprocessor">#define B_AX_HRPWM2_SH 16</span></div><div class="line"><a name="l16216"></a><span class="lineno">16216</span>&#160;<span class="preprocessor">#define B_AX_HRPWM2_MSK 0xffff</span></div><div class="line"><a name="l16217"></a><span class="lineno">16217</span>&#160;<span class="preprocessor">#define B_AX_CPWM2_SH 0</span></div><div class="line"><a name="l16218"></a><span class="lineno">16218</span>&#160;<span class="preprocessor">#define B_AX_CPWM2_MSK 0xffff</span></div><div class="line"><a name="l16219"></a><span class="lineno">16219</span>&#160;</div><div class="line"><a name="l16220"></a><span class="lineno">16220</span>&#160;<span class="preprocessor">#define R_AX_USB3 0x1220</span></div><div class="line"><a name="l16221"></a><span class="lineno">16221</span>&#160;<span class="preprocessor">#define B_AX_U3_STATE_SH 12</span></div><div class="line"><a name="l16222"></a><span class="lineno">16222</span>&#160;<span class="preprocessor">#define B_AX_U3_STATE_MSK 0xf</span></div><div class="line"><a name="l16223"></a><span class="lineno">16223</span>&#160;<span class="preprocessor">#define B_AX_U3_SUB_STATE_SH 8</span></div><div class="line"><a name="l16224"></a><span class="lineno">16224</span>&#160;<span class="preprocessor">#define B_AX_U3_SUB_STATE_MSK 0xf</span></div><div class="line"><a name="l16225"></a><span class="lineno">16225</span>&#160;<span class="preprocessor">#define B_AX_HPS_CLKR_USB_SH 0</span></div><div class="line"><a name="l16226"></a><span class="lineno">16226</span>&#160;<span class="preprocessor">#define B_AX_HPS_CLKR_USB_MSK 0xff</span></div><div class="line"><a name="l16227"></a><span class="lineno">16227</span>&#160;</div><div class="line"><a name="l16228"></a><span class="lineno">16228</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_0 0x1230</span></div><div class="line"><a name="l16229"></a><span class="lineno">16229</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP3IF_OK_CNT_SH 24</span></div><div class="line"><a name="l16230"></a><span class="lineno">16230</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP3IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16231"></a><span class="lineno">16231</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP2IF_OK_CNT_SH 16</span></div><div class="line"><a name="l16232"></a><span class="lineno">16232</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP2IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16233"></a><span class="lineno">16233</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP1IF_OK_CNT_SH 8</span></div><div class="line"><a name="l16234"></a><span class="lineno">16234</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP1IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16235"></a><span class="lineno">16235</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP0IF_OK_CNT_SH 0</span></div><div class="line"><a name="l16236"></a><span class="lineno">16236</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP0IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16237"></a><span class="lineno">16237</span>&#160;</div><div class="line"><a name="l16238"></a><span class="lineno">16238</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_1 0x1234</span></div><div class="line"><a name="l16239"></a><span class="lineno">16239</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP7IF_OK_CNT_SH 24</span></div><div class="line"><a name="l16240"></a><span class="lineno">16240</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP7IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16241"></a><span class="lineno">16241</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP6IF_OK_CNT_SH 16</span></div><div class="line"><a name="l16242"></a><span class="lineno">16242</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP6IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16243"></a><span class="lineno">16243</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP5IF_OK_CNT_SH 8</span></div><div class="line"><a name="l16244"></a><span class="lineno">16244</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP5IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16245"></a><span class="lineno">16245</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP4IF_OK_CNT_SH 0</span></div><div class="line"><a name="l16246"></a><span class="lineno">16246</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP4IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16247"></a><span class="lineno">16247</span>&#160;</div><div class="line"><a name="l16248"></a><span class="lineno">16248</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_2 0x1238</span></div><div class="line"><a name="l16249"></a><span class="lineno">16249</span>&#160;<span class="preprocessor">#define B_AX_USBRX_DMAIF_OK_CNT_SH 24</span></div><div class="line"><a name="l16250"></a><span class="lineno">16250</span>&#160;<span class="preprocessor">#define B_AX_USBRX_DMAIF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16251"></a><span class="lineno">16251</span>&#160;<span class="preprocessor">#define B_AX_USBRX_EPIF_OK_CNT_SH 16</span></div><div class="line"><a name="l16252"></a><span class="lineno">16252</span>&#160;<span class="preprocessor">#define B_AX_USBRX_EPIF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16253"></a><span class="lineno">16253</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP9IF_OK_CNT_SH 8</span></div><div class="line"><a name="l16254"></a><span class="lineno">16254</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP9IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16255"></a><span class="lineno">16255</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP8IF_OK_CNT_SH 0</span></div><div class="line"><a name="l16256"></a><span class="lineno">16256</span>&#160;<span class="preprocessor">#define B_AX_USBTX_EP8IF_OK_CNT_MSK 0xff</span></div><div class="line"><a name="l16257"></a><span class="lineno">16257</span>&#160;</div><div class="line"><a name="l16258"></a><span class="lineno">16258</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_3 0x123C</span></div><div class="line"><a name="l16259"></a><span class="lineno">16259</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LMP_LATCH_DATA_L_SH 0</span></div><div class="line"><a name="l16260"></a><span class="lineno">16260</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LMP_LATCH_DATA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l16261"></a><span class="lineno">16261</span>&#160;</div><div class="line"><a name="l16262"></a><span class="lineno">16262</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_4 0x1240</span></div><div class="line"><a name="l16263"></a><span class="lineno">16263</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LMP_LATCH_DATA_H_SH 0</span></div><div class="line"><a name="l16264"></a><span class="lineno">16264</span>&#160;<span class="preprocessor">#define B_AX_VENDOR_LMP_LATCH_DATA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l16265"></a><span class="lineno">16265</span>&#160;</div><div class="line"><a name="l16266"></a><span class="lineno">16266</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_5 0x1244</span></div><div class="line"><a name="l16267"></a><span class="lineno">16267</span>&#160;<span class="preprocessor">#define B_AX_APPEND_ZERO_PKT_SH 24</span></div><div class="line"><a name="l16268"></a><span class="lineno">16268</span>&#160;<span class="preprocessor">#define B_AX_APPEND_ZERO_PKT_MSK 0xff</span></div><div class="line"><a name="l16269"></a><span class="lineno">16269</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_7_SH 21</span></div><div class="line"><a name="l16270"></a><span class="lineno">16270</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_7_MSK 0x3</span></div><div class="line"><a name="l16271"></a><span class="lineno">16271</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_0_SH 16</span></div><div class="line"><a name="l16272"></a><span class="lineno">16272</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_0_MSK 0x1f</span></div><div class="line"><a name="l16273"></a><span class="lineno">16273</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_2_SH 8</span></div><div class="line"><a name="l16274"></a><span class="lineno">16274</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_2_MSK 0xff</span></div><div class="line"><a name="l16275"></a><span class="lineno">16275</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_1_SH 0</span></div><div class="line"><a name="l16276"></a><span class="lineno">16276</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_1_MSK 0xff</span></div><div class="line"><a name="l16277"></a><span class="lineno">16277</span>&#160;</div><div class="line"><a name="l16278"></a><span class="lineno">16278</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_6 0x1248</span></div><div class="line"><a name="l16279"></a><span class="lineno">16279</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_3_SH 24</span></div><div class="line"><a name="l16280"></a><span class="lineno">16280</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_3_MSK 0xff</span></div><div class="line"><a name="l16281"></a><span class="lineno">16281</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_2_SH 16</span></div><div class="line"><a name="l16282"></a><span class="lineno">16282</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_2_MSK 0xff</span></div><div class="line"><a name="l16283"></a><span class="lineno">16283</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_1_SH 8</span></div><div class="line"><a name="l16284"></a><span class="lineno">16284</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_1_MSK 0xff</span></div><div class="line"><a name="l16285"></a><span class="lineno">16285</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_0_SH 0</span></div><div class="line"><a name="l16286"></a><span class="lineno">16286</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_0_MSK 0xff</span></div><div class="line"><a name="l16287"></a><span class="lineno">16287</span>&#160;</div><div class="line"><a name="l16288"></a><span class="lineno">16288</span>&#160;<span class="preprocessor">#define R_AX_USB_OTHERS_7 0x124C</span></div><div class="line"><a name="l16289"></a><span class="lineno">16289</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_SH 22</span></div><div class="line"><a name="l16290"></a><span class="lineno">16290</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_BRIDGE_FLAG_MSK 0xff</span></div><div class="line"><a name="l16291"></a><span class="lineno">16291</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_SH 14</span></div><div class="line"><a name="l16292"></a><span class="lineno">16292</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_EXTE_FLAG_MSK 0xff</span></div><div class="line"><a name="l16293"></a><span class="lineno">16293</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_STRING_FLAG BIT(13)</span></div><div class="line"><a name="l16294"></a><span class="lineno">16294</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_SH 7</span></div><div class="line"><a name="l16295"></a><span class="lineno">16295</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_INIT2_FLAG_MSK 0x3f</span></div><div class="line"><a name="l16296"></a><span class="lineno">16296</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_SH 0</span></div><div class="line"><a name="l16297"></a><span class="lineno">16297</span>&#160;<span class="preprocessor">#define B_AX_USB_AUTO_LOAD_INIT1_FLAG_MSK 0x7f</span></div><div class="line"><a name="l16298"></a><span class="lineno">16298</span>&#160;</div><div class="line"><a name="l16299"></a><span class="lineno">16299</span>&#160;<span class="preprocessor">#define R_AX_USB_WATCHDOG 0x1260</span></div><div class="line"><a name="l16300"></a><span class="lineno">16300</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_FLAG BIT(31)</span></div><div class="line"><a name="l16301"></a><span class="lineno">16301</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_EN BIT(30)</span></div><div class="line"><a name="l16302"></a><span class="lineno">16302</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_TIMER_SH 24</span></div><div class="line"><a name="l16303"></a><span class="lineno">16303</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_TIMER_MSK 0xf</span></div><div class="line"><a name="l16304"></a><span class="lineno">16304</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_ADDR_SH 0</span></div><div class="line"><a name="l16305"></a><span class="lineno">16305</span>&#160;<span class="preprocessor">#define B_AX_USBIO_WD_ADDR_MSK 0xffffff</span></div><div class="line"><a name="l16306"></a><span class="lineno">16306</span>&#160;</div><div class="line"><a name="l16307"></a><span class="lineno">16307</span>&#160;<span class="preprocessor">#define R_AX_HUSBIMR 0x1270</span></div><div class="line"><a name="l16308"></a><span class="lineno">16308</span>&#160;</div><div class="line"><a name="l16309"></a><span class="lineno">16309</span>&#160;<span class="preprocessor">#define R_AX_HUSBISR 0x1274</span></div><div class="line"><a name="l16310"></a><span class="lineno">16310</span>&#160;</div><div class="line"><a name="l16311"></a><span class="lineno">16311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l16312"></a><span class="lineno">16312</span>&#160;<span class="comment">// WL_AX_Reg_WLCPU_Local.xls</span></div><div class="line"><a name="l16313"></a><span class="lineno">16313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l16314"></a><span class="lineno">16314</span>&#160;</div><div class="line"><a name="l16315"></a><span class="lineno">16315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l16316"></a><span class="lineno">16316</span>&#160;<span class="comment">// WLCPU_Local_Reg</span></div><div class="line"><a name="l16317"></a><span class="lineno">16317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l16318"></a><span class="lineno">16318</span>&#160;</div><div class="line"><a name="l16319"></a><span class="lineno">16319</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_WIFI2BT_DATA_L 0x0000</span></div><div class="line"><a name="l16320"></a><span class="lineno">16320</span>&#160;<span class="preprocessor">#define B_AX_MBOX_WIFI2BT_DATA_L_SH 0</span></div><div class="line"><a name="l16321"></a><span class="lineno">16321</span>&#160;<span class="preprocessor">#define B_AX_MBOX_WIFI2BT_DATA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l16322"></a><span class="lineno">16322</span>&#160;</div><div class="line"><a name="l16323"></a><span class="lineno">16323</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_WIFI2BT_DATA_H 0x0004</span></div><div class="line"><a name="l16324"></a><span class="lineno">16324</span>&#160;<span class="preprocessor">#define B_AX_MBOX_WIFI2BT_DATA_H_SH 0</span></div><div class="line"><a name="l16325"></a><span class="lineno">16325</span>&#160;<span class="preprocessor">#define B_AX_MBOX_WIFI2BT_DATA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l16326"></a><span class="lineno">16326</span>&#160;</div><div class="line"><a name="l16327"></a><span class="lineno">16327</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_WIFI2BT_READY 0x0008</span></div><div class="line"><a name="l16328"></a><span class="lineno">16328</span>&#160;<span class="preprocessor">#define B_AX_MBOX_OUT_ABORT BIT(7)</span></div><div class="line"><a name="l16329"></a><span class="lineno">16329</span>&#160;<span class="preprocessor">#define B_AX_MBOX_ACK_WIFI2BT BIT(0)</span></div><div class="line"><a name="l16330"></a><span class="lineno">16330</span>&#160;</div><div class="line"><a name="l16331"></a><span class="lineno">16331</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_BT2WIFI_DATA_L 0x0010</span></div><div class="line"><a name="l16332"></a><span class="lineno">16332</span>&#160;<span class="preprocessor">#define B_AX_MBOX_BT2WIFI_DATA_L_SH 0</span></div><div class="line"><a name="l16333"></a><span class="lineno">16333</span>&#160;<span class="preprocessor">#define B_AX_MBOX_BT2WIFI_DATA_L_MSK 0xffffffffL</span></div><div class="line"><a name="l16334"></a><span class="lineno">16334</span>&#160;</div><div class="line"><a name="l16335"></a><span class="lineno">16335</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_BT2WIFI_DATA_H 0x0014</span></div><div class="line"><a name="l16336"></a><span class="lineno">16336</span>&#160;<span class="preprocessor">#define B_AX_MBOX_BT2WIFI_DATA_H_SH 0</span></div><div class="line"><a name="l16337"></a><span class="lineno">16337</span>&#160;<span class="preprocessor">#define B_AX_MBOX_BT2WIFI_DATA_H_MSK 0xffffffffL</span></div><div class="line"><a name="l16338"></a><span class="lineno">16338</span>&#160;</div><div class="line"><a name="l16339"></a><span class="lineno">16339</span>&#160;<span class="preprocessor">#define R_AX_MAILBOX_CTRL 0x0018</span></div><div class="line"><a name="l16340"></a><span class="lineno">16340</span>&#160;<span class="preprocessor">#define B_AX_I2C_MAILBOX_EN BIT(31)</span></div><div class="line"><a name="l16341"></a><span class="lineno">16341</span>&#160;</div><div class="line"><a name="l16342"></a><span class="lineno">16342</span>&#160;<span class="preprocessor">#define R_AX_EXC_JUMP_ADDR 0x0020</span></div><div class="line"><a name="l16343"></a><span class="lineno">16343</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_EXC_JUMP_ADDR_SH 0</span></div><div class="line"><a name="l16344"></a><span class="lineno">16344</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_EXC_JUMP_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l16345"></a><span class="lineno">16345</span>&#160;</div><div class="line"><a name="l16346"></a><span class="lineno">16346</span>&#160;<span class="preprocessor">#define R_AX_CPU_BOOT_ADDR 0x0024</span></div><div class="line"><a name="l16347"></a><span class="lineno">16347</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_BOOT_ADDR_SH 0</span></div><div class="line"><a name="l16348"></a><span class="lineno">16348</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_BOOT_ADDR_MSK 0xffffffffL</span></div><div class="line"><a name="l16349"></a><span class="lineno">16349</span>&#160;</div><div class="line"><a name="l16350"></a><span class="lineno">16350</span>&#160;<span class="preprocessor">#define R_AX_CPU_IDMEM_TO_CNT 0x0030</span></div><div class="line"><a name="l16351"></a><span class="lineno">16351</span>&#160;<span class="preprocessor">#define B_AX_CPU_DMEM_TO_CNT_TH_SH 16</span></div><div class="line"><a name="l16352"></a><span class="lineno">16352</span>&#160;<span class="preprocessor">#define B_AX_CPU_DMEM_TO_CNT_TH_MSK 0xffff</span></div><div class="line"><a name="l16353"></a><span class="lineno">16353</span>&#160;<span class="preprocessor">#define B_AX_CPU_IMEM_TO_CNT_TH_SH 0</span></div><div class="line"><a name="l16354"></a><span class="lineno">16354</span>&#160;<span class="preprocessor">#define B_AX_CPU_IMEM_TO_CNT_TH_MSK 0xffff</span></div><div class="line"><a name="l16355"></a><span class="lineno">16355</span>&#160;</div><div class="line"><a name="l16356"></a><span class="lineno">16356</span>&#160;<span class="preprocessor">#define R_AX_WDT_CTRL 0x0040</span></div><div class="line"><a name="l16357"></a><span class="lineno">16357</span>&#160;<span class="preprocessor">#define B_AX_WDT_EN BIT(31)</span></div><div class="line"><a name="l16358"></a><span class="lineno">16358</span>&#160;<span class="preprocessor">#define B_AX_WDT_OPT_RESET_PLATFORM_EN BIT(29)</span></div><div class="line"><a name="l16359"></a><span class="lineno">16359</span>&#160;<span class="preprocessor">#define B_AX_WDT_CLR BIT(16)</span></div><div class="line"><a name="l16360"></a><span class="lineno">16360</span>&#160;<span class="preprocessor">#define B_AX_WDT_COUNT_SH 0</span></div><div class="line"><a name="l16361"></a><span class="lineno">16361</span>&#160;<span class="preprocessor">#define B_AX_WDT_COUNT_MSK 0xffff</span></div><div class="line"><a name="l16362"></a><span class="lineno">16362</span>&#160;</div><div class="line"><a name="l16363"></a><span class="lineno">16363</span>&#160;<span class="preprocessor">#define R_AX_WDT_STATUS 0x0044</span></div><div class="line"><a name="l16364"></a><span class="lineno">16364</span>&#160;<span class="preprocessor">#define B_AX_FS_WDT_INT BIT(8)</span></div><div class="line"><a name="l16365"></a><span class="lineno">16365</span>&#160;<span class="preprocessor">#define B_AX_FS_WDT_INT_MSK BIT(0)</span></div><div class="line"><a name="l16366"></a><span class="lineno">16366</span>&#160;</div><div class="line"><a name="l16367"></a><span class="lineno">16367</span>&#160;<span class="preprocessor">#define R_AX_WDT_CDC 0x0048</span></div><div class="line"><a name="l16368"></a><span class="lineno">16368</span>&#160;<span class="preprocessor">#define B_AX_WDT_CDC_SH 0</span></div><div class="line"><a name="l16369"></a><span class="lineno">16369</span>&#160;<span class="preprocessor">#define B_AX_WDT_CDC_MSK 0xffff</span></div><div class="line"><a name="l16370"></a><span class="lineno">16370</span>&#160;</div><div class="line"><a name="l16371"></a><span class="lineno">16371</span>&#160;<span class="preprocessor">#define R_AX_INT1_CTRL_IND 0x0050</span></div><div class="line"><a name="l16372"></a><span class="lineno">16372</span>&#160;<span class="preprocessor">#define B_AX_FWC_INT_IND_SH 0</span></div><div class="line"><a name="l16373"></a><span class="lineno">16373</span>&#160;<span class="preprocessor">#define B_AX_FWC_INT_IND_MSK 0xfffff</span></div><div class="line"><a name="l16374"></a><span class="lineno">16374</span>&#160;</div><div class="line"><a name="l16375"></a><span class="lineno">16375</span>&#160;<span class="preprocessor">#define R_AX_INT2_CTRL_IND 0x0054</span></div><div class="line"><a name="l16376"></a><span class="lineno">16376</span>&#160;<span class="preprocessor">#define B_AX_FWD_INT_IND_SH 0</span></div><div class="line"><a name="l16377"></a><span class="lineno">16377</span>&#160;<span class="preprocessor">#define B_AX_FWD_INT_IND_MSK 0x7</span></div><div class="line"><a name="l16378"></a><span class="lineno">16378</span>&#160;</div><div class="line"><a name="l16379"></a><span class="lineno">16379</span>&#160;<span class="preprocessor">#define R_AX_INT3_CTRL_IND 0x0058</span></div><div class="line"><a name="l16380"></a><span class="lineno">16380</span>&#160;<span class="preprocessor">#define B_AX_FWS_INT_IND BIT(0)</span></div><div class="line"><a name="l16381"></a><span class="lineno">16381</span>&#160;</div><div class="line"><a name="l16382"></a><span class="lineno">16382</span>&#160;<span class="preprocessor">#define R_AX_INT4_CTRL_IND 0x005C</span></div><div class="line"><a name="l16383"></a><span class="lineno">16383</span>&#160;<span class="preprocessor">#define B_AX_FWDA_INT_IND_SH 0</span></div><div class="line"><a name="l16384"></a><span class="lineno">16384</span>&#160;<span class="preprocessor">#define B_AX_FWDA_INT_IND_MSK 0x7</span></div><div class="line"><a name="l16385"></a><span class="lineno">16385</span>&#160;</div><div class="line"><a name="l16386"></a><span class="lineno">16386</span>&#160;<span class="preprocessor">#define R_AX_INT5_CTRL_IND 0x0060</span></div><div class="line"><a name="l16387"></a><span class="lineno">16387</span>&#160;<span class="preprocessor">#define B_AX_SUB_SYS_ERR_IND_SH 29</span></div><div class="line"><a name="l16388"></a><span class="lineno">16388</span>&#160;<span class="preprocessor">#define B_AX_SUB_SYS_ERR_IND_MSK 0x7</span></div><div class="line"><a name="l16389"></a><span class="lineno">16389</span>&#160;<span class="preprocessor">#define B_AX_FWP_INT_IND_SH 0</span></div><div class="line"><a name="l16390"></a><span class="lineno">16390</span>&#160;<span class="preprocessor">#define B_AX_FWP_INT_IND_MSK 0x7</span></div><div class="line"><a name="l16391"></a><span class="lineno">16391</span>&#160;</div><div class="line"><a name="l16392"></a><span class="lineno">16392</span>&#160;<span class="preprocessor">#define R_AX_USB_CTRL 0x0080</span></div><div class="line"><a name="l16393"></a><span class="lineno">16393</span>&#160;<span class="preprocessor">#define B_AX_USB2_SUSB_STS BIT(7)</span></div><div class="line"><a name="l16394"></a><span class="lineno">16394</span>&#160;<span class="preprocessor">#define B_AX_USB3_SUSB_STS BIT(6)</span></div><div class="line"><a name="l16395"></a><span class="lineno">16395</span>&#160;<span class="preprocessor">#define B_AX_ALLOW_WAKE_HOST BIT(5)</span></div><div class="line"><a name="l16396"></a><span class="lineno">16396</span>&#160;<span class="preprocessor">#define B_AX_WLCPU_WAKE_USB BIT(4)</span></div><div class="line"><a name="l16397"></a><span class="lineno">16397</span>&#160;</div><div class="line"><a name="l16398"></a><span class="lineno">16398</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="mac__reg_8h.html">mac_reg.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
