# FIFO_Design_Verification_UVM
Design and UVM-based verification of FIFO using SystemVerilog, featuring sequence-driven stimulus, modular UVM components, and a self-checking scoreboard.
