Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne27.ecn.purdue.edu, pid 6615
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c58630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c5f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c7a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c0c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c1f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713c396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bc36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bd56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bdd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713be86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bf06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bf96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b9d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713ba86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bb06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713bb96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b5e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b6f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b1d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b2f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713b386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713ac26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713acb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713ad36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713adc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713ae56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713aee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713af76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713aa66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713aaf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713ab86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a5c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a6d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a7f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a096a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7ff713a116a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a1c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a1cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a25860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a2d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a2dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a357b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a3f240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713a3fc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139c8710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139d1198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139d1be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139d8668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139e20f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139e2b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139eb5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139f5048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139f5a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139fe518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139fef60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139889e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71398f470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71398feb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713998940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139a23c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139a2e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139a9898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139b4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139b4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139bd7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713946278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713946cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71394e748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139581d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713958c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139616a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71396a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71396ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139735f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71397b080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71397bac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713905550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713905f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713910a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139184a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713918ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71391f978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713929400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713929e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7139338d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71393b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71393bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138c3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138cc2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138cccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138d6780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138df208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138dfc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138e86d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71499e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71499eb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff7138f75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713881048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff713881a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7ff71388a518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71388ae48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff7138910b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff7138912e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff713891518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff713891748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff713891978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff713891ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff713891dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389e048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389e278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389e4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389e6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389e908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389eb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389ed68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7ff71389ef98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7ff713850eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7ff713859518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51470784062000 because a thread reached the max instruction count
