#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 25 17:12:45 2025
# Process ID         : 3598
# Current directory  : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new
# Command line       : vivado
# Log file           : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/vivado.log
# Journal file       : /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 3800.370 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 32552 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/mihir/xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7755.770 ; gain = 266.680 ; free physical = 9708 ; free virtual = 30196
update_compile_order -fileset sources_1
close_project
open_project /home/mihir/Prism/hardware/managed_ip_project/managed_ip_project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mihir/Prism/hardware/managed_ip_project/managed_ip_project.srcs/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
close_project
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mihir/xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
set_property top shiftBRAM [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/registerFile.dcp
launch_runs synth_1 -jobs 8
[Tue Feb 25 17:30:05 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb 25 17:30:49 2025] Launched impl_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/utils_1/imports/synth_1/thread.dcp with file /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/shiftBRAM.dcp
launch_runs synth_1 -jobs 8
[Tue Feb 25 17:33:05 2025] Launched synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Operating_Mode_B {NO_CHANGE} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {18} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0
file delete -force /home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/blk_mem_gen_0
add_files /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci
WARNING: [Vivado 12-13650] The IP file '/home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/mihir/Prism/hardware/shiftBRAM'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci] -no_script -reset -force -quiet
remove_files  /home/mihir/Prism/hardware/shiftBRAM/shiftBRAM.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Operating_Mode_A {NO_CHANGE} \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
  CONFIG.Write_Depth_A {1024} \
  CONFIG.Write_Width_A {18} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_gen_0
[Tue Feb 25 17:52:52 2025] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /home/mihir/Prism/hardware/fpga_design/fpga_design.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property top shiftBlockModule [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
