{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1518965719952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1518965719952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_round " "Found entity 1: SIMON_round" {  } { { "../SIMON_round.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518965727587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518965727587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_keyexpansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_keyexpansion " "Found entity 1: SIMON_keyexpansion" {  } { { "../SIMON_keyexpansion.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_keyexpansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518965727587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518965727587 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SIMON_function.sv(15) " "Verilog HDL syntax warning at SIMON_function.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1518965727597 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SIMON_function.sv(18) " "Verilog HDL syntax warning at SIMON_function.sv(18): extra block comment delimiter characters /* within block comment" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 18 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Design Software" 0 -1 1518965727597 ""}
{ "Error" "EVRFX_VERI_UNMATCHED_BEGIN_COMMENT" "SIMON_function.sv(21) " "Verilog HDL syntax error at SIMON_function.sv(21): experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 21 0 0 } }  } 0 10225 "Verilog HDL syntax error at %1!s!: experienced unexpected end-of-file while processing comment block -- comment block must have ending comment delimiter (asterisk and slash)" 0 0 "Design Software" 0 -1 1518965727597 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"end\" SIMON_function.sv(21) " "Verilog HDL syntax error at SIMON_function.sv(21) near end of file ;  expecting \"end\"" {  } { { "../SIMON_function.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_function.sv" 21 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Design Software" 0 -1 1518965727597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_function.sv 0 0 " "Found 0 design units, including 0 entities, in source file /part iii/comp3200/simon/simon_function.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518965727597 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SIMON_control.sv(80) " "Verilog HDL warning at SIMON_control.sv(80): extended using \"x\" or \"z\"" {  } { { "../SIMON_control.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518965727608 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c SIMON_control.sv(5) " "Verilog HDL Declaration information at SIMON_control.sv(5): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../SIMON_control.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1518965727608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/part iii/comp3200/simon/simon_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /part iii/comp3200/simon/simon_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIMON_control " "Found entity 1: SIMON_control" {  } { { "../SIMON_control.sv" "" { Text "H:/Part III/COMP3200/SIMON/SIMON_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518965727608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518965727608 ""}
