{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"execute"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"execute.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"execute.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"20"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"execute.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"execute.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":8
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":79
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":82
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"execute.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":51
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"16"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"26"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":54
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":68
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"27"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":57
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"24"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":60
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"25"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":50
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"22"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":22
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"12"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 12. See Loops Analysis for more information."
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":23
      , "name":"load"
      , "children":
      [
        {
          "type":"bb"
          , "id":24
          , "name":"load.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"load.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":26
          , "name":"load.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":17
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":17
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"x_seg"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":16
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"42"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"136"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"136"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"load.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"29"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"load.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"load.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"load.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"149"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"149"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"x_seg"
                  , "Start Cycle":"159"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"166"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"167"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"168"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":31
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"169"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":21
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"44"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"169"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"169"
              , "II":"5"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 5. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":45
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":46
              , "name":"x_seg"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":51
      , "name":"store"
      , "children":
      [
        {
          "type":"bb"
          , "id":52
          , "name":"store.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"store.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"72"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"store.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"store.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":59
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":96
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"139"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"272"
                  , "Latency":"32"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":98
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"272"
                  , "Latency":"32"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":95
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"68"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"304"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"304"
              , "II":"134"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 134. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"store.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":62
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":106
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":114
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"15"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":106
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"24"
                  , "Latency":"32"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":114
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"24"
                  , "Latency":"32"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":105
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"70"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"56"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"56"
              , "II":"15"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 15. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"store.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":58
          , "name":"store.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"spMV_pipeline.cl"
                    , "line":118
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":50
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"c0"
      , "debug":
      [
        [
          {
            "filename":"spMV_pipeline.cl"
            , "line":38
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":9
      , "name":"c1"
      , "debug":
      [
        [
          {
            "filename":"spMV_pipeline.cl"
            , "line":38
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"1"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":9
    }
    , {
      "from":10
      , "to":9
    }
    , {
      "from":11
      , "to":9
    }
    , {
      "from":13
      , "to":12
    }
    , {
      "from":14
      , "to":9
    }
    , {
      "from":13
      , "to":15
    }
    , {
      "from":16
      , "to":9
    }
    , {
      "from":13
      , "to":17
    }
    , {
      "from":13
      , "to":18
    }
    , {
      "from":20
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":20
      , "to":5
    }
    , {
      "from":22
      , "to":19
    }
    , {
      "from":8
      , "to":20
    }
    , {
      "from":10
      , "to":20
    }
    , {
      "from":11
      , "to":20
    }
    , {
      "from":22
      , "to":21
    }
    , {
      "from":4
      , "to":21
    }
    , {
      "from":12
      , "to":22
    }
    , {
      "from":14
      , "to":22
    }
    , {
      "from":15
      , "to":22
    }
    , {
      "from":16
      , "to":22
    }
    , {
      "from":17
      , "to":22
    }
    , {
      "from":18
      , "to":22
    }
    , {
      "from":19
      , "to":8
    }
    , {
      "from":8
      , "to":10
    }
    , {
      "from":10
      , "to":11
    }
    , {
      "from":21
      , "to":12
    }
    , {
      "from":12
      , "to":14
    }
    , {
      "from":12
      , "to":15
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":14
      , "to":16
    }
    , {
      "from":15
      , "to":17
    }
    , {
      "from":17
      , "to":18
    }
    , {
      "from":37
      , "to":13
    }
    , {
      "from":38
      , "to":13
    }
    , {
      "from":39
      , "to":13
    }
    , {
      "from":40
      , "to":13
    }
    , {
      "from":46
      , "to":36
    }
    , {
      "from":32
      , "to":46
    }
    , {
      "from":42
      , "to":25
    }
    , {
      "from":42
      , "to":41
    }
    , {
      "from":24
      , "to":41
    }
    , {
      "from":31
      , "to":42
    }
    , {
      "from":32
      , "to":42
    }
    , {
      "from":29
      , "to":27
    }
    , {
      "from":25
      , "to":27
    }
    , {
      "from":29
      , "to":28
    }
    , {
      "from":44
      , "to":29
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":27
      , "to":43
    }
    , {
      "from":37
      , "to":44
    }
    , {
      "from":38
      , "to":44
    }
    , {
      "from":39
      , "to":44
    }
    , {
      "from":40
      , "to":44
    }
    , {
      "from":33
      , "to":44
    }
    , {
      "from":34
      , "to":44
    }
    , {
      "from":35
      , "to":44
    }
    , {
      "from":36
      , "to":44
    }
    , {
      "from":41
      , "to":31
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":43
      , "to":33
    }
    , {
      "from":43
      , "to":34
    }
    , {
      "from":43
      , "to":35
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":33
      , "to":37
    }
    , {
      "from":34
      , "to":38
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":35
      , "to":39
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":36
      , "to":40
    }
    , {
      "from":39
      , "to":40
    }
    , {
      "from":50
      , "to":31
    }
    , {
      "from":50
      , "to":33
    }
    , {
      "from":50
      , "to":34
    }
    , {
      "from":50
      , "to":35
    }
    , {
      "from":9
      , "to":62
    }
    , {
      "from":9
      , "to":63
    }
    , {
      "from":72
      , "to":53
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":72
      , "to":54
    }
    , {
      "from":68
      , "to":67
    }
    , {
      "from":53
      , "to":67
    }
    , {
      "from":59
      , "to":68
    }
    , {
      "from":60
      , "to":68
    }
    , {
      "from":61
      , "to":68
    }
    , {
      "from":70
      , "to":69
    }
    , {
      "from":57
      , "to":69
    }
    , {
      "from":62
      , "to":70
    }
    , {
      "from":63
      , "to":70
    }
    , {
      "from":64
      , "to":70
    }
    , {
      "from":65
      , "to":70
    }
    , {
      "from":68
      , "to":57
    }
    , {
      "from":70
      , "to":71
    }
    , {
      "from":66
      , "to":72
    }
    , {
      "from":67
      , "to":59
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":59
      , "to":61
    }
    , {
      "from":69
      , "to":62
    }
    , {
      "from":62
      , "to":63
    }
    , {
      "from":62
      , "to":64
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":62
      , "to":65
    }
    , {
      "from":63
      , "to":65
    }
    , {
      "from":71
      , "to":66
    }
    , {
      "from":50
      , "to":59
    }
    , {
      "from":65
      , "to":50
    }
    , {
      "from":66
      , "to":50
    }
    , {
      "from":60
      , "to":50
    }
    , {
      "from":61
      , "to":50
    }
    , {
      "from":64
      , "to":50
    }
  ]
}
