regmap	,	V_1
cpcap_get_vendor	,	F_8
ENOMEM	,	V_48
cpcap_sense_virq	,	F_4
rirq	,	V_28
regmap_irq_chip	,	V_37
virq	,	V_13
of_match_device	,	F_22
of_match_ptr	,	F_23
dev_info	,	F_10
"Please add old CPCAP revision support as needed\n"	,	L_4
bit	,	V_30
cpcap_init_irq	,	F_18
"Failed to detect CPCAP: %i\n"	,	L_7
mode	,	V_54
SPI_MODE_0	,	V_55
dev	,	V_23
"CPCAP vendor: %s rev: %i.%i (%x)\n"	,	L_1
reg	,	V_6
CPCAP_REVISION_MAJOR	,	F_11
CPCAP_REVISION_MINOR	,	F_12
cpcap_get_revision	,	F_9
irq_get_chip_data	,	F_5
irq_drv_data	,	V_43
val	,	V_10
ret	,	V_21
rev	,	V_20
CPCAP_REGISTER_BITS	,	V_4
devm_of_platform_populate	,	F_29
CPCAP_VENDOR_ST	,	V_24
cpcap_probe	,	F_21
regmap_read	,	F_3
devm_regmap_init_spi	,	F_26
spi	,	V_22
PTR_ERR	,	F_28
CPCAP_REGISTER_SIZE	,	V_8
regmap_irq_chip_get_base	,	F_6
SPI_CS_HIGH	,	V_56
CPCAP_NR_IRQ_REG_BANKS	,	V_46
cpcap_of_match	,	V_52
regnum	,	V_3
regmap_irq_chip_data	,	V_14
irqs	,	V_41
GFP_KERNEL	,	V_47
CPCAP_REG_INTS4	,	V_11
cpcap_init_irq_chip	,	F_14
CPCAP_REG_INTS1	,	V_7
regmap_irq	,	V_27
devm_kzalloc	,	F_19
ENODEV	,	V_26
"could not add irq chip %i: %i\n"	,	L_5
num_irqs	,	V_42
nr_irqs	,	V_36
regmap_conf	,	V_31
irqdata	,	V_45
cpcap_regmap_config	,	V_57
dev_err	,	F_17
enable_irq_wake	,	F_20
spi_set_drvdata	,	F_24
"Failed to initialize regmap: %d\n"	,	L_6
cpcap_check_revision	,	F_7
irq_get_trigger_type	,	F_16
irq_start	,	V_35
irq_base	,	V_16
vendor	,	V_19
IRQF_SHARED	,	V_44
bits_per_word	,	V_53
u16	,	T_1
of_device_id	,	V_50
irq_chip	,	V_34
mask	,	V_5
val_bits	,	V_32
cpcap	,	V_18
chip	,	V_38
err	,	V_9
d	,	V_15
CPCAP_REVISION_2_1	,	V_25
match	,	V_51
irq	,	V_2
i	,	V_40
reg_offset	,	V_29
cpcap_irq_chip	,	V_39
BIT	,	F_2
spi_device	,	V_49
"ST"	,	L_2
EINVAL	,	V_12
cpcap_init_one_regmap_irq	,	F_13
cpcap_sense_irq	,	F_1
cpcap_ddata	,	V_17
reg_stride	,	V_33
devm_regmap_add_irq_chip	,	F_15
spi_setup	,	F_25
"TI"	,	L_3
IS_ERR	,	F_27
