0.7
2020.1
May 27 2020
20:09:33
C:/9m/HLS/labb/project1/fir128/baseline/loop_unrolling_TDL2_arraypartition/sim/verilog/glbl.v,1590624368,systemVerilog,,,,glbl,C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
