-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_f32_to_bf16_rne is
port (
    ap_ready : OUT STD_LOGIC;
    f : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_f32_to_bf16_rne is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_round_float32_to_bf16_ieee_fu_12_ap_ready : STD_LOGIC;
    signal tmp_round_float32_to_bf16_ieee_fu_12_ap_return : STD_LOGIC_VECTOR (15 downto 0);

    component activation_accelerator_round_float32_to_bf16_ieee IS
    port (
        ap_ready : OUT STD_LOGIC;
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    tmp_round_float32_to_bf16_ieee_fu_12 : component activation_accelerator_round_float32_to_bf16_ieee
    port map (
        ap_ready => tmp_round_float32_to_bf16_ieee_fu_12_ap_ready,
        x_in => f,
        ap_return => tmp_round_float32_to_bf16_ieee_fu_12_ap_return);




    ap_ready <= ap_const_logic_1;
    ap_return <= tmp_round_float32_to_bf16_ieee_fu_12_ap_return;
end behav;
