{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458139014746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458139014751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 14:36:54 2016 " "Processing started: Wed Mar 16 14:36:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458139014751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458139014751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458139014752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458139016789 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bcdconverter.v(18) " "Verilog HDL warning at bcdconverter.v(18): extended using \"x\" or \"z\"" {  } { { "bcdconverter.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/bcdconverter.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1458139017188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "bcdconverter.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/bcdconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017846 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Found design unit 1: lpm_counter1-SYN" {  } { { "lpm_counter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017862 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl0_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl0_altclkctrl_uhi-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017924 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl0-RTL " "Found design unit 2: altclkctrl0-RTL" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl0.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017924 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl0_altclkctrl_uhi " "Found entity 1: altclkctrl0_altclkctrl_uhi" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl0.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017924 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl0 " "Found entity 2: altclkctrl0" {  } { { "altclkctrl0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl0.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl1_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl1_altclkctrl_uhi-RTL" {  } { { "altclkctrl1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017981 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl1-RTL " "Found design unit 2: altclkctrl1-RTL" {  } { { "altclkctrl1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl1.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017981 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl1_altclkctrl_uhi " "Found entity 1: altclkctrl1_altclkctrl_uhi" {  } { { "altclkctrl1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017981 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl1 " "Found entity 2: altclkctrl1" {  } { { "altclkctrl1.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl1.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139017981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139017981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividebyfive.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dividebyfive.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dividebyfive " "Found entity 1: dividebyfive" {  } { { "dividebyfive.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/dividebyfive.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl2_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl2_altclkctrl_uhi-RTL" {  } { { "altclkctrl2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl2-RTL " "Found design unit 2: altclkctrl2-RTL" {  } { { "altclkctrl2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018120 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl2_altclkctrl_uhi " "Found entity 1: altclkctrl2_altclkctrl_uhi" {  } { { "altclkctrl2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018120 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl2 " "Found entity 2: altclkctrl2" {  } { { "altclkctrl2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatchtimes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatchtimes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatchtimes " "Found entity 1: stopwatchtimes" {  } { { "stopwatchtimes.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altclkctrl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl3_altclkctrl_uhi-RTL " "Found design unit 1: altclkctrl3_altclkctrl_uhi-RTL" {  } { { "altclkctrl3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl3.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altclkctrl3-RTL " "Found design unit 2: altclkctrl3-RTL" {  } { { "altclkctrl3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl3.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018230 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl3_altclkctrl_uhi " "Found entity 1: altclkctrl3_altclkctrl_uhi" {  } { { "altclkctrl3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl3.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018230 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl3 " "Found entity 2: altclkctrl3" {  } { { "altclkctrl3.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl3.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018248 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter11-SYN " "Found design unit 1: lpm_counter11-SYN" {  } { { "output_files/lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018266 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter11 " "Found entity 1: lpm_counter11" {  } { { "output_files/lpm_counter0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018283 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file newcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newcounter " "Found entity 1: newcounter" {  } { { "newcounter.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/newcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eighteenbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eighteenbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eighteenbit-SYN " "Found design unit 1: eighteenbit-SYN" {  } { { "eighteenbit.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/eighteenbit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018325 ""} { "Info" "ISGN_ENTITY_NAME" "1 eighteenbit " "Found entity 1: eighteenbit" {  } { { "eighteenbit.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/eighteenbit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdconverter2.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdconverter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7segment " "Found entity 1: decode_7segment" {  } { { "bcdconverter2.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/bcdconverter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jklatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jklatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jklatch " "Found entity 1: jklatch" {  } { { "jklatch.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/jklatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139018373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139018373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatchtimes " "Elaborating entity \"stopwatchtimes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458139019152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7segment decode_7segment:inst3 " "Elaborating entity \"decode_7segment\" for hierarchy \"decode_7segment:inst3\"" {  } { { "stopwatchtimes.bdf" "inst3" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 464 2064 2264 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139019523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst40 " "Elaborating entity \"counter\" for hierarchy \"counter:inst40\"" {  } { { "stopwatchtimes.bdf" "inst40" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 400 1768 2000 528 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139019662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 counter:inst40\|lpm_counter2:inst1 " "Elaborating entity \"lpm_counter2\" for hierarchy \"counter:inst40\|lpm_counter2:inst1\"" {  } { { "counter.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/counter.bdf" { { 416 624 768 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter2.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458139020527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020594 ""}  } { { "lpm_counter2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/lpm_counter2.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458139020594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qtj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qtj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qtj " "Found entity 1: cntr_qtj" {  } { { "db/cntr_qtj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/db/cntr_qtj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139020851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139020851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qtj counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_qtj:auto_generated " "Elaborating entity \"cntr_qtj\" for hierarchy \"counter:inst40\|lpm_counter2:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_qtj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139020969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newcounter newcounter:inst " "Elaborating entity \"newcounter\" for hierarchy \"newcounter:inst\"" {  } { { "stopwatchtimes.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 376 1608 1736 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 newcounter:inst\|lpm_compare0:inst1 " "Elaborating entity \"lpm_compare0\" for hierarchy \"newcounter:inst\|lpm_compare0:inst1\"" {  } { { "newcounter.bdf" "inst1" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/newcounter.bdf" { { 312 768 896 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare0.vhd" "LPM_COMPARE_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_compare0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\"" {  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_compare0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458139023728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023728 ""}  } { { "output_files/lpm_compare0.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/lpm_compare0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458139023728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fcj " "Found entity 1: cmpr_fcj" {  } { { "db/cmpr_fcj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/db/cmpr_fcj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139023839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139023839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fcj newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated " "Elaborating entity \"cmpr_fcj\" for hierarchy \"newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139023902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eighteenbit newcounter:inst\|eighteenbit:inst " "Elaborating entity \"eighteenbit\" for hierarchy \"newcounter:inst\|eighteenbit:inst\"" {  } { { "newcounter.bdf" "inst" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/newcounter.bdf" { { 320 520 664 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "eighteenbit.vhd" "LPM_COUNTER_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/eighteenbit.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "eighteenbit.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/eighteenbit.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458139024193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024194 ""}  } { { "eighteenbit.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/eighteenbit.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458139024194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p7i " "Found entity 1: cntr_p7i" {  } { { "db/cntr_p7i.tdf" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/db/cntr_p7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458139024290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458139024290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p7i newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated " "Elaborating entity \"cntr_p7i\" for hierarchy \"newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl2 altclkctrl2:inst5 " "Elaborating entity \"altclkctrl2\" for hierarchy \"altclkctrl2:inst5\"" {  } { { "stopwatchtimes.bdf" "inst5" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 376 1408 1568 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl2_altclkctrl_uhi altclkctrl2:inst5\|altclkctrl2_altclkctrl_uhi:altclkctrl2_altclkctrl_uhi_component " "Elaborating entity \"altclkctrl2_altclkctrl_uhi\" for hierarchy \"altclkctrl2:inst5\|altclkctrl2_altclkctrl_uhi:altclkctrl2_altclkctrl_uhi_component\"" {  } { { "altclkctrl2.vhd" "altclkctrl2_altclkctrl_uhi_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458139024607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Decimal GND " "Pin \"Decimal\" is stuck at GND" {  } { { "stopwatchtimes.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 616 1640 1816 632 "Decimal" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458139026714 "|stopwatchtimes|Decimal"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458139026714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458139026925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/stopwatch.map.smsg " "Generated suppressed messages file /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1458139030934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458139031741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458139031741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458139032159 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458139032159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458139032159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458139032159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458139032588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 14:37:12 2016 " "Processing ended: Wed Mar 16 14:37:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458139032588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458139032588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458139032588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458139032588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458139035461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458139035564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 14:37:14 2016 " "Processing started: Wed Mar 16 14:37:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458139035564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1458139035564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1458139035589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1458139035656 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1458139035656 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1458139035656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1458139036173 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1458139036606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458139036734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458139036734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1458139036734 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1458139036884 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458139037138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458139037138 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1458139037138 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1458139037138 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458139037189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458139037189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458139037189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458139037189 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1458139037189 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1458139037189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1458139037211 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 33 " "No exact pin location assignment(s) for 1 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "split " "Pin split not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { split } } } { "stopwatchtimes.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 736 2120 2288 752 "split" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { split } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1458139037886 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1458139037886 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1458139039819 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1458139039851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1458139039880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1458139039946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1458139039967 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1458139040011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clock_in~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Promoted node clock_in~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl2:inst5\|altclkctrl2_altclkctrl_uhi:altclkctrl2_altclkctrl_uhi_component\|clkctrl1 Global Clock CLKCTRL_G9 " "Automatically promoted altclkctrl2:inst5\|altclkctrl2_altclkctrl_uhi:altclkctrl2_altclkctrl_uhi_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "altclkctrl2.vhd" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/altclkctrl2.vhd" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altclkctrl2:inst5|altclkctrl2_altclkctrl_uhi:altclkctrl2_altclkctrl_uhi_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458139040126 ""}  } { { "stopwatchtimes.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 400 1240 1408 416 "clock_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458139040126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "split~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node split~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458139040129 ""}  } { { "stopwatchtimes.bdf" "" { Schematic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/stopwatchtimes.bdf" { { 736 2120 2288 752 "split" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { split~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458139040129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\|aneb_result_wire\[0\]  " "Automatically promoted node newcounter:inst\|lpm_compare0:inst1\|lpm_compare:LPM_COMPARE_component\|cmpr_fcj:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1458139040131 ""}  } { { "db/cmpr_fcj.tdf" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/db/cmpr_fcj.tdf" 30 18 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { newcounter:inst|lpm_compare0:inst1|lpm_compare:LPM_COMPARE_component|cmpr_fcj:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1458139040131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1458139042206 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458139042228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1458139042248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458139042269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1458139042288 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1458139042324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1458139042355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1458139042392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1458139042423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1458139042482 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1458139042482 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW9 " "Node \"SW9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1458139042574 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1458139042574 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458139042593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1458139044913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458139045053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1458139045082 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1458139045429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458139045463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1458139048486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "//icnas2.cc.ic.ac.uk/dm2515/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1458139050101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1458139050101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458139050910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1458139050949 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1458139050949 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1458139050993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458139051079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458139052071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1458139052154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1458139053379 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1458139058060 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1458139058731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/stopwatch.fit.smsg " "Generated suppressed messages file /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1458139058910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1133 " "Peak virtual memory: 1133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458139060388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 14:37:40 2016 " "Processing ended: Wed Mar 16 14:37:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458139060388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458139060388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458139060388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1458139060388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1458139063984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458139063990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 14:37:43 2016 " "Processing started: Wed Mar 16 14:37:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458139063990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1458139063990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1458139063991 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1458139064934 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1458139064961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458139065498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 14:37:45 2016 " "Processing ended: Wed Mar 16 14:37:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458139065498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458139065498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458139065498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1458139065498 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1458139066258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1458139067385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458139067451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 14:37:46 2016 " "Processing started: Wed Mar 16 14:37:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458139067451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458139067451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458139067473 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1458139067557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1458139068374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458139068390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458139068465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1458139068465 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1458139069678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1458139069833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1458139069849 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1458139069869 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button2 button2 " "create_clock -period 1.000 -name button2 button2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1458139069869 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_in clock_in " "create_clock -period 1.000 -name clock_in clock_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1458139069869 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name split split " "create_clock -period 1.000 -name split split" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1458139069869 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1458139069869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1458139070008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070025 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1458139070136 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1458139070210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458139070300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458139070300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.637 " "Worst-case setup slack is -1.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.637       -23.364 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.637       -23.364 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616       -40.260 split  " "   -1.616       -40.260 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.510       -18.510 clock_in  " "   -1.510       -18.510 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -0.150 button2  " "   -0.150        -0.150 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139070362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.302 " "Worst-case hold slack is -1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.302       -14.473 clock_in  " "   -1.302       -14.473 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 button2  " "    0.017         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "    0.397         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858         0.000 split  " "    0.858         0.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139070382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.400 " "Worst-case recovery slack is -3.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400       -64.600 clock_in  " "   -3.400       -64.600 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139070404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.071 " "Worst-case removal slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071         0.000 clock_in  " "    0.071         0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139070421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.000 clock_in  " "   -3.000       -22.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 button2  " "   -3.000        -4.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 split  " "   -3.000        -3.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139070434 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458139070944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1458139070995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1458139072029 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458139072126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458139072126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.388 " "Worst-case setup slack is -1.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388       -19.972 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.388       -19.972 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274       -31.371 split  " "   -1.274       -31.371 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204       -14.150 clock_in  " "   -1.204       -14.150 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030        -0.030 button2  " "   -0.030        -0.030 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139072141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.221 " "Worst-case hold slack is -1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221       -14.388 clock_in  " "   -1.221       -14.388 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 button2  " "    0.017         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "    0.352         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703         0.000 split  " "    0.703         0.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139072160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.929 " "Worst-case recovery slack is -2.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929       -55.651 clock_in  " "   -2.929       -55.651 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139072181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.022 " "Worst-case removal slack is -0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.418 clock_in  " "   -0.022        -0.418 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139072197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -22.000 clock_in  " "   -3.000       -22.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 button2  " "   -3.000        -4.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 split  " "   -3.000        -3.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139072211 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1458139072600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1458139073655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1458139073655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.787 " "Worst-case setup slack is -0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787       -11.352 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -0.787       -11.352 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.425        -2.961 clock_in  " "   -0.425        -2.961 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -1.032 split  " "   -0.144        -1.032 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 button2  " "    0.366         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139073693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.815 " "Worst-case hold slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815        -9.585 clock_in  " "   -0.815        -9.585 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001         0.000 button2  " "    0.001         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128         0.000 split  " "    0.128         0.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "    0.208         0.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139073717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.509 " "Worst-case recovery slack is -1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.509       -28.671 clock_in  " "   -1.509       -28.671 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139073740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.029 " "Worst-case removal slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 clock_in  " "    0.029         0.000 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139073760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.053 clock_in  " "   -3.000       -23.053 clock_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.217 button2  " "   -3.000        -4.217 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 split  " "   -3.000        -3.000 split " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -16.000 newcounter:inst\|eighteenbit:inst\|lpm_counter:LPM_COUNTER_component\|cntr_p7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1458139073783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458139074624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1458139074624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458139075426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 14:37:55 2016 " "Processing ended: Wed Mar 16 14:37:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458139075426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458139075426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458139075426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458139075426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458139082288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458139082293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 14:38:01 2016 " "Processing started: Wed Mar 16 14:38:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458139082293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458139082293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458139082293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_6_1200mv_85c_slow.vo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_6_1200mv_85c_slow.vo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_6_1200mv_0c_slow.vo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_6_1200mv_0c_slow.vo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083411 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_min_1200mv_0c_fast.vo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_min_1200mv_0c_fast.vo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch.vo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch.vo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_6_1200mv_85c_v_slow.sdo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_6_1200mv_85c_v_slow.sdo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_6_1200mv_0c_v_slow.sdo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_6_1200mv_0c_v_slow.sdo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_min_1200mv_0c_v_fast.sdo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_min_1200mv_0c_v_fast.sdo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch_v.sdo /FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/ simulation " "Generated file stopwatch_v.sdo in folder \"/FPGA_NEW/documents-export-2016-03-11/stop_watchfinal/stopwatch_new/stopwatch/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1458139083838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458139084131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 14:38:04 2016 " "Processing ended: Wed Mar 16 14:38:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458139084131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458139084131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458139084131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458139084131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458139084949 ""}
