
Lab6_I2C_RealTimeClock_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005aa4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00028824  08005c34  08005c34  00006c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e458  0802e458  00030064  2**0
                  CONTENTS
  4 .ARM          00000008  0802e458  0802e458  0002f458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802e460  0802e460  00030064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e460  0802e460  0002f460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e464  0802e464  0002f464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  0802e468  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030064  2**0
                  CONTENTS
 10 .bss          00000504  20000064  20000064  00030064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000568  20000568  00030064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012cd0  00000000  00000000  00030094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034e1  00000000  00000000  00042d64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  00046248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e35  00000000  00000000  000474c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c79  00000000  00000000  000482fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001883a  00000000  00000000  0006bf76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d082a  00000000  00000000  000847b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00154fda  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000508c  00000000  00000000  00155020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  0015a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c1c 	.word	0x08005c1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08005c1c 	.word	0x08005c1c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2108      	movs	r1, #8
 80005b6:	482f      	ldr	r0, [pc, #188]	@ (8000674 <button_scan+0xc8>)
 80005b8:	f002 fbea 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005bc:	2201      	movs	r2, #1
 80005be:	2108      	movs	r1, #8
 80005c0:	482c      	ldr	r0, [pc, #176]	@ (8000674 <button_scan+0xc8>)
 80005c2:	f002 fbe5 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 80005c6:	230a      	movs	r3, #10
 80005c8:	2202      	movs	r2, #2
 80005ca:	492b      	ldr	r1, [pc, #172]	@ (8000678 <button_scan+0xcc>)
 80005cc:	482b      	ldr	r0, [pc, #172]	@ (800067c <button_scan+0xd0>)
 80005ce:	f003 fd0c 	bl	8003fea <HAL_SPI_Receive>

	int button_index = 0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 80005d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005da:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005dc:	2300      	movs	r3, #0
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	e03f      	b.n	8000662 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	db06      	blt.n	80005f6 <button_scan+0x4a>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	dc03      	bgt.n	80005f6 <button_scan+0x4a>
			button_index = i + 4;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	3304      	adds	r3, #4
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e018      	b.n	8000628 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	dd07      	ble.n	800060c <button_scan+0x60>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2b07      	cmp	r3, #7
 8000600:	dc04      	bgt.n	800060c <button_scan+0x60>
			button_index = 7 - i;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	f1c3 0307 	rsb	r3, r3, #7
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	e00d      	b.n	8000628 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2b07      	cmp	r3, #7
 8000610:	dd06      	ble.n	8000620 <button_scan+0x74>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2b0b      	cmp	r3, #11
 8000616:	dc03      	bgt.n	8000620 <button_scan+0x74>
			button_index = i + 4;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	3304      	adds	r3, #4
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	e003      	b.n	8000628 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f1c3 0317 	rsb	r3, r3, #23
 8000626:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000628:	4b13      	ldr	r3, [pc, #76]	@ (8000678 <button_scan+0xcc>)
 800062a:	881a      	ldrh	r2, [r3, #0]
 800062c:	897b      	ldrh	r3, [r7, #10]
 800062e:	4013      	ands	r3, r2
 8000630:	b29b      	uxth	r3, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d005      	beq.n	8000642 <button_scan+0x96>
			button_count[button_index] = 0;
 8000636:	4a12      	ldr	r2, [pc, #72]	@ (8000680 <button_scan+0xd4>)
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	2100      	movs	r1, #0
 800063c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000640:	e009      	b.n	8000656 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000642:	4a0f      	ldr	r2, [pc, #60]	@ (8000680 <button_scan+0xd4>)
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800064a:	3301      	adds	r3, #1
 800064c:	b299      	uxth	r1, r3
 800064e:	4a0c      	ldr	r2, [pc, #48]	@ (8000680 <button_scan+0xd4>)
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000656:	897b      	ldrh	r3, [r7, #10]
 8000658:	085b      	lsrs	r3, r3, #1
 800065a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3301      	adds	r3, #1
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b0f      	cmp	r3, #15
 8000666:	ddbc      	ble.n	80005e2 <button_scan+0x36>
	}
}
 8000668:	bf00      	nop
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40020c00 	.word	0x40020c00
 8000678:	200000a0 	.word	0x200000a0
 800067c:	20000330 	.word	0x20000330
 8000680:	20000080 	.word	0x20000080

08000684 <ds3231_init>:
uint8_t ds3231_date = 0;
uint8_t ds3231_day = 0;
uint8_t ds3231_month = 0;
uint8_t ds3231_year = 0;

void ds3231_init() {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8000688:	201e      	movs	r0, #30
 800068a:	f001 ffed 	bl	8002668 <DEC2BCD>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	4b1c      	ldr	r3, [pc, #112]	@ (8000704 <ds3231_init+0x80>)
 8000694:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8000696:	2016      	movs	r0, #22
 8000698:	f001 ffe6 	bl	8002668 <DEC2BCD>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	4b18      	ldr	r3, [pc, #96]	@ (8000704 <ds3231_init+0x80>)
 80006a2:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80006a4:	2015      	movs	r0, #21
 80006a6:	f001 ffdf 	bl	8002668 <DEC2BCD>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b15      	ldr	r3, [pc, #84]	@ (8000704 <ds3231_init+0x80>)
 80006b0:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80006b2:	2006      	movs	r0, #6
 80006b4:	f001 ffd8 	bl	8002668 <DEC2BCD>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <ds3231_init+0x80>)
 80006be:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80006c0:	200f      	movs	r0, #15
 80006c2:	f001 ffd1 	bl	8002668 <DEC2BCD>
 80006c6:	4603      	mov	r3, r0
 80006c8:	461a      	mov	r2, r3
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <ds3231_init+0x80>)
 80006cc:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80006ce:	2009      	movs	r0, #9
 80006d0:	f001 ffca 	bl	8002668 <DEC2BCD>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <ds3231_init+0x80>)
 80006da:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80006dc:	2017      	movs	r0, #23
 80006de:	f001 ffc3 	bl	8002668 <DEC2BCD>
 80006e2:	4603      	mov	r3, r0
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <ds3231_init+0x80>)
 80006e8:	719a      	strb	r2, [r3, #6]

	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK) {
 80006ea:	2332      	movs	r3, #50	@ 0x32
 80006ec:	2203      	movs	r2, #3
 80006ee:	21d0      	movs	r1, #208	@ 0xd0
 80006f0:	4805      	ldr	r0, [pc, #20]	@ (8000708 <ds3231_init+0x84>)
 80006f2:	f002 fcab 	bl	800304c <HAL_I2C_IsDeviceReady>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <ds3231_init+0x7c>
		while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <ds3231_init+0x78>
			;
	};
}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000a4 	.word	0x200000a4
 8000708:	20000100 	.word	0x20000100

0800070c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08e      	sub	sp, #56	@ 0x38
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]
 8000722:	615a      	str	r2, [r3, #20]
 8000724:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
 8000734:	615a      	str	r2, [r3, #20]
 8000736:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000738:	4b2f      	ldr	r3, [pc, #188]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800073a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800073e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000740:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000742:	4a2e      	ldr	r2, [pc, #184]	@ (80007fc <MX_FSMC_Init+0xf0>)
 8000744:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000746:	4b2c      	ldr	r3, [pc, #176]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000752:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800075a:	2210      	movs	r2, #16
 800075c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000764:	4b24      	ldr	r3, [pc, #144]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000778:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800077c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800077e:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000780:	2200      	movs	r2, #0
 8000782:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000784:	4b1c      	ldr	r3, [pc, #112]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000786:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800078a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800078c:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000792:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000794:	2200      	movs	r2, #0
 8000796:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800079a:	2200      	movs	r2, #0
 800079c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800079e:	230f      	movs	r3, #15
 80007a0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80007a2:	230f      	movs	r3, #15
 80007a4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80007a6:	233c      	movs	r3, #60	@ 0x3c
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80007ae:	2310      	movs	r3, #16
 80007b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80007b2:	2311      	movs	r3, #17
 80007b4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80007b6:	2300      	movs	r3, #0
 80007b8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80007ba:	2308      	movs	r3, #8
 80007bc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80007be:	230f      	movs	r3, #15
 80007c0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80007c2:	2309      	movs	r3, #9
 80007c4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80007ca:	2310      	movs	r3, #16
 80007cc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80007ce:	2311      	movs	r3, #17
 80007d0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80007d6:	463a      	mov	r2, r7
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <MX_FSMC_Init+0xec>)
 80007e0:	f003 ffe6 	bl	80047b0 <HAL_SRAM_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80007ea:	f001 fcb5 	bl	8002158 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80007ee:	bf00      	nop
 80007f0:	3738      	adds	r7, #56	@ 0x38
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200000ac 	.word	0x200000ac
 80007fc:	a0000104 	.word	0xa0000104

08000800 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000814:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <HAL_FSMC_MspInit+0x88>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d131      	bne.n	8000880 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800081c:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <HAL_FSMC_MspInit+0x88>)
 800081e:	2201      	movs	r2, #1
 8000820:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b19      	ldr	r3, [pc, #100]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 8000828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800082a:	4a18      	ldr	r2, [pc, #96]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6393      	str	r3, [r2, #56]	@ 0x38
 8000832:	4b16      	ldr	r3, [pc, #88]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 8000834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800083e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000842:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000844:	2302      	movs	r3, #2
 8000846:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800084c:	2303      	movs	r3, #3
 800084e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000850:	230c      	movs	r3, #12
 8000852:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	4619      	mov	r1, r3
 8000858:	480d      	ldr	r0, [pc, #52]	@ (8000890 <HAL_FSMC_MspInit+0x90>)
 800085a:	f002 f8fd 	bl	8002a58 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800085e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000862:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000864:	2302      	movs	r3, #2
 8000866:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086c:	2303      	movs	r3, #3
 800086e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000870:	230c      	movs	r3, #12
 8000872:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	4619      	mov	r1, r3
 8000878:	4806      	ldr	r0, [pc, #24]	@ (8000894 <HAL_FSMC_MspInit+0x94>)
 800087a:	f002 f8ed 	bl	8002a58 <HAL_GPIO_Init>
 800087e:	e000      	b.n	8000882 <HAL_FSMC_MspInit+0x82>
    return;
 8000880:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000fc 	.word	0x200000fc
 800088c:	40023800 	.word	0x40023800
 8000890:	40021000 	.word	0x40021000
 8000894:	40020c00 	.word	0x40020c00

08000898 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80008a0:	f7ff ffae 	bl	8000800 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80008a4:	bf00      	nop
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <game_init_state>:


/**
 * @brief Initializes the game state for a new game or level.
 */
void game_init_state(GameState *state) {
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	@ 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
    // 1. Initialize Paddle
    state->paddle.width = 70;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2246      	movs	r2, #70	@ 0x46
 80008b8:	f8a3 21ba 	strh.w	r2, [r3, #442]	@ 0x1ba
    state->paddle.height = 10;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	220a      	movs	r2, #10
 80008c0:	f8a3 21bc 	strh.w	r2, [r3, #444]	@ 0x1bc
    state->paddle.x = (SCREEN_WIDTH - state->paddle.width) / 2.0f;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 80008ca:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80008ce:	ee07 3a90 	vmov	s15, r3
 80008d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008d6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80008da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008e2:	ee17 3a90 	vmov	r3, s15
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f8a3 21b4 	strh.w	r2, [r3, #436]	@ 0x1b4
    state->paddle.prev_x = state->paddle.x;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	@ 0x1b4
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f8a3 21b8 	strh.w	r2, [r3, #440]	@ 0x1b8
    state->paddle.y = SCREEN_HEIGHT - state->paddle.height - 5;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	@ 0x1bc
 8000900:	f5c3 739d 	rsb	r3, r3, #314	@ 0x13a
 8000904:	3301      	adds	r3, #1
 8000906:	b29a      	uxth	r2, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f8a3 21b6 	strh.w	r2, [r3, #438]	@ 0x1b6
    state->paddle.color = WHITE;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000914:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be

    // 2. Initialize Ball
    state->ball.radius = 7;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2207      	movs	r2, #7
 800091c:	f883 21b2 	strb.w	r2, [r3, #434]	@ 0x1b2
    state->ball.x = state->paddle.x + state->paddle.width / 2.0f;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f8b3 31b4 	ldrh.w	r3, [r3, #436]	@ 0x1b4
 8000926:	ee07 3a90 	vmov	s15, r3
 800092a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 8000934:	ee07 3a90 	vmov	s15, r3
 8000938:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800093c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8000940:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800094c:	ee17 3a90 	vmov	r3, s15
 8000950:	b21a      	sxth	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
    state->ball.prev_x = state->ball.x;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	@ 0x1a4
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
    state->ball.y = state->paddle.y - state->ball.radius - 1;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f8b3 31b6 	ldrh.w	r3, [r3, #438]	@ 0x1b6
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	f892 21b2 	ldrb.w	r2, [r2, #434]	@ 0x1b2
 8000970:	1a9b      	subs	r3, r3, r2
 8000972:	b29b      	uxth	r3, r3
 8000974:	3b01      	subs	r3, #1
 8000976:	b29b      	uxth	r3, r3
 8000978:	b21a      	sxth	r2, r3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	f8a3 21a6 	strh.w	r2, [r3, #422]	@ 0x1a6
    state->ball.prev_y = state->ball.y;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	@ 0x1a6
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	f8a3 21aa 	strh.w	r2, [r3, #426]	@ 0x1aa
    state->ball.dx = 2.0f;  // Initial velocity
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2202      	movs	r2, #2
 8000990:	f8a3 21ac 	strh.w	r2, [r3, #428]	@ 0x1ac
    state->ball.dy = -2.0f;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800099a:	f8a3 21ae 	strh.w	r2, [r3, #430]	@ 0x1ae
    state->ball.color = WHITE;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009a4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0

    // 3. Initialize Score and Lives
    state->score = 0;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2200      	movs	r2, #0
 80009ac:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    state->lives = 3;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2203      	movs	r2, #3
 80009b4:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    state->status = GAME_PLAYING;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2201      	movs	r2, #1
 80009bc:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5

    // 4. Initialize Bricks
    uint16_t brick_colors[BRICK_ROWS] = {BLUE, RED, YELLOW, GREEN, MAGENTA};
 80009c0:	4a34      	ldr	r2, [pc, #208]	@ (8000a94 <game_init_state+0x1e8>)
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80009c8:	c303      	stmia	r3!, {r0, r1}
 80009ca:	801a      	strh	r2, [r3, #0]
    for (int row = 0; row < BRICK_ROWS; row++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	61fb      	str	r3, [r7, #28]
 80009d0:	e055      	b.n	8000a7e <game_init_state+0x1d2>
        for (int col = 0; col < BRICK_COLS; col++) {
 80009d2:	2300      	movs	r3, #0
 80009d4:	61bb      	str	r3, [r7, #24]
 80009d6:	e04c      	b.n	8000a72 <game_init_state+0x1c6>
            Brick *brick = &state->bricks[row][col];
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	69fa      	ldr	r2, [r7, #28]
 80009e4:	2154      	movs	r1, #84	@ 0x54
 80009e6:	fb01 f202 	mul.w	r2, r1, r2
 80009ea:	4413      	add	r3, r2
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	617b      	str	r3, [r7, #20]
            brick->width = BRICK_WIDTH;
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	2220      	movs	r2, #32
 80009f6:	809a      	strh	r2, [r3, #4]
            brick->height = BRICK_HEIGHT;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	2210      	movs	r2, #16
 80009fc:	80da      	strh	r2, [r3, #6]
            brick->x = GRID_PADDING_X + col * (BRICK_WIDTH + BRICK_GAP);
 80009fe:	69bb      	ldr	r3, [r7, #24]
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	0112      	lsls	r2, r2, #4
 8000a06:	4413      	add	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	801a      	strh	r2, [r3, #0]
            brick->y = GRID_START_Y + row * (BRICK_HEIGHT + BRICK_GAP); // Corrected
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	00d2      	lsls	r2, r2, #3
 8000a1c:	4413      	add	r3, r2
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	3332      	adds	r3, #50	@ 0x32
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	805a      	strh	r2, [r3, #2]
            brick->color = brick_colors[row];
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	3320      	adds	r3, #32
 8000a30:	443b      	add	r3, r7
 8000a32:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	811a      	strh	r2, [r3, #8]
            brick->state = BRICK_STATE_ACTIVE;
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	729a      	strb	r2, [r3, #10]
            brick->special = BRICK_SPECIAL_NONE;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	2200      	movs	r2, #0
 8000a44:	72da      	strb	r2, [r3, #11]

            // Assign special bricks as per user request
            if (row == 1 && col == 3) { // Example: Brick with extra ball
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d106      	bne.n	8000a5a <game_init_state+0x1ae>
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d103      	bne.n	8000a5a <game_init_state+0x1ae>
                brick->special = BRICK_SPECIAL_BALL;
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	2201      	movs	r2, #1
 8000a56:	72da      	strb	r2, [r3, #11]
 8000a58:	e008      	b.n	8000a6c <game_init_state+0x1c0>
            } else if (row == 2 && col == 4) { // Example: Brick with power-up
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d105      	bne.n	8000a6c <game_init_state+0x1c0>
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	d102      	bne.n	8000a6c <game_init_state+0x1c0>
                brick->special = BRICK_SPECIAL_PLUS;
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	2202      	movs	r2, #2
 8000a6a:	72da      	strb	r2, [r3, #11]
        for (int col = 0; col < BRICK_COLS; col++) {
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	61bb      	str	r3, [r7, #24]
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	2b06      	cmp	r3, #6
 8000a76:	ddaf      	ble.n	80009d8 <game_init_state+0x12c>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	61fb      	str	r3, [r7, #28]
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	2b04      	cmp	r3, #4
 8000a82:	dda6      	ble.n	80009d2 <game_init_state+0x126>
            }
        }
    }
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3724      	adds	r7, #36	@ 0x24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	08005c34 	.word	0x08005c34

08000a98 <game_draw_initial_scene>:

/**
 * @brief Draws the entire game screen for the first time.
 * This function clears the screen and draws all static and dynamic elements.
 */
void game_draw_initial_scene(const GameState *state) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
    lcd_clear(BLACK);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 fc3d 	bl	8001320 <lcd_clear>
    draw_ui_bar(state->lives, state->score);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f893 21c4 	ldrb.w	r2, [r3, #452]	@ 0x1c4
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f8d3 31c0 	ldr.w	r3, [r3, #448]	@ 0x1c0
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4610      	mov	r0, r2
 8000ab6:	f000 f917 	bl	8000ce8 <draw_ui_bar>
    draw_game_border();
 8000aba:	f000 f955 	bl	8000d68 <draw_game_border>
    draw_bricks(state->bricks);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f000 f961 	bl	8000d88 <draw_bricks>
    draw_paddle(&state->paddle);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 fa02 	bl	8000ed6 <draw_paddle>
    draw_ball(&state->ball);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 fa1b 	bl	8000f14 <draw_ball>
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <game_update_screen>:

/**
 * @brief Updates moving objects on the screen efficiently without flickering.
 * Erases objects at their previous positions and redraws them at new positions.
 */
void game_update_screen(GameState *state) {
 8000ae6:	b590      	push	{r4, r7, lr}
 8000ae8:	b085      	sub	sp, #20
 8000aea:	af02      	add	r7, sp, #8
 8000aec:	6078      	str	r0, [r7, #4]
    // Erase old paddle
    lcd_fill(state->paddle.prev_x, state->paddle.y, state->paddle.prev_x + state->paddle.width, state->paddle.y + state->paddle.height, BLACK);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f8b3 01b8 	ldrh.w	r0, [r3, #440]	@ 0x1b8
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f8b3 11b6 	ldrh.w	r1, [r3, #438]	@ 0x1b6
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f8b3 21b8 	ldrh.w	r2, [r3, #440]	@ 0x1b8
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 8000b06:	4413      	add	r3, r2
 8000b08:	b29c      	uxth	r4, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f8b3 21b6 	ldrh.w	r2, [r3, #438]	@ 0x1b6
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	@ 0x1bc
 8000b16:	4413      	add	r3, r2
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	9200      	str	r2, [sp, #0]
 8000b1e:	4622      	mov	r2, r4
 8000b20:	f000 fc30 	bl	8001384 <lcd_fill>

    // Erase old ball
    lcd_draw_circle(state->ball.prev_x, state->ball.prev_y, BLACK, state->ball.radius, 1);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f9b3 31a8 	ldrsh.w	r3, [r3, #424]	@ 0x1a8
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f9b3 31aa 	ldrsh.w	r3, [r3, #426]	@ 0x1aa
 8000b32:	4619      	mov	r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f893 31b2 	ldrb.w	r3, [r3, #434]	@ 0x1b2
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	4613      	mov	r3, r2
 8000b42:	2200      	movs	r2, #0
 8000b44:	f001 f85b 	bl	8001bfe <lcd_draw_circle>

    // Draw new paddle and ball
    draw_paddle(&state->paddle);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f9c1 	bl	8000ed6 <draw_paddle>
    draw_ball(&state->ball);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f9da 	bl	8000f14 <draw_ball>

    // Update previous positions for the next frame
    state->paddle.prev_x = state->paddle.x;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	@ 0x1b4
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f8a3 21b8 	strh.w	r2, [r3, #440]	@ 0x1b8
    state->ball.prev_x = state->ball.x;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	@ 0x1a4
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
    state->ball.prev_y = state->ball.y;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	@ 0x1a6
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f8a3 21aa 	strh.w	r2, [r3, #426]	@ 0x1aa
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd90      	pop	{r4, r7, pc}

08000b8c <game_draw_pause_screen>:
}

/**
 * @brief Displays the pause screen.
 */
void game_draw_pause_screen(const GameState *state) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b090      	sub	sp, #64	@ 0x40
 8000b90:	af04      	add	r7, sp, #16
 8000b92:	6078      	str	r0, [r7, #4]
    // Draw a semi-transparent overlay (optional, if you have blending)
    // For now, just a solid color box
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, DARKGRAY);
 8000b94:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	23dc      	movs	r3, #220	@ 0xdc
 8000b9c:	22c8      	movs	r2, #200	@ 0xc8
 8000b9e:	2164      	movs	r1, #100	@ 0x64
 8000ba0:	2028      	movs	r0, #40	@ 0x28
 8000ba2:	f000 fbef 	bl	8001384 <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, WHITE);
 8000ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	23dc      	movs	r3, #220	@ 0xdc
 8000bae:	22c8      	movs	r2, #200	@ 0xc8
 8000bb0:	2164      	movs	r1, #100	@ 0x64
 8000bb2:	2028      	movs	r0, #40	@ 0x28
 8000bb4:	f000 fcb7 	bl	8001526 <lcd_draw_rectangle>

    // Show "PAUSED" text
    lcd_show_string_center(0, 120, "PAUSED", WHITE, DARKGRAY, 24, 1);
 8000bb8:	2301      	movs	r3, #1
 8000bba:	9302      	str	r3, [sp, #8]
 8000bbc:	2318      	movs	r3, #24
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bca:	4a1d      	ldr	r2, [pc, #116]	@ (8000c40 <game_draw_pause_screen+0xb4>)
 8000bcc:	2178      	movs	r1, #120	@ 0x78
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f001 f8e6 	bl	8001da0 <lcd_show_string_center>

    // Show current score
    char score_str[20];
    sprintf(score_str, "Score: %05lu", state->score);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4919      	ldr	r1, [pc, #100]	@ (8000c44 <game_draw_pause_screen+0xb8>)
 8000be0:	4618      	mov	r0, r3
 8000be2:	f004 fb7b 	bl	80052dc <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, DARKGRAY, 16, 0);
 8000be6:	f107 021c 	add.w	r2, r7, #28
 8000bea:	2300      	movs	r3, #0
 8000bec:	9302      	str	r3, [sp, #8]
 8000bee:	2310      	movs	r3, #16
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bfc:	21a0      	movs	r1, #160	@ 0xa0
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f001 f8ce 	bl	8001da0 <lcd_show_string_center>

    // Show current lives
    char lives_str[15];
    sprintf(lives_str, "Lives: %d", state->lives);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	f107 030c 	add.w	r3, r7, #12
 8000c10:	490d      	ldr	r1, [pc, #52]	@ (8000c48 <game_draw_pause_screen+0xbc>)
 8000c12:	4618      	mov	r0, r3
 8000c14:	f004 fb62 	bl	80052dc <siprintf>
    lcd_show_string_center(0, 180, lives_str, WHITE, DARKGRAY, 16, 0);
 8000c18:	f107 020c 	add.w	r2, r7, #12
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9302      	str	r3, [sp, #8]
 8000c20:	2310      	movs	r3, #16
 8000c22:	9301      	str	r3, [sp, #4]
 8000c24:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c2e:	21b4      	movs	r1, #180	@ 0xb4
 8000c30:	2000      	movs	r0, #0
 8000c32:	f001 f8b5 	bl	8001da0 <lcd_show_string_center>
}
 8000c36:	bf00      	nop
 8000c38:	3730      	adds	r7, #48	@ 0x30
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	08005c40 	.word	0x08005c40
 8000c44:	08005c48 	.word	0x08005c48
 8000c48:	08005c58 	.word	0x08005c58

08000c4c <game_clear_pause_screen>:

/**
 * @brief Clears the pause screen and redraws the game elements.
 */
void game_clear_pause_screen(const GameState *state) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
    // Simply redraw the entire scene
    game_draw_initial_scene(state);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff1f 	bl	8000a98 <game_draw_initial_scene>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <game_draw_game_over_screen>:

/**
 * @brief Displays the game over screen.
 */
void game_draw_game_over_screen(const GameState *state) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08c      	sub	sp, #48	@ 0x30
 8000c68:	af04      	add	r7, sp, #16
 8000c6a:	6078      	str	r0, [r7, #4]
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, BLACK);
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9300      	str	r3, [sp, #0]
 8000c70:	23dc      	movs	r3, #220	@ 0xdc
 8000c72:	22c8      	movs	r2, #200	@ 0xc8
 8000c74:	2164      	movs	r1, #100	@ 0x64
 8000c76:	2028      	movs	r0, #40	@ 0x28
 8000c78:	f000 fb84 	bl	8001384 <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, RED);
 8000c7c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	23dc      	movs	r3, #220	@ 0xdc
 8000c84:	22c8      	movs	r2, #200	@ 0xc8
 8000c86:	2164      	movs	r1, #100	@ 0x64
 8000c88:	2028      	movs	r0, #40	@ 0x28
 8000c8a:	f000 fc4c 	bl	8001526 <lcd_draw_rectangle>

    lcd_show_string_center(0, 120, "GAME OVER", WHITE, BLACK, 24, 1);
 8000c8e:	2301      	movs	r3, #1
 8000c90:	9302      	str	r3, [sp, #8]
 8000c92:	2318      	movs	r3, #24
 8000c94:	9301      	str	r3, [sp, #4]
 8000c96:	2300      	movs	r3, #0
 8000c98:	9300      	str	r3, [sp, #0]
 8000c9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c9e:	4a10      	ldr	r2, [pc, #64]	@ (8000ce0 <game_draw_game_over_screen+0x7c>)
 8000ca0:	2178      	movs	r1, #120	@ 0x78
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f001 f87c 	bl	8001da0 <lcd_show_string_center>

    char score_str[20];
    sprintf(score_str, "Final Score: %05lu", state->score);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 8000cae:	f107 030c 	add.w	r3, r7, #12
 8000cb2:	490c      	ldr	r1, [pc, #48]	@ (8000ce4 <game_draw_game_over_screen+0x80>)
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f004 fb11 	bl	80052dc <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, BLACK, 16, 0);
 8000cba:	f107 020c 	add.w	r2, r7, #12
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	9302      	str	r3, [sp, #8]
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cce:	21a0      	movs	r1, #160	@ 0xa0
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f001 f865 	bl	8001da0 <lcd_show_string_center>
}
 8000cd6:	bf00      	nop
 8000cd8:	3720      	adds	r7, #32
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	08005c64 	.word	0x08005c64
 8000ce4:	08005c70 	.word	0x08005c70

08000ce8 <draw_ui_bar>:

// --- Private Drawing Functions ---

static void draw_ui_bar(uint8_t lives, uint32_t score) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af04      	add	r7, sp, #16
 8000cee:	4603      	mov	r3, r0
 8000cf0:	6039      	str	r1, [r7, #0]
 8000cf2:	71fb      	strb	r3, [r7, #7]
    // Draw lives as filled circles
    for (int i = 0; i < 3; i++) {
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
 8000cf8:	e017      	b.n	8000d2a <draw_ui_bar+0x42>
        // Draw filled circle if lives > i, otherwise hollow
        lcd_draw_circle(15 + i * 20, 10, WHITE, 5, (i < lives));
 8000cfa:	697a      	ldr	r2, [r7, #20]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	f103 000f 	add.w	r0, r3, #15
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	bfb4      	ite	lt
 8000d10:	2301      	movlt	r3, #1
 8000d12:	2300      	movge	r3, #0
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2305      	movs	r3, #5
 8000d1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d1e:	210a      	movs	r1, #10
 8000d20:	f000 ff6d 	bl	8001bfe <lcd_draw_circle>
    for (int i = 0; i < 3; i++) {
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	3301      	adds	r3, #1
 8000d28:	617b      	str	r3, [r7, #20]
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	dde4      	ble.n	8000cfa <draw_ui_bar+0x12>
    }

    // Draw score (example format)
    char score_str[10];
    sprintf(score_str, "%05lu", score);
 8000d30:	f107 0308 	add.w	r3, r7, #8
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	490b      	ldr	r1, [pc, #44]	@ (8000d64 <draw_ui_bar+0x7c>)
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f004 facf 	bl	80052dc <siprintf>
    lcd_show_string_center(0, 2, score_str, WHITE, BLACK, 16, 0);
 8000d3e:	f107 0208 	add.w	r2, r7, #8
 8000d42:	2300      	movs	r3, #0
 8000d44:	9302      	str	r3, [sp, #8]
 8000d46:	2310      	movs	r3, #16
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d52:	2102      	movs	r1, #2
 8000d54:	2000      	movs	r0, #0
 8000d56:	f001 f823 	bl	8001da0 <lcd_show_string_center>
}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	08005c84 	.word	0x08005c84

08000d68 <draw_game_border>:

static void draw_game_border(void) {
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af02      	add	r7, sp, #8
    lcd_draw_rectangle(0, UI_BAR_HEIGHT, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1, WHITE);
 8000d6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	f240 133f 	movw	r3, #319	@ 0x13f
 8000d78:	22ef      	movs	r2, #239	@ 0xef
 8000d7a:	211e      	movs	r1, #30
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f000 fbd2 	bl	8001526 <lcd_draw_rectangle>
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <draw_bricks>:

static void draw_bricks(const Brick bricks[BRICK_ROWS][BRICK_COLS]) {
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b089      	sub	sp, #36	@ 0x24
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	e096      	b.n	8000ec4 <draw_bricks+0x13c>
        for (int col = 0; col < BRICK_COLS; col++) {
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	e08c      	b.n	8000eb6 <draw_bricks+0x12e>
            const Brick *brick = &bricks[row][col];
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	2254      	movs	r2, #84	@ 0x54
 8000da0:	fb02 f303 	mul.w	r3, r2, r3
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	18d1      	adds	r1, r2, r3
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4613      	mov	r3, r2
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	4413      	add	r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	440b      	add	r3, r1
 8000db4:	60fb      	str	r3, [r7, #12]
            if (brick->state == BRICK_STATE_ACTIVE) {
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	7a9b      	ldrb	r3, [r3, #10]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d178      	bne.n	8000eb0 <draw_bricks+0x128>
                // Draw the main brick body
                lcd_fill(brick->x, brick->y, brick->x + brick->width, brick->y + brick->height, brick->color);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	8818      	ldrh	r0, [r3, #0]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	8859      	ldrh	r1, [r3, #2]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	881a      	ldrh	r2, [r3, #0]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	889b      	ldrh	r3, [r3, #4]
 8000dce:	4413      	add	r3, r2
 8000dd0:	b29c      	uxth	r4, r3
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	885a      	ldrh	r2, [r3, #2]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	88db      	ldrh	r3, [r3, #6]
 8000dda:	4413      	add	r3, r2
 8000ddc:	b29a      	uxth	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	891b      	ldrh	r3, [r3, #8]
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	4613      	mov	r3, r2
 8000de6:	4622      	mov	r2, r4
 8000de8:	f000 facc 	bl	8001384 <lcd_fill>

                // Draw special features if any
                switch (brick->special) {
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	7adb      	ldrb	r3, [r3, #11]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d002      	beq.n	8000dfa <draw_bricks+0x72>
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d018      	beq.n	8000e2a <draw_bricks+0xa2>
                        lcd_draw_line(brick->x + 3, brick->y + brick->height / 2, brick->x + brick->width - 3, brick->y + brick->height / 2, BLACK);
                        break;
                    case BRICK_SPECIAL_NONE:
                    default:
                        // No special feature
                        break;
 8000df8:	e05a      	b.n	8000eb0 <draw_bricks+0x128>
                        lcd_draw_circle(brick->x + brick->width / 2, brick->y + brick->height / 2, WHITE, 6, 0);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	881b      	ldrh	r3, [r3, #0]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	889b      	ldrh	r3, [r3, #4]
 8000e04:	085b      	lsrs	r3, r3, #1
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	18d0      	adds	r0, r2, r3
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	885b      	ldrh	r3, [r3, #2]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	88db      	ldrh	r3, [r3, #6]
 8000e14:	085b      	lsrs	r3, r3, #1
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	18d1      	adds	r1, r2, r3
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	2306      	movs	r3, #6
 8000e20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e24:	f000 feeb 	bl	8001bfe <lcd_draw_circle>
                        break;
 8000e28:	e042      	b.n	8000eb0 <draw_bricks+0x128>
                        lcd_draw_line(brick->x + brick->width / 2, brick->y + 3, brick->x + brick->width / 2, brick->y + brick->height - 3, BLACK);
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	881a      	ldrh	r2, [r3, #0]
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	889b      	ldrh	r3, [r3, #4]
 8000e32:	085b      	lsrs	r3, r3, #1
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	4413      	add	r3, r2
 8000e38:	b298      	uxth	r0, r3
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	885b      	ldrh	r3, [r3, #2]
 8000e3e:	3303      	adds	r3, #3
 8000e40:	b299      	uxth	r1, r3
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	881a      	ldrh	r2, [r3, #0]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	889b      	ldrh	r3, [r3, #4]
 8000e4a:	085b      	lsrs	r3, r3, #1
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	4413      	add	r3, r2
 8000e50:	b29c      	uxth	r4, r3
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	885a      	ldrh	r2, [r3, #2]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	88db      	ldrh	r3, [r3, #6]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	3b03      	subs	r3, #3
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	2200      	movs	r2, #0
 8000e64:	9200      	str	r2, [sp, #0]
 8000e66:	4622      	mov	r2, r4
 8000e68:	f000 fad9 	bl	800141e <lcd_draw_line>
                        lcd_draw_line(brick->x + 3, brick->y + brick->height / 2, brick->x + brick->width - 3, brick->y + brick->height / 2, BLACK);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	3303      	adds	r3, #3
 8000e72:	b298      	uxth	r0, r3
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	885a      	ldrh	r2, [r3, #2]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	88db      	ldrh	r3, [r3, #6]
 8000e7c:	085b      	lsrs	r3, r3, #1
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	4413      	add	r3, r2
 8000e82:	b299      	uxth	r1, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	881a      	ldrh	r2, [r3, #0]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	889b      	ldrh	r3, [r3, #4]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	b29b      	uxth	r3, r3
 8000e90:	3b03      	subs	r3, #3
 8000e92:	b29c      	uxth	r4, r3
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	885a      	ldrh	r2, [r3, #2]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	88db      	ldrh	r3, [r3, #6]
 8000e9c:	085b      	lsrs	r3, r3, #1
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	4413      	add	r3, r2
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	9200      	str	r2, [sp, #0]
 8000ea8:	4622      	mov	r2, r4
 8000eaa:	f000 fab8 	bl	800141e <lcd_draw_line>
                        break;
 8000eae:	bf00      	nop
        for (int col = 0; col < BRICK_COLS; col++) {
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	2b06      	cmp	r3, #6
 8000eba:	f77f af6f 	ble.w	8000d9c <draw_bricks+0x14>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	617b      	str	r3, [r7, #20]
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	f77f af65 	ble.w	8000d96 <draw_bricks+0xe>
                }
            }
        }
    }
}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	371c      	adds	r7, #28
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd90      	pop	{r4, r7, pc}

08000ed6 <draw_paddle>:

static void draw_paddle(const Paddle *paddle) {
 8000ed6:	b590      	push	{r4, r7, lr}
 8000ed8:	b085      	sub	sp, #20
 8000eda:	af02      	add	r7, sp, #8
 8000edc:	6078      	str	r0, [r7, #4]
    lcd_fill(paddle->x, paddle->y, paddle->x + paddle->width, paddle->y + paddle->height, paddle->color);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	8818      	ldrh	r0, [r3, #0]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	8859      	ldrh	r1, [r3, #2]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	881a      	ldrh	r2, [r3, #0]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	88db      	ldrh	r3, [r3, #6]
 8000eee:	4413      	add	r3, r2
 8000ef0:	b29c      	uxth	r4, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	885a      	ldrh	r2, [r3, #2]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	891b      	ldrh	r3, [r3, #8]
 8000efa:	4413      	add	r3, r2
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	895b      	ldrh	r3, [r3, #10]
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	4613      	mov	r3, r2
 8000f06:	4622      	mov	r2, r4
 8000f08:	f000 fa3c 	bl	8001384 <lcd_fill>
}
 8000f0c:	bf00      	nop
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd90      	pop	{r4, r7, pc}

08000f14 <draw_ball>:

static void draw_ball(const Ball *ball) {
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	6078      	str	r0, [r7, #4]
    lcd_draw_circle(ball->x, ball->y, ball->color, ball->radius, 1); // Filled circle
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f22:	4618      	mov	r0, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	899a      	ldrh	r2, [r3, #12]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	7b9b      	ldrb	r3, [r3, #14]
 8000f34:	461c      	mov	r4, r3
 8000f36:	2301      	movs	r3, #1
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	4623      	mov	r3, r4
 8000f3c:	f000 fe5f 	bl	8001bfe <lcd_draw_circle>
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd90      	pop	{r4, r7, pc}

08000f48 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b08c      	sub	sp, #48	@ 0x30
 8000f4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4e:	f107 031c 	add.w	r3, r7, #28
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	60da      	str	r2, [r3, #12]
 8000f5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
 8000f62:	4b6f      	ldr	r3, [pc, #444]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a6e      	ldr	r2, [pc, #440]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f68:	f043 0310 	orr.w	r3, r3, #16
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0310 	and.w	r3, r3, #16
 8000f76:	61bb      	str	r3, [r7, #24]
 8000f78:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
 8000f7e:	4b68      	ldr	r3, [pc, #416]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a67      	ldr	r2, [pc, #412]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b65      	ldr	r3, [pc, #404]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0304 	and.w	r3, r3, #4
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	4b61      	ldr	r3, [pc, #388]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a60      	ldr	r2, [pc, #384]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa6:	4b5e      	ldr	r3, [pc, #376]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	4b5a      	ldr	r3, [pc, #360]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	4a59      	ldr	r2, [pc, #356]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	4b53      	ldr	r3, [pc, #332]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fd8:	f043 0308 	orr.w	r3, r3, #8
 8000fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fde:	4b50      	ldr	r3, [pc, #320]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	f003 0308 	and.w	r3, r3, #8
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a4b      	ldr	r2, [pc, #300]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b49      	ldr	r3, [pc, #292]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001006:	2300      	movs	r3, #0
 8001008:	603b      	str	r3, [r7, #0]
 800100a:	4b45      	ldr	r3, [pc, #276]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100e:	4a44      	ldr	r2, [pc, #272]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8001010:	f043 0302 	orr.w	r3, r3, #2
 8001014:	6313      	str	r3, [r2, #48]	@ 0x30
 8001016:	4b42      	ldr	r3, [pc, #264]	@ (8001120 <MX_GPIO_Init+0x1d8>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	603b      	str	r3, [r7, #0]
 8001020:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	2170      	movs	r1, #112	@ 0x70
 8001026:	483f      	ldr	r0, [pc, #252]	@ (8001124 <MX_GPIO_Init+0x1dc>)
 8001028:	f001 feb2 	bl	8002d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001032:	483d      	ldr	r0, [pc, #244]	@ (8001128 <MX_GPIO_Init+0x1e0>)
 8001034:	f001 feac 	bl	8002d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	2140      	movs	r1, #64	@ 0x40
 800103c:	483b      	ldr	r0, [pc, #236]	@ (800112c <MX_GPIO_Init+0x1e4>)
 800103e:	f001 fea7 	bl	8002d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001048:	4839      	ldr	r0, [pc, #228]	@ (8001130 <MX_GPIO_Init+0x1e8>)
 800104a:	f001 fea1 	bl	8002d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2108      	movs	r1, #8
 8001052:	4838      	ldr	r0, [pc, #224]	@ (8001134 <MX_GPIO_Init+0x1ec>)
 8001054:	f001 fe9c 	bl	8002d90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8001058:	2370      	movs	r3, #112	@ 0x70
 800105a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105c:	2301      	movs	r3, #1
 800105e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	2300      	movs	r3, #0
 8001062:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001064:	2300      	movs	r3, #0
 8001066:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001068:	f107 031c 	add.w	r3, r7, #28
 800106c:	4619      	mov	r1, r3
 800106e:	482d      	ldr	r0, [pc, #180]	@ (8001124 <MX_GPIO_Init+0x1dc>)
 8001070:	f001 fcf2 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001074:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107a:	2301      	movs	r3, #1
 800107c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001086:	f107 031c 	add.w	r3, r7, #28
 800108a:	4619      	mov	r1, r3
 800108c:	4826      	ldr	r0, [pc, #152]	@ (8001128 <MX_GPIO_Init+0x1e0>)
 800108e:	f001 fce3 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001092:	23c0      	movs	r3, #192	@ 0xc0
 8001094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109a:	2300      	movs	r3, #0
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109e:	f107 031c 	add.w	r3, r7, #28
 80010a2:	4619      	mov	r1, r3
 80010a4:	4822      	ldr	r0, [pc, #136]	@ (8001130 <MX_GPIO_Init+0x1e8>)
 80010a6:	f001 fcd7 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 80010aa:	2330      	movs	r3, #48	@ 0x30
 80010ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ae:	2300      	movs	r3, #0
 80010b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	f107 031c 	add.w	r3, r7, #28
 80010ba:	4619      	mov	r1, r3
 80010bc:	481a      	ldr	r0, [pc, #104]	@ (8001128 <MX_GPIO_Init+0x1e0>)
 80010be:	f001 fccb 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 80010c2:	2340      	movs	r3, #64	@ 0x40
 80010c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ce:	2300      	movs	r3, #0
 80010d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 80010d2:	f107 031c 	add.w	r3, r7, #28
 80010d6:	4619      	mov	r1, r3
 80010d8:	4814      	ldr	r0, [pc, #80]	@ (800112c <MX_GPIO_Init+0x1e4>)
 80010da:	f001 fcbd 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80010de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e4:	2301      	movs	r3, #1
 80010e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	4619      	mov	r1, r3
 80010f6:	480e      	ldr	r0, [pc, #56]	@ (8001130 <MX_GPIO_Init+0x1e8>)
 80010f8:	f001 fcae 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80010fc:	2308      	movs	r3, #8
 80010fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001100:	2301      	movs	r3, #1
 8001102:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	2300      	movs	r3, #0
 800110a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800110c:	f107 031c 	add.w	r3, r7, #28
 8001110:	4619      	mov	r1, r3
 8001112:	4808      	ldr	r0, [pc, #32]	@ (8001134 <MX_GPIO_Init+0x1ec>)
 8001114:	f001 fca0 	bl	8002a58 <HAL_GPIO_Init>

}
 8001118:	bf00      	nop
 800111a:	3730      	adds	r7, #48	@ 0x30
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40023800 	.word	0x40023800
 8001124:	40021000 	.word	0x40021000
 8001128:	40020800 	.word	0x40020800
 800112c:	40021800 	.word	0x40021800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020c00 	.word	0x40020c00

08001138 <MX_I2C1_Init>:
/* USER CODE END 0 */

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800113c:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x50>)
 800113e:	4a13      	ldr	r2, [pc, #76]	@ (800118c <MX_I2C1_Init+0x54>)
 8001140:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001144:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <MX_I2C1_Init+0x58>)
 8001146:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_I2C1_Init+0x50>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001156:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800115a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800115c:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <MX_I2C1_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <MX_I2C1_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001176:	f001 fe25 	bl	8002dc4 <HAL_I2C_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001180:	f000 ffea 	bl	8002158 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000100 	.word	0x20000100
 800118c:	40005400 	.word	0x40005400
 8001190:	000186a0 	.word	0x000186a0

08001194 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	@ 0x28
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
 80011aa:	611a      	str	r2, [r3, #16]
	if (i2cHandle->Instance == I2C1) {
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a19      	ldr	r2, [pc, #100]	@ (8001218 <HAL_I2C_MspInit+0x84>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d12b      	bne.n	800120e <HAL_I2C_MspInit+0x7a>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	613b      	str	r3, [r7, #16]
 80011ba:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_I2C_MspInit+0x88>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	4a17      	ldr	r2, [pc, #92]	@ (800121c <HAL_I2C_MspInit+0x88>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <HAL_I2C_MspInit+0x88>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693b      	ldr	r3, [r7, #16]
		/**I2C1 GPIO Configuration
		 PB6     ------> I2C1_SCL
		 PB7     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80011d2:	23c0      	movs	r3, #192	@ 0xc0
 80011d4:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d6:	2312      	movs	r3, #18
 80011d8:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011de:	2303      	movs	r3, #3
 80011e0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e2:	2304      	movs	r3, #4
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	4619      	mov	r1, r3
 80011ec:	480c      	ldr	r0, [pc, #48]	@ (8001220 <HAL_I2C_MspInit+0x8c>)
 80011ee:	f001 fc33 	bl	8002a58 <HAL_GPIO_Init>

		/* I2C1 clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <HAL_I2C_MspInit+0x88>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011fa:	4a08      	ldr	r2, [pc, #32]	@ (800121c <HAL_I2C_MspInit+0x88>)
 80011fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001200:	6413      	str	r3, [r2, #64]	@ 0x40
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <HAL_I2C_MspInit+0x88>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 800120e:	bf00      	nop
 8001210:	3728      	adds	r7, #40	@ 0x28
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40005400 	.word	0x40005400
 800121c:	40023800 	.word	0x40023800
 8001220:	40020400 	.word	0x40020400

08001224 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 800122e:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <LCD_WR_REG+0x1c>)
 8001230:	88fb      	ldrh	r3, [r7, #6]
 8001232:	8013      	strh	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr
 8001240:	600ffffe 	.word	0x600ffffe

08001244 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 800124e:	4a04      	ldr	r2, [pc, #16]	@ (8001260 <LCD_WR_DATA+0x1c>)
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	8053      	strh	r3, [r2, #2]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	600ffffe 	.word	0x600ffffe

08001264 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 800126a:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <LCD_RD_DATA+0x20>)
 800126c:	885b      	ldrh	r3, [r3, #2]
 800126e:	b29b      	uxth	r3, r3
 8001270:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	b29b      	uxth	r3, r3
}
 8001276:	4618      	mov	r0, r3
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	600ffffe 	.word	0x600ffffe

08001288 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4604      	mov	r4, r0
 8001290:	4608      	mov	r0, r1
 8001292:	4611      	mov	r1, r2
 8001294:	461a      	mov	r2, r3
 8001296:	4623      	mov	r3, r4
 8001298:	80fb      	strh	r3, [r7, #6]
 800129a:	4603      	mov	r3, r0
 800129c:	80bb      	strh	r3, [r7, #4]
 800129e:	460b      	mov	r3, r1
 80012a0:	807b      	strh	r3, [r7, #2]
 80012a2:	4613      	mov	r3, r2
 80012a4:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 80012a6:	202a      	movs	r0, #42	@ 0x2a
 80012a8:	f7ff ffbc 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	0a1b      	lsrs	r3, r3, #8
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ffc6 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	b29b      	uxth	r3, r3
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ffc0 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 80012c4:	887b      	ldrh	r3, [r7, #2]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ffba 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 80012d0:	887b      	ldrh	r3, [r7, #2]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ffb4 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 80012dc:	202b      	movs	r0, #43	@ 0x2b
 80012de:	f7ff ffa1 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 80012e2:	88bb      	ldrh	r3, [r7, #4]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff ffab 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 80012ee:	88bb      	ldrh	r3, [r7, #4]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ffa5 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 80012fa:	883b      	ldrh	r3, [r7, #0]
 80012fc:	0a1b      	lsrs	r3, r3, #8
 80012fe:	b29b      	uxth	r3, r3
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff9f 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001306:	883b      	ldrh	r3, [r7, #0]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	b29b      	uxth	r3, r3
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff99 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001312:	202c      	movs	r0, #44	@ 0x2c
 8001314:	f7ff ff86 	bl	8001224 <LCD_WR_REG>
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	bd90      	pop	{r4, r7, pc}

08001320 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 800132a:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <lcd_clear+0x60>)
 800132c:	881b      	ldrh	r3, [r3, #0]
 800132e:	3b01      	subs	r3, #1
 8001330:	b29a      	uxth	r2, r3
 8001332:	4b13      	ldr	r3, [pc, #76]	@ (8001380 <lcd_clear+0x60>)
 8001334:	885b      	ldrh	r3, [r3, #2]
 8001336:	3b01      	subs	r3, #1
 8001338:	b29b      	uxth	r3, r3
 800133a:	2100      	movs	r1, #0
 800133c:	2000      	movs	r0, #0
 800133e:	f7ff ffa3 	bl	8001288 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	81fb      	strh	r3, [r7, #14]
 8001346:	e011      	b.n	800136c <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001348:	2300      	movs	r3, #0
 800134a:	81bb      	strh	r3, [r7, #12]
 800134c:	e006      	b.n	800135c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800134e:	88fb      	ldrh	r3, [r7, #6]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff77 	bl	8001244 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001356:	89bb      	ldrh	r3, [r7, #12]
 8001358:	3301      	adds	r3, #1
 800135a:	81bb      	strh	r3, [r7, #12]
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <lcd_clear+0x60>)
 800135e:	885b      	ldrh	r3, [r3, #2]
 8001360:	89ba      	ldrh	r2, [r7, #12]
 8001362:	429a      	cmp	r2, r3
 8001364:	d3f3      	bcc.n	800134e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8001366:	89fb      	ldrh	r3, [r7, #14]
 8001368:	3301      	adds	r3, #1
 800136a:	81fb      	strh	r3, [r7, #14]
 800136c:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <lcd_clear+0x60>)
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	89fa      	ldrh	r2, [r7, #14]
 8001372:	429a      	cmp	r2, r3
 8001374:	d3e8      	bcc.n	8001348 <lcd_clear+0x28>
		}
	}
}
 8001376:	bf00      	nop
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000154 	.word	0x20000154

08001384 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8001384:	b590      	push	{r4, r7, lr}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	4604      	mov	r4, r0
 800138c:	4608      	mov	r0, r1
 800138e:	4611      	mov	r1, r2
 8001390:	461a      	mov	r2, r3
 8001392:	4623      	mov	r3, r4
 8001394:	80fb      	strh	r3, [r7, #6]
 8001396:	4603      	mov	r3, r0
 8001398:	80bb      	strh	r3, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	807b      	strh	r3, [r7, #2]
 800139e:	4613      	mov	r3, r2
 80013a0:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 80013a2:	887b      	ldrh	r3, [r7, #2]
 80013a4:	3b01      	subs	r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	883b      	ldrh	r3, [r7, #0]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	88b9      	ldrh	r1, [r7, #4]
 80013b0:	88f8      	ldrh	r0, [r7, #6]
 80013b2:	f7ff ff69 	bl	8001288 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 80013b6:	88bb      	ldrh	r3, [r7, #4]
 80013b8:	81fb      	strh	r3, [r7, #14]
 80013ba:	e010      	b.n	80013de <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	81bb      	strh	r3, [r7, #12]
 80013c0:	e006      	b.n	80013d0 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 80013c2:	8c3b      	ldrh	r3, [r7, #32]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff3d 	bl	8001244 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 80013ca:	89bb      	ldrh	r3, [r7, #12]
 80013cc:	3301      	adds	r3, #1
 80013ce:	81bb      	strh	r3, [r7, #12]
 80013d0:	89ba      	ldrh	r2, [r7, #12]
 80013d2:	887b      	ldrh	r3, [r7, #2]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d3f4      	bcc.n	80013c2 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 80013d8:	89fb      	ldrh	r3, [r7, #14]
 80013da:	3301      	adds	r3, #1
 80013dc:	81fb      	strh	r3, [r7, #14]
 80013de:	89fa      	ldrh	r2, [r7, #14]
 80013e0:	883b      	ldrh	r3, [r7, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d3ea      	bcc.n	80013bc <lcd_fill+0x38>
		}
	}
}
 80013e6:	bf00      	nop
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd90      	pop	{r4, r7, pc}

080013f0 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	80fb      	strh	r3, [r7, #6]
 80013fa:	460b      	mov	r3, r1
 80013fc:	80bb      	strh	r3, [r7, #4]
 80013fe:	4613      	mov	r3, r2
 8001400:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001402:	88bb      	ldrh	r3, [r7, #4]
 8001404:	88fa      	ldrh	r2, [r7, #6]
 8001406:	88b9      	ldrh	r1, [r7, #4]
 8001408:	88f8      	ldrh	r0, [r7, #6]
 800140a:	f7ff ff3d 	bl	8001288 <lcd_set_address>
	LCD_WR_DATA(color);
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff17 	bl	8001244 <LCD_WR_DATA>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800141e:	b590      	push	{r4, r7, lr}
 8001420:	b08d      	sub	sp, #52	@ 0x34
 8001422:	af00      	add	r7, sp, #0
 8001424:	4604      	mov	r4, r0
 8001426:	4608      	mov	r0, r1
 8001428:	4611      	mov	r1, r2
 800142a:	461a      	mov	r2, r3
 800142c:	4623      	mov	r3, r4
 800142e:	80fb      	strh	r3, [r7, #6]
 8001430:	4603      	mov	r3, r0
 8001432:	80bb      	strh	r3, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	807b      	strh	r3, [r7, #2]
 8001438:	4613      	mov	r3, r2
 800143a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 800143c:	2300      	movs	r3, #0
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8001444:	887a      	ldrh	r2, [r7, #2]
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 800144c:	883a      	ldrh	r2, [r7, #0]
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 800145c:	6a3b      	ldr	r3, [r7, #32]
 800145e:	2b00      	cmp	r3, #0
 8001460:	dd02      	ble.n	8001468 <lcd_draw_line+0x4a>
		incx = 1;
 8001462:	2301      	movs	r3, #1
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e00b      	b.n	8001480 <lcd_draw_line+0x62>
	else if (delta_x == 0)
 8001468:	6a3b      	ldr	r3, [r7, #32]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d102      	bne.n	8001474 <lcd_draw_line+0x56>
		incx = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	e005      	b.n	8001480 <lcd_draw_line+0x62>
	else {
		incx = -1;
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 800147a:	6a3b      	ldr	r3, [r7, #32]
 800147c:	425b      	negs	r3, r3
 800147e:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	2b00      	cmp	r3, #0
 8001484:	dd02      	ble.n	800148c <lcd_draw_line+0x6e>
		incy = 1;
 8001486:	2301      	movs	r3, #1
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	e00b      	b.n	80014a4 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d102      	bne.n	8001498 <lcd_draw_line+0x7a>
		incy = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	e005      	b.n	80014a4 <lcd_draw_line+0x86>
	else {
		incy = -1;
 8001498:	f04f 33ff 	mov.w	r3, #4294967295
 800149c:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 800149e:	69fb      	ldr	r3, [r7, #28]
 80014a0:	425b      	negs	r3, r3
 80014a2:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 80014a4:	6a3a      	ldr	r2, [r7, #32]
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dd02      	ble.n	80014b2 <lcd_draw_line+0x94>
		distance = delta_x;
 80014ac:	6a3b      	ldr	r3, [r7, #32]
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	e001      	b.n	80014b6 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 80014b6:	2300      	movs	r3, #0
 80014b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80014ba:	e02b      	b.n	8001514 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	b291      	uxth	r1, r2
 80014c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff91 	bl	80013f0 <lcd_draw_point>
		xerr += delta_x;
 80014ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014d0:	6a3b      	ldr	r3, [r7, #32]
 80014d2:	4413      	add	r3, r2
 80014d4:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr += delta_y;
 80014d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	4413      	add	r3, r2
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (xerr > distance) {
 80014de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	dd07      	ble.n	80014f6 <lcd_draw_line+0xd8>
			xerr -= distance;
 80014e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow += incx;
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	4413      	add	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 80014f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	dd07      	ble.n	800150e <lcd_draw_line+0xf0>
			yerr -= distance;
 80014fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol += incy;
 8001506:	68ba      	ldr	r2, [r7, #8]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4413      	add	r3, r2
 800150c:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 800150e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001510:	3301      	adds	r3, #1
 8001512:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001514:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	429a      	cmp	r2, r3
 800151a:	dacf      	bge.n	80014bc <lcd_draw_line+0x9e>
		}
	}
}
 800151c:	bf00      	nop
 800151e:	bf00      	nop
 8001520:	3734      	adds	r7, #52	@ 0x34
 8001522:	46bd      	mov	sp, r7
 8001524:	bd90      	pop	{r4, r7, pc}

08001526 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8001526:	b590      	push	{r4, r7, lr}
 8001528:	b085      	sub	sp, #20
 800152a:	af02      	add	r7, sp, #8
 800152c:	4604      	mov	r4, r0
 800152e:	4608      	mov	r0, r1
 8001530:	4611      	mov	r1, r2
 8001532:	461a      	mov	r2, r3
 8001534:	4623      	mov	r3, r4
 8001536:	80fb      	strh	r3, [r7, #6]
 8001538:	4603      	mov	r3, r0
 800153a:	80bb      	strh	r3, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	807b      	strh	r3, [r7, #2]
 8001540:	4613      	mov	r3, r2
 8001542:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 8001544:	88bc      	ldrh	r4, [r7, #4]
 8001546:	887a      	ldrh	r2, [r7, #2]
 8001548:	88b9      	ldrh	r1, [r7, #4]
 800154a:	88f8      	ldrh	r0, [r7, #6]
 800154c:	8b3b      	ldrh	r3, [r7, #24]
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4623      	mov	r3, r4
 8001552:	f7ff ff64 	bl	800141e <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 8001556:	883c      	ldrh	r4, [r7, #0]
 8001558:	88fa      	ldrh	r2, [r7, #6]
 800155a:	88b9      	ldrh	r1, [r7, #4]
 800155c:	88f8      	ldrh	r0, [r7, #6]
 800155e:	8b3b      	ldrh	r3, [r7, #24]
 8001560:	9300      	str	r3, [sp, #0]
 8001562:	4623      	mov	r3, r4
 8001564:	f7ff ff5b 	bl	800141e <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 8001568:	883c      	ldrh	r4, [r7, #0]
 800156a:	887a      	ldrh	r2, [r7, #2]
 800156c:	8839      	ldrh	r1, [r7, #0]
 800156e:	88f8      	ldrh	r0, [r7, #6]
 8001570:	8b3b      	ldrh	r3, [r7, #24]
 8001572:	9300      	str	r3, [sp, #0]
 8001574:	4623      	mov	r3, r4
 8001576:	f7ff ff52 	bl	800141e <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 800157a:	883c      	ldrh	r4, [r7, #0]
 800157c:	887a      	ldrh	r2, [r7, #2]
 800157e:	88b9      	ldrh	r1, [r7, #4]
 8001580:	8878      	ldrh	r0, [r7, #2]
 8001582:	8b3b      	ldrh	r3, [r7, #24]
 8001584:	9300      	str	r3, [sp, #0]
 8001586:	4623      	mov	r3, r4
 8001588:	f7ff ff49 	bl	800141e <lcd_draw_line>
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bd90      	pop	{r4, r7, pc}

08001594 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001594:	b590      	push	{r4, r7, lr}
 8001596:	b087      	sub	sp, #28
 8001598:	af00      	add	r7, sp, #0
 800159a:	4604      	mov	r4, r0
 800159c:	4608      	mov	r0, r1
 800159e:	4611      	mov	r1, r2
 80015a0:	461a      	mov	r2, r3
 80015a2:	4623      	mov	r3, r4
 80015a4:	80fb      	strh	r3, [r7, #6]
 80015a6:	4603      	mov	r3, r0
 80015a8:	80bb      	strh	r3, [r7, #4]
 80015aa:	460b      	mov	r3, r1
 80015ac:	70fb      	strb	r3, [r7, #3]
 80015ae:	4613      	mov	r3, r2
 80015b0:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 80015ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015be:	085b      	lsrs	r3, r3, #1
 80015c0:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	08db      	lsrs	r3, r3, #3
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	461a      	mov	r2, r3
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	bf14      	ite	ne
 80015d6:	2301      	movne	r3, #1
 80015d8:	2300      	moveq	r3, #0
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4413      	add	r3, r2
 80015de:	b29a      	uxth	r2, r3
 80015e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	fb12 f303 	smulbb	r3, r2, r3
 80015ea:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 80015ec:	78fb      	ldrb	r3, [r7, #3]
 80015ee:	3b20      	subs	r3, #32
 80015f0:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	4413      	add	r3, r2
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	3b01      	subs	r3, #1
 80015fe:	b29c      	uxth	r4, r3
 8001600:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001604:	b29a      	uxth	r2, r3
 8001606:	88bb      	ldrh	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	b29b      	uxth	r3, r3
 800160c:	3b01      	subs	r3, #1
 800160e:	b29b      	uxth	r3, r3
 8001610:	88b9      	ldrh	r1, [r7, #4]
 8001612:	88f8      	ldrh	r0, [r7, #6]
 8001614:	4622      	mov	r2, r4
 8001616:	f7ff fe37 	bl	8001288 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 800161a:	2300      	movs	r3, #0
 800161c:	827b      	strh	r3, [r7, #18]
 800161e:	e07a      	b.n	8001716 <lcd_show_char+0x182>
		if (sizey == 12)
 8001620:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001624:	2b0c      	cmp	r3, #12
 8001626:	d028      	beq.n	800167a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001628:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800162c:	2b10      	cmp	r3, #16
 800162e:	d108      	bne.n	8001642 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8001630:	78fa      	ldrb	r2, [r7, #3]
 8001632:	8a7b      	ldrh	r3, [r7, #18]
 8001634:	493c      	ldr	r1, [pc, #240]	@ (8001728 <lcd_show_char+0x194>)
 8001636:	0112      	lsls	r2, r2, #4
 8001638:	440a      	add	r2, r1
 800163a:	4413      	add	r3, r2
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	75fb      	strb	r3, [r7, #23]
 8001640:	e01b      	b.n	800167a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001642:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001646:	2b18      	cmp	r3, #24
 8001648:	d10b      	bne.n	8001662 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 800164a:	78fa      	ldrb	r2, [r7, #3]
 800164c:	8a79      	ldrh	r1, [r7, #18]
 800164e:	4837      	ldr	r0, [pc, #220]	@ (800172c <lcd_show_char+0x198>)
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	011b      	lsls	r3, r3, #4
 8001658:	4403      	add	r3, r0
 800165a:	440b      	add	r3, r1
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	75fb      	strb	r3, [r7, #23]
 8001660:	e00b      	b.n	800167a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001662:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001666:	2b20      	cmp	r3, #32
 8001668:	d15a      	bne.n	8001720 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 800166a:	78fa      	ldrb	r2, [r7, #3]
 800166c:	8a7b      	ldrh	r3, [r7, #18]
 800166e:	4930      	ldr	r1, [pc, #192]	@ (8001730 <lcd_show_char+0x19c>)
 8001670:	0192      	lsls	r2, r2, #6
 8001672:	440a      	add	r2, r1
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 800167a:	2300      	movs	r3, #0
 800167c:	75bb      	strb	r3, [r7, #22]
 800167e:	e044      	b.n	800170a <lcd_show_char+0x176>
			if (!mode) {
 8001680:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001684:	2b00      	cmp	r3, #0
 8001686:	d120      	bne.n	80016ca <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001688:	7dfa      	ldrb	r2, [r7, #23]
 800168a:	7dbb      	ldrb	r3, [r7, #22]
 800168c:	fa42 f303 	asr.w	r3, r2, r3
 8001690:	f003 0301 	and.w	r3, r3, #1
 8001694:	2b00      	cmp	r3, #0
 8001696:	d004      	beq.n	80016a2 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001698:	883b      	ldrh	r3, [r7, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fdd2 	bl	8001244 <LCD_WR_DATA>
 80016a0:	e003      	b.n	80016aa <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 80016a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff fdcd 	bl	8001244 <LCD_WR_DATA>
				m++;
 80016aa:	7d7b      	ldrb	r3, [r7, #21]
 80016ac:	3301      	adds	r3, #1
 80016ae:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 80016b0:	7d7b      	ldrb	r3, [r7, #21]
 80016b2:	7bfa      	ldrb	r2, [r7, #15]
 80016b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80016b8:	fb01 f202 	mul.w	r2, r1, r2
 80016bc:	1a9b      	subs	r3, r3, r2
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d11f      	bne.n	8001704 <lcd_show_char+0x170>
					m = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	757b      	strb	r3, [r7, #21]
					break;
 80016c8:	e022      	b.n	8001710 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 80016ca:	7dfa      	ldrb	r2, [r7, #23]
 80016cc:	7dbb      	ldrb	r3, [r7, #22]
 80016ce:	fa42 f303 	asr.w	r3, r2, r3
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d005      	beq.n	80016e6 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 80016da:	883a      	ldrh	r2, [r7, #0]
 80016dc:	88b9      	ldrh	r1, [r7, #4]
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff fe85 	bl	80013f0 <lcd_draw_point>
				x++;
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	3301      	adds	r3, #1
 80016ea:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 80016ec:	88fa      	ldrh	r2, [r7, #6]
 80016ee:	8a3b      	ldrh	r3, [r7, #16]
 80016f0:	1ad2      	subs	r2, r2, r3
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d105      	bne.n	8001704 <lcd_show_char+0x170>
					x = x0;
 80016f8:	8a3b      	ldrh	r3, [r7, #16]
 80016fa:	80fb      	strh	r3, [r7, #6]
					y++;
 80016fc:	88bb      	ldrh	r3, [r7, #4]
 80016fe:	3301      	adds	r3, #1
 8001700:	80bb      	strh	r3, [r7, #4]
					break;
 8001702:	e005      	b.n	8001710 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001704:	7dbb      	ldrb	r3, [r7, #22]
 8001706:	3301      	adds	r3, #1
 8001708:	75bb      	strb	r3, [r7, #22]
 800170a:	7dbb      	ldrb	r3, [r7, #22]
 800170c:	2b07      	cmp	r3, #7
 800170e:	d9b7      	bls.n	8001680 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001710:	8a7b      	ldrh	r3, [r7, #18]
 8001712:	3301      	adds	r3, #1
 8001714:	827b      	strh	r3, [r7, #18]
 8001716:	8a7a      	ldrh	r2, [r7, #18]
 8001718:	89bb      	ldrh	r3, [r7, #12]
 800171a:	429a      	cmp	r2, r3
 800171c:	d380      	bcc.n	8001620 <lcd_show_char+0x8c>
 800171e:	e000      	b.n	8001722 <lcd_show_char+0x18e>
			return;
 8001720:	bf00      	nop
				}
			}
		}
	}
}
 8001722:	371c      	adds	r7, #28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd90      	pop	{r4, r7, pc}
 8001728:	08005c8c 	.word	0x08005c8c
 800172c:	0800627c 	.word	0x0800627c
 8001730:	0800744c 	.word	0x0800744c

08001734 <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8001734:	b590      	push	{r4, r7, lr}
 8001736:	b087      	sub	sp, #28
 8001738:	af00      	add	r7, sp, #0
 800173a:	4604      	mov	r4, r0
 800173c:	4608      	mov	r0, r1
 800173e:	4611      	mov	r1, r2
 8001740:	461a      	mov	r2, r3
 8001742:	4623      	mov	r3, r4
 8001744:	80fb      	strh	r3, [r7, #6]
 8001746:	4603      	mov	r3, r0
 8001748:	80bb      	strh	r3, [r7, #4]
 800174a:	460b      	mov	r3, r1
 800174c:	807b      	strh	r3, [r7, #2]
 800174e:	4613      	mov	r3, r2
 8001750:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 8001756:	88fa      	ldrh	r2, [r7, #6]
 8001758:	887b      	ldrh	r3, [r7, #2]
 800175a:	4413      	add	r3, r2
 800175c:	b29b      	uxth	r3, r3
 800175e:	3b01      	subs	r3, #1
 8001760:	b29c      	uxth	r4, r3
 8001762:	88ba      	ldrh	r2, [r7, #4]
 8001764:	883b      	ldrh	r3, [r7, #0]
 8001766:	4413      	add	r3, r2
 8001768:	b29b      	uxth	r3, r3
 800176a:	3b01      	subs	r3, #1
 800176c:	b29b      	uxth	r3, r3
 800176e:	88b9      	ldrh	r1, [r7, #4]
 8001770:	88f8      	ldrh	r0, [r7, #6]
 8001772:	4622      	mov	r2, r4
 8001774:	f7ff fd88 	bl	8001288 <lcd_set_address>
	for (i = 0; i < length; i++) {
 8001778:	2300      	movs	r3, #0
 800177a:	82fb      	strh	r3, [r7, #22]
 800177c:	e028      	b.n	80017d0 <lcd_show_picture+0x9c>
		for (j = 0; j < width; j++) {
 800177e:	2300      	movs	r3, #0
 8001780:	82bb      	strh	r3, [r7, #20]
 8001782:	e01e      	b.n	80017c2 <lcd_show_picture+0x8e>
			picH = pic[k * 2];
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800178a:	4413      	add	r3, r2
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8001790:	693b      	ldr	r3, [r7, #16]
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	3301      	adds	r3, #1
 8001796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001798:	4413      	add	r3, r2
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	7bbb      	ldrb	r3, [r7, #14]
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	4313      	orrs	r3, r2
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fd47 	bl	8001244 <LCD_WR_DATA>
			k++;
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	3301      	adds	r3, #1
 80017ba:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 80017bc:	8abb      	ldrh	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	82bb      	strh	r3, [r7, #20]
 80017c2:	8aba      	ldrh	r2, [r7, #20]
 80017c4:	883b      	ldrh	r3, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d3dc      	bcc.n	8001784 <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 80017ca:	8afb      	ldrh	r3, [r7, #22]
 80017cc:	3301      	adds	r3, #1
 80017ce:	82fb      	strh	r3, [r7, #22]
 80017d0:	8afa      	ldrh	r2, [r7, #22]
 80017d2:	887b      	ldrh	r3, [r7, #2]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d3d2      	bcc.n	800177e <lcd_show_picture+0x4a>
		}
	}
}
 80017d8:	bf00      	nop
 80017da:	bf00      	nop
 80017dc:	371c      	adds	r7, #28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd90      	pop	{r4, r7, pc}
	...

080017e4 <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d007      	beq.n	800180a <lcd_set_direction+0x26>
		lcddev.width = 320;
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <lcd_set_direction+0x40>)
 80017fc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001800:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001802:	4b08      	ldr	r3, [pc, #32]	@ (8001824 <lcd_set_direction+0x40>)
 8001804:	22f0      	movs	r2, #240	@ 0xf0
 8001806:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001808:	e006      	b.n	8001818 <lcd_set_direction+0x34>
		lcddev.width = 240;
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <lcd_set_direction+0x40>)
 800180c:	22f0      	movs	r2, #240	@ 0xf0
 800180e:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <lcd_set_direction+0x40>)
 8001812:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001816:	805a      	strh	r2, [r3, #2]
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	20000154 	.word	0x20000154

08001828 <lcd_init>:

void lcd_init(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001832:	48aa      	ldr	r0, [pc, #680]	@ (8001adc <lcd_init+0x2b4>)
 8001834:	f001 faac 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001838:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800183c:	f000 ffd6 	bl	80027ec <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001846:	48a5      	ldr	r0, [pc, #660]	@ (8001adc <lcd_init+0x2b4>)
 8001848:	f001 faa2 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800184c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001850:	f000 ffcc 	bl	80027ec <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff ffc5 	bl	80017e4 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 800185a:	20d3      	movs	r0, #211	@ 0xd3
 800185c:	f7ff fce2 	bl	8001224 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8001860:	f7ff fd00 	bl	8001264 <LCD_RD_DATA>
 8001864:	4603      	mov	r3, r0
 8001866:	461a      	mov	r2, r3
 8001868:	4b9d      	ldr	r3, [pc, #628]	@ (8001ae0 <lcd_init+0x2b8>)
 800186a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 800186c:	f7ff fcfa 	bl	8001264 <LCD_RD_DATA>
 8001870:	4603      	mov	r3, r0
 8001872:	461a      	mov	r2, r3
 8001874:	4b9a      	ldr	r3, [pc, #616]	@ (8001ae0 <lcd_init+0x2b8>)
 8001876:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001878:	f7ff fcf4 	bl	8001264 <LCD_RD_DATA>
 800187c:	4603      	mov	r3, r0
 800187e:	461a      	mov	r2, r3
 8001880:	4b97      	ldr	r3, [pc, #604]	@ (8001ae0 <lcd_init+0x2b8>)
 8001882:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001884:	4b96      	ldr	r3, [pc, #600]	@ (8001ae0 <lcd_init+0x2b8>)
 8001886:	889b      	ldrh	r3, [r3, #4]
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	b29a      	uxth	r2, r3
 800188c:	4b94      	ldr	r3, [pc, #592]	@ (8001ae0 <lcd_init+0x2b8>)
 800188e:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001890:	f7ff fce8 	bl	8001264 <LCD_RD_DATA>
 8001894:	4603      	mov	r3, r0
 8001896:	461a      	mov	r2, r3
 8001898:	4b91      	ldr	r3, [pc, #580]	@ (8001ae0 <lcd_init+0x2b8>)
 800189a:	889b      	ldrh	r3, [r3, #4]
 800189c:	4313      	orrs	r3, r2
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4b8f      	ldr	r3, [pc, #572]	@ (8001ae0 <lcd_init+0x2b8>)
 80018a2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80018a4:	20cf      	movs	r0, #207	@ 0xcf
 80018a6:	f7ff fcbd 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80018aa:	2000      	movs	r0, #0
 80018ac:	f7ff fcca 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80018b0:	20c1      	movs	r0, #193	@ 0xc1
 80018b2:	f7ff fcc7 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80018b6:	2030      	movs	r0, #48	@ 0x30
 80018b8:	f7ff fcc4 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80018bc:	20ed      	movs	r0, #237	@ 0xed
 80018be:	f7ff fcb1 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80018c2:	2064      	movs	r0, #100	@ 0x64
 80018c4:	f7ff fcbe 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80018c8:	2003      	movs	r0, #3
 80018ca:	f7ff fcbb 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80018ce:	2012      	movs	r0, #18
 80018d0:	f7ff fcb8 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80018d4:	2081      	movs	r0, #129	@ 0x81
 80018d6:	f7ff fcb5 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80018da:	20e8      	movs	r0, #232	@ 0xe8
 80018dc:	f7ff fca2 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80018e0:	2085      	movs	r0, #133	@ 0x85
 80018e2:	f7ff fcaf 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80018e6:	2010      	movs	r0, #16
 80018e8:	f7ff fcac 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80018ec:	207a      	movs	r0, #122	@ 0x7a
 80018ee:	f7ff fca9 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80018f2:	20cb      	movs	r0, #203	@ 0xcb
 80018f4:	f7ff fc96 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80018f8:	2039      	movs	r0, #57	@ 0x39
 80018fa:	f7ff fca3 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80018fe:	202c      	movs	r0, #44	@ 0x2c
 8001900:	f7ff fca0 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001904:	2000      	movs	r0, #0
 8001906:	f7ff fc9d 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800190a:	2034      	movs	r0, #52	@ 0x34
 800190c:	f7ff fc9a 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001910:	2002      	movs	r0, #2
 8001912:	f7ff fc97 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001916:	20f7      	movs	r0, #247	@ 0xf7
 8001918:	f7ff fc84 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800191c:	2020      	movs	r0, #32
 800191e:	f7ff fc91 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001922:	20ea      	movs	r0, #234	@ 0xea
 8001924:	f7ff fc7e 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff fc8b 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff fc88 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001934:	20c0      	movs	r0, #192	@ 0xc0
 8001936:	f7ff fc75 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800193a:	201b      	movs	r0, #27
 800193c:	f7ff fc82 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001940:	20c1      	movs	r0, #193	@ 0xc1
 8001942:	f7ff fc6f 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001946:	2001      	movs	r0, #1
 8001948:	f7ff fc7c 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800194c:	20c5      	movs	r0, #197	@ 0xc5
 800194e:	f7ff fc69 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001952:	2030      	movs	r0, #48	@ 0x30
 8001954:	f7ff fc76 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001958:	2030      	movs	r0, #48	@ 0x30
 800195a:	f7ff fc73 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800195e:	20c7      	movs	r0, #199	@ 0xc7
 8001960:	f7ff fc60 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001964:	20b7      	movs	r0, #183	@ 0xb7
 8001966:	f7ff fc6d 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800196a:	2036      	movs	r0, #54	@ 0x36
 800196c:	f7ff fc5a 	bl	8001224 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8001970:	2008      	movs	r0, #8
 8001972:	f7ff fc67 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001976:	203a      	movs	r0, #58	@ 0x3a
 8001978:	f7ff fc54 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800197c:	2055      	movs	r0, #85	@ 0x55
 800197e:	f7ff fc61 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001982:	20b1      	movs	r0, #177	@ 0xb1
 8001984:	f7ff fc4e 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff fc5b 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800198e:	201a      	movs	r0, #26
 8001990:	f7ff fc58 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001994:	20b6      	movs	r0, #182	@ 0xb6
 8001996:	f7ff fc45 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800199a:	200a      	movs	r0, #10
 800199c:	f7ff fc52 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80019a0:	20a2      	movs	r0, #162	@ 0xa2
 80019a2:	f7ff fc4f 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80019a6:	20f2      	movs	r0, #242	@ 0xf2
 80019a8:	f7ff fc3c 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80019ac:	2000      	movs	r0, #0
 80019ae:	f7ff fc49 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80019b2:	2026      	movs	r0, #38	@ 0x26
 80019b4:	f7ff fc36 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80019b8:	2001      	movs	r0, #1
 80019ba:	f7ff fc43 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80019be:	20e0      	movs	r0, #224	@ 0xe0
 80019c0:	f7ff fc30 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80019c4:	200f      	movs	r0, #15
 80019c6:	f7ff fc3d 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80019ca:	202a      	movs	r0, #42	@ 0x2a
 80019cc:	f7ff fc3a 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80019d0:	2028      	movs	r0, #40	@ 0x28
 80019d2:	f7ff fc37 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80019d6:	2008      	movs	r0, #8
 80019d8:	f7ff fc34 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80019dc:	200e      	movs	r0, #14
 80019de:	f7ff fc31 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80019e2:	2008      	movs	r0, #8
 80019e4:	f7ff fc2e 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80019e8:	2054      	movs	r0, #84	@ 0x54
 80019ea:	f7ff fc2b 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80019ee:	20a9      	movs	r0, #169	@ 0xa9
 80019f0:	f7ff fc28 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80019f4:	2043      	movs	r0, #67	@ 0x43
 80019f6:	f7ff fc25 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80019fa:	200a      	movs	r0, #10
 80019fc:	f7ff fc22 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001a00:	200f      	movs	r0, #15
 8001a02:	f7ff fc1f 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a06:	2000      	movs	r0, #0
 8001a08:	f7ff fc1c 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fc19 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a12:	2000      	movs	r0, #0
 8001a14:	f7ff fc16 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a18:	2000      	movs	r0, #0
 8001a1a:	f7ff fc13 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001a1e:	20e1      	movs	r0, #225	@ 0xe1
 8001a20:	f7ff fc00 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff fc0d 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001a2a:	2015      	movs	r0, #21
 8001a2c:	f7ff fc0a 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001a30:	2017      	movs	r0, #23
 8001a32:	f7ff fc07 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001a36:	2007      	movs	r0, #7
 8001a38:	f7ff fc04 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001a3c:	2011      	movs	r0, #17
 8001a3e:	f7ff fc01 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001a42:	2006      	movs	r0, #6
 8001a44:	f7ff fbfe 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001a48:	202b      	movs	r0, #43	@ 0x2b
 8001a4a:	f7ff fbfb 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001a4e:	2056      	movs	r0, #86	@ 0x56
 8001a50:	f7ff fbf8 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001a54:	203c      	movs	r0, #60	@ 0x3c
 8001a56:	f7ff fbf5 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001a5a:	2005      	movs	r0, #5
 8001a5c:	f7ff fbf2 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001a60:	2010      	movs	r0, #16
 8001a62:	f7ff fbef 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001a66:	200f      	movs	r0, #15
 8001a68:	f7ff fbec 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001a6c:	203f      	movs	r0, #63	@ 0x3f
 8001a6e:	f7ff fbe9 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001a72:	203f      	movs	r0, #63	@ 0x3f
 8001a74:	f7ff fbe6 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001a78:	200f      	movs	r0, #15
 8001a7a:	f7ff fbe3 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001a7e:	202b      	movs	r0, #43	@ 0x2b
 8001a80:	f7ff fbd0 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff fbdd 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fbda 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001a90:	2001      	movs	r0, #1
 8001a92:	f7ff fbd7 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001a96:	203f      	movs	r0, #63	@ 0x3f
 8001a98:	f7ff fbd4 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001a9c:	202a      	movs	r0, #42	@ 0x2a
 8001a9e:	f7ff fbc1 	bl	8001224 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f7ff fbce 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fbcb 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f7ff fbc8 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001ab4:	20ef      	movs	r0, #239	@ 0xef
 8001ab6:	f7ff fbc5 	bl	8001244 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8001aba:	2011      	movs	r0, #17
 8001abc:	f7ff fbb2 	bl	8001224 <LCD_WR_REG>
	HAL_Delay(120);
 8001ac0:	2078      	movs	r0, #120	@ 0x78
 8001ac2:	f000 fe93 	bl	80027ec <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001ac6:	2029      	movs	r0, #41	@ 0x29
 8001ac8:	f7ff fbac 	bl	8001224 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ad2:	4804      	ldr	r0, [pc, #16]	@ (8001ae4 <lcd_init+0x2bc>)
 8001ad4:	f001 f95c 	bl	8002d90 <HAL_GPIO_WritePin>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40020800 	.word	0x40020800
 8001ae0:	20000154 	.word	0x20000154
 8001ae4:	40020000 	.word	0x40020000

08001ae8 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
 8001af4:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	b29a      	uxth	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	4413      	add	r3, r2
 8001b00:	b298      	uxth	r0, r3
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	8b3a      	ldrh	r2, [r7, #24]
 8001b10:	4619      	mov	r1, r3
 8001b12:	f7ff fc6d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	b298      	uxth	r0, r3
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	4413      	add	r3, r2
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	8b3a      	ldrh	r2, [r7, #24]
 8001b30:	4619      	mov	r1, r3
 8001b32:	f7ff fc5d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	4413      	add	r3, r2
 8001b40:	b298      	uxth	r0, r3
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	8b3a      	ldrh	r2, [r7, #24]
 8001b50:	4619      	mov	r1, r3
 8001b52:	f7ff fc4d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	b29a      	uxth	r2, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	b298      	uxth	r0, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	b29a      	uxth	r2, r3
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	8b3a      	ldrh	r2, [r7, #24]
 8001b70:	4619      	mov	r1, r3
 8001b72:	f7ff fc3d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	4413      	add	r3, r2
 8001b80:	b298      	uxth	r0, r3
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	4413      	add	r3, r2
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	8b3a      	ldrh	r2, [r7, #24]
 8001b90:	4619      	mov	r1, r3
 8001b92:	f7ff fc2d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	b298      	uxth	r0, r3
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	4413      	add	r3, r2
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	8b3a      	ldrh	r2, [r7, #24]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f7ff fc1d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b298      	uxth	r0, r3
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	8b3a      	ldrh	r2, [r7, #24]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f7ff fc0d 	bl	80013f0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b29b      	uxth	r3, r3
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	b298      	uxth	r0, r3
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	8b3a      	ldrh	r2, [r7, #24]
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	f7ff fbfd 	bl	80013f0 <lcd_draw_point>
}
 8001bf6:	bf00      	nop
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b08a      	sub	sp, #40	@ 0x28
 8001c02:	af02      	add	r7, sp, #8
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	603b      	str	r3, [r7, #0]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	f1c3 0303 	rsb	r3, r3, #3
 8001c1e:	613b      	str	r3, [r7, #16]

	if (fill) {
 8001c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d04f      	beq.n	8001cc6 <lcd_draw_circle+0xc8>
		while (x <= y) {
 8001c26:	e029      	b.n	8001c7c <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	e00a      	b.n	8001c44 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001c2e:	88fb      	ldrh	r3, [r7, #6]
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	69fa      	ldr	r2, [r7, #28]
 8001c36:	68b9      	ldr	r1, [r7, #8]
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f7ff ff55 	bl	8001ae8 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	3301      	adds	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	ddf0      	ble.n	8001c2e <lcd_draw_circle+0x30>

			if (d < 0) {
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	da06      	bge.n	8001c60 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	009a      	lsls	r2, r3, #2
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4413      	add	r3, r2
 8001c5a:	3306      	adds	r3, #6
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	e00a      	b.n	8001c76 <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8001c60:	69fa      	ldr	r2, [r7, #28]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	009a      	lsls	r2, r3, #2
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	330a      	adds	r3, #10
 8001c6e:	613b      	str	r3, [r7, #16]
				y--;
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	ddd1      	ble.n	8001c28 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001c84:	e023      	b.n	8001cce <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	69fa      	ldr	r2, [r7, #28]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f7ff ff29 	bl	8001ae8 <_draw_circle_8>
			if (d < 0) {
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	da06      	bge.n	8001caa <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	009a      	lsls	r2, r3, #2
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3306      	adds	r3, #6
 8001ca6:	613b      	str	r3, [r7, #16]
 8001ca8:	e00a      	b.n	8001cc0 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001caa:	69fa      	ldr	r2, [r7, #28]
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	009a      	lsls	r2, r3, #2
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	330a      	adds	r3, #10
 8001cb8:	613b      	str	r3, [r7, #16]
				y--;
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	3b01      	subs	r3, #1
 8001cbe:	61bb      	str	r3, [r7, #24]
			x++;
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	dddb      	ble.n	8001c86 <lcd_draw_circle+0x88>
}
 8001cce:	bf00      	nop
 8001cd0:	3720      	adds	r7, #32
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
	...

08001cd8 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b08b      	sub	sp, #44	@ 0x2c
 8001cdc:	af04      	add	r7, sp, #16
 8001cde:	60ba      	str	r2, [r7, #8]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	81fb      	strh	r3, [r7, #14]
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	81bb      	strh	r3, [r7, #12]
 8001cea:	4613      	mov	r3, r2
 8001cec:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001cee:	89fb      	ldrh	r3, [r7, #14]
 8001cf0:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001cf6:	e048      	b.n	8001d8a <lcd_show_string+0xb2>
		if (!bHz) {
 8001cf8:	7dfb      	ldrb	r3, [r7, #23]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d145      	bne.n	8001d8a <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001cfe:	89fa      	ldrh	r2, [r7, #14]
 8001d00:	4b26      	ldr	r3, [pc, #152]	@ (8001d9c <lcd_show_string+0xc4>)
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	4619      	mov	r1, r3
 8001d06:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d0a:	085b      	lsrs	r3, r3, #1
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	1acb      	subs	r3, r1, r3
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dc3f      	bgt.n	8001d94 <lcd_show_string+0xbc>
 8001d14:	89ba      	ldrh	r2, [r7, #12]
 8001d16:	4b21      	ldr	r3, [pc, #132]	@ (8001d9c <lcd_show_string+0xc4>)
 8001d18:	885b      	ldrh	r3, [r3, #2]
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d20:	1acb      	subs	r3, r1, r3
 8001d22:	429a      	cmp	r2, r3
 8001d24:	dc36      	bgt.n	8001d94 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b80      	cmp	r3, #128	@ 0x80
 8001d2c:	d902      	bls.n	8001d34 <lcd_show_string+0x5c>
				bHz = 1;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	75fb      	strb	r3, [r7, #23]
 8001d32:	e02a      	b.n	8001d8a <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b0d      	cmp	r3, #13
 8001d3a:	d10b      	bne.n	8001d54 <lcd_show_string+0x7c>
					y += sizey;
 8001d3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	89bb      	ldrh	r3, [r7, #12]
 8001d44:	4413      	add	r3, r2
 8001d46:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001d48:	8abb      	ldrh	r3, [r7, #20]
 8001d4a:	81fb      	strh	r3, [r7, #14]
					str++;
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	e017      	b.n	8001d84 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	781a      	ldrb	r2, [r3, #0]
 8001d58:	88fc      	ldrh	r4, [r7, #6]
 8001d5a:	89b9      	ldrh	r1, [r7, #12]
 8001d5c:	89f8      	ldrh	r0, [r7, #14]
 8001d5e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d62:	9302      	str	r3, [sp, #8]
 8001d64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	4623      	mov	r3, r4
 8001d70:	f7ff fc10 	bl	8001594 <lcd_show_char>
					x += sizey / 2;
 8001d74:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001d78:	085b      	lsrs	r3, r3, #1
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	89fb      	ldrh	r3, [r7, #14]
 8001d80:	4413      	add	r3, r2
 8001d82:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	3301      	adds	r3, #1
 8001d88:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d1b2      	bne.n	8001cf8 <lcd_show_string+0x20>
 8001d92:	e000      	b.n	8001d96 <lcd_show_string+0xbe>
				return;
 8001d94:	bf00      	nop
			}
		}
	}
}
 8001d96:	371c      	adds	r7, #28
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd90      	pop	{r4, r7, pc}
 8001d9c:	20000154 	.word	0x20000154

08001da0 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08a      	sub	sp, #40	@ 0x28
 8001da4:	af04      	add	r7, sp, #16
 8001da6:	60ba      	str	r2, [r7, #8]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4603      	mov	r3, r0
 8001dac:	81fb      	strh	r3, [r7, #14]
 8001dae:	460b      	mov	r3, r1
 8001db0:	81bb      	strh	r3, [r7, #12]
 8001db2:	4613      	mov	r3, r2
 8001db4:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001db6:	68b8      	ldr	r0, [r7, #8]
 8001db8:	f7fe fa0a 	bl	80001d0 <strlen>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <lcd_show_string_center+0x60>)
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	8afb      	ldrh	r3, [r7, #22]
 8001dc8:	00db      	lsls	r3, r3, #3
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	0fda      	lsrs	r2, r3, #31
 8001dce:	4413      	add	r3, r2
 8001dd0:	105b      	asrs	r3, r3, #1
 8001dd2:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001dd4:	89fa      	ldrh	r2, [r7, #14]
 8001dd6:	8abb      	ldrh	r3, [r7, #20]
 8001dd8:	4413      	add	r3, r2
 8001dda:	b298      	uxth	r0, r3
 8001ddc:	88fa      	ldrh	r2, [r7, #6]
 8001dde:	89b9      	ldrh	r1, [r7, #12]
 8001de0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001de4:	9302      	str	r3, [sp, #8]
 8001de6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	8c3b      	ldrh	r3, [r7, #32]
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	4613      	mov	r3, r2
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	f7ff ff70 	bl	8001cd8 <lcd_show_string>
}
 8001df8:	bf00      	nop
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000154 	.word	0x20000154

08001e04 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001e08:	4b40      	ldr	r3, [pc, #256]	@ (8001f0c <led_7seg_display+0x108>)
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4b3e      	ldr	r3, [pc, #248]	@ (8001f0c <led_7seg_display+0x108>)
 8001e12:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8001e14:	4b3e      	ldr	r3, [pc, #248]	@ (8001f10 <led_7seg_display+0x10c>)
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b3e      	ldr	r3, [pc, #248]	@ (8001f14 <led_7seg_display+0x110>)
 8001e1c:	5c9b      	ldrb	r3, [r3, r2]
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	021b      	lsls	r3, r3, #8
 8001e22:	b21a      	sxth	r2, r3
 8001e24:	4b39      	ldr	r3, [pc, #228]	@ (8001f0c <led_7seg_display+0x108>)
 8001e26:	881b      	ldrh	r3, [r3, #0]
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	4b36      	ldr	r3, [pc, #216]	@ (8001f0c <led_7seg_display+0x108>)
 8001e32:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8001e34:	4b36      	ldr	r3, [pc, #216]	@ (8001f10 <led_7seg_display+0x10c>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	2b03      	cmp	r3, #3
 8001e3a:	d847      	bhi.n	8001ecc <led_7seg_display+0xc8>
 8001e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e44 <led_7seg_display+0x40>)
 8001e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e42:	bf00      	nop
 8001e44:	08001e55 	.word	0x08001e55
 8001e48:	08001e73 	.word	0x08001e73
 8001e4c:	08001e91 	.word	0x08001e91
 8001e50:	08001eaf 	.word	0x08001eaf
	case 0:
		spi_buffer |= 0x00b0;
 8001e54:	4b2d      	ldr	r3, [pc, #180]	@ (8001f0c <led_7seg_display+0x108>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001f0c <led_7seg_display+0x108>)
 8001e60:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001e62:	4b2a      	ldr	r3, [pc, #168]	@ (8001f0c <led_7seg_display+0x108>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e6a:	b29a      	uxth	r2, r3
 8001e6c:	4b27      	ldr	r3, [pc, #156]	@ (8001f0c <led_7seg_display+0x108>)
 8001e6e:	801a      	strh	r2, [r3, #0]
		break;
 8001e70:	e02d      	b.n	8001ece <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 8001e72:	4b26      	ldr	r3, [pc, #152]	@ (8001f0c <led_7seg_display+0x108>)
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	4b23      	ldr	r3, [pc, #140]	@ (8001f0c <led_7seg_display+0x108>)
 8001e7e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001e80:	4b22      	ldr	r3, [pc, #136]	@ (8001f0c <led_7seg_display+0x108>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	f023 0320 	bic.w	r3, r3, #32
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	4b20      	ldr	r3, [pc, #128]	@ (8001f0c <led_7seg_display+0x108>)
 8001e8c:	801a      	strh	r2, [r3, #0]
		break;
 8001e8e:	e01e      	b.n	8001ece <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 8001e90:	4b1e      	ldr	r3, [pc, #120]	@ (8001f0c <led_7seg_display+0x108>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f0c <led_7seg_display+0x108>)
 8001e9c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f0c <led_7seg_display+0x108>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	f023 0310 	bic.w	r3, r3, #16
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	4b18      	ldr	r3, [pc, #96]	@ (8001f0c <led_7seg_display+0x108>)
 8001eaa:	801a      	strh	r2, [r3, #0]
		break;
 8001eac:	e00f      	b.n	8001ece <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 8001eae:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <led_7seg_display+0x108>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <led_7seg_display+0x108>)
 8001eba:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001ebc:	4b13      	ldr	r3, [pc, #76]	@ (8001f0c <led_7seg_display+0x108>)
 8001ebe:	881b      	ldrh	r3, [r3, #0]
 8001ec0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	4b11      	ldr	r3, [pc, #68]	@ (8001f0c <led_7seg_display+0x108>)
 8001ec8:	801a      	strh	r2, [r3, #0]
		break;
 8001eca:	e000      	b.n	8001ece <led_7seg_display+0xca>
	default:
		break;
 8001ecc:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <led_7seg_display+0x10c>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	425a      	negs	r2, r3
 8001ed6:	f003 0303 	and.w	r3, r3, #3
 8001eda:	f002 0203 	and.w	r2, r2, #3
 8001ede:	bf58      	it	pl
 8001ee0:	4253      	negpl	r3, r2
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8001f10 <led_7seg_display+0x10c>)
 8001ee6:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2140      	movs	r1, #64	@ 0x40
 8001eec:	480a      	ldr	r0, [pc, #40]	@ (8001f18 <led_7seg_display+0x114>)
 8001eee:	f000 ff4f 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	4905      	ldr	r1, [pc, #20]	@ (8001f0c <led_7seg_display+0x108>)
 8001ef8:	4808      	ldr	r0, [pc, #32]	@ (8001f1c <led_7seg_display+0x118>)
 8001efa:	f001 ff3a 	bl	8003d72 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001efe:	2201      	movs	r2, #1
 8001f00:	2140      	movs	r1, #64	@ 0x40
 8001f02:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <led_7seg_display+0x114>)
 8001f04:	f000 ff44 	bl	8002d90 <HAL_GPIO_WritePin>
}
 8001f08:	bf00      	nop
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20000004 	.word	0x20000004
 8001f10:	2000015a 	.word	0x2000015a
 8001f14:	20000000 	.word	0x20000000
 8001f18:	40021800 	.word	0x40021800
 8001f1c:	20000330 	.word	0x20000330

08001f20 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001f26:	f000 fbef 	bl	8002708 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001f2a:	f000 f88f 	bl	800204c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001f2e:	f7ff f80b 	bl	8000f48 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001f32:	f000 fabb 	bl	80024ac <MX_TIM2_Init>
	MX_SPI1_Init();
 8001f36:	f000 f987 	bl	8002248 <MX_SPI1_Init>
	MX_FSMC_Init();
 8001f3a:	f7fe fbe7 	bl	800070c <MX_FSMC_Init>
	MX_I2C1_Init();
 8001f3e:	f7ff f8fb 	bl	8001138 <MX_I2C1_Init>
	MX_TIM4_Init();
 8001f42:	f000 faff 	bl	8002544 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 8001f46:	f000 f8eb 	bl	8002120 <system_init>
	timer2_set(20); // ~50 FPS
 8001f4a:	2014      	movs	r0, #20
 8001f4c:	f000 f914 	bl	8002178 <timer2_set>
	game_state.status = GAME_START_SCREEN;
 8001f50:	4b3a      	ldr	r3, [pc, #232]	@ (800203c <main+0x11c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
	lcd_show_picture(0, 0, 240, 320, gImage_BK);
 8001f58:	4b39      	ldr	r3, [pc, #228]	@ (8002040 <main+0x120>)
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001f60:	22f0      	movs	r2, #240	@ 0xf0
 8001f62:	2100      	movs	r1, #0
 8001f64:	2000      	movs	r0, #0
 8001f66:	f7ff fbe5 	bl	8001734 <lcd_show_picture>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		button_scan();
 8001f6a:	f7fe fb1f 	bl	80005ac <button_scan>

		switch (game_state.status) {
 8001f6e:	4b33      	ldr	r3, [pc, #204]	@ (800203c <main+0x11c>)
 8001f70:	f893 31c5 	ldrb.w	r3, [r3, #453]	@ 0x1c5
 8001f74:	2b03      	cmp	r3, #3
 8001f76:	d857      	bhi.n	8002028 <main+0x108>
 8001f78:	a201      	add	r2, pc, #4	@ (adr r2, 8001f80 <main+0x60>)
 8001f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7e:	bf00      	nop
 8001f80:	08001f91 	.word	0x08001f91
 8001f84:	08001faf 	.word	0x08001faf
 8001f88:	08001ff3 	.word	0x08001ff3
 8001f8c:	0800200b 	.word	0x0800200b
		case GAME_START_SCREEN:
			if (button_count[0] == 1) {
 8001f90:	4b2c      	ldr	r3, [pc, #176]	@ (8002044 <main+0x124>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d149      	bne.n	800202c <main+0x10c>
				game_init_state(&game_state);
 8001f98:	4828      	ldr	r0, [pc, #160]	@ (800203c <main+0x11c>)
 8001f9a:	f7fe fc87 	bl	80008ac <game_init_state>
				game_draw_initial_scene(&game_state);
 8001f9e:	4827      	ldr	r0, [pc, #156]	@ (800203c <main+0x11c>)
 8001fa0:	f7fe fd7a 	bl	8000a98 <game_draw_initial_scene>
				game_state.status = GAME_PLAYING;
 8001fa4:	4b25      	ldr	r3, [pc, #148]	@ (800203c <main+0x11c>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
			}
			break;
 8001fac:	e03e      	b.n	800202c <main+0x10c>
		case GAME_PLAYING:
			if (button_count[4] == 1) { // Pause Button
 8001fae:	4b25      	ldr	r3, [pc, #148]	@ (8002044 <main+0x124>)
 8001fb0:	891b      	ldrh	r3, [r3, #8]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d107      	bne.n	8001fc6 <main+0xa6>
				game_state.status = GAME_PAUSED;
 8001fb6:	4b21      	ldr	r3, [pc, #132]	@ (800203c <main+0x11c>)
 8001fb8:	2202      	movs	r2, #2
 8001fba:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
				game_draw_pause_screen(&game_state);
 8001fbe:	481f      	ldr	r0, [pc, #124]	@ (800203c <main+0x11c>)
 8001fc0:	f7fe fde4 	bl	8000b8c <game_draw_pause_screen>
 8001fc4:	e00a      	b.n	8001fdc <main+0xbc>
			} else if (button_count[5] == 1) { // Game Over Button
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002044 <main+0x124>)
 8001fc8:	895b      	ldrh	r3, [r3, #10]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d106      	bne.n	8001fdc <main+0xbc>
				game_state.status = GAME_OVER;
 8001fce:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <main+0x11c>)
 8001fd0:	2203      	movs	r2, #3
 8001fd2:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
				game_draw_game_over_screen(&game_state);
 8001fd6:	4819      	ldr	r0, [pc, #100]	@ (800203c <main+0x11c>)
 8001fd8:	f7fe fe44 	bl	8000c64 <game_draw_game_over_screen>
			}

			if (timer2_flag == 1) {
 8001fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8002048 <main+0x128>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d125      	bne.n	8002030 <main+0x110>
				timer2_flag = 0;
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <main+0x128>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	701a      	strb	r2, [r3, #0]
				game_update_screen(&game_state);
 8001fea:	4814      	ldr	r0, [pc, #80]	@ (800203c <main+0x11c>)
 8001fec:	f7fe fd7b 	bl	8000ae6 <game_update_screen>
			}
			break;
 8001ff0:	e01e      	b.n	8002030 <main+0x110>
		case GAME_PAUSED:
			if (button_count[4] == 1) { // Resume Button
 8001ff2:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <main+0x124>)
 8001ff4:	891b      	ldrh	r3, [r3, #8]
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d11c      	bne.n	8002034 <main+0x114>
				game_state.status = GAME_PLAYING;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	@ (800203c <main+0x11c>)
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
				game_clear_pause_screen(&game_state);
 8002002:	480e      	ldr	r0, [pc, #56]	@ (800203c <main+0x11c>)
 8002004:	f7fe fe22 	bl	8000c4c <game_clear_pause_screen>
			}
			break;
 8002008:	e014      	b.n	8002034 <main+0x114>
		case GAME_OVER:
			if (button_count[5] == 1) { // Restart Game from Game Over
 800200a:	4b0e      	ldr	r3, [pc, #56]	@ (8002044 <main+0x124>)
 800200c:	895b      	ldrh	r3, [r3, #10]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d112      	bne.n	8002038 <main+0x118>
				game_init_state(&game_state);
 8002012:	480a      	ldr	r0, [pc, #40]	@ (800203c <main+0x11c>)
 8002014:	f7fe fc4a 	bl	80008ac <game_init_state>
				game_draw_initial_scene(&game_state);
 8002018:	4808      	ldr	r0, [pc, #32]	@ (800203c <main+0x11c>)
 800201a:	f7fe fd3d 	bl	8000a98 <game_draw_initial_scene>
				game_state.status = GAME_PLAYING;
 800201e:	4b07      	ldr	r3, [pc, #28]	@ (800203c <main+0x11c>)
 8002020:	2201      	movs	r2, #1
 8002022:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
			}
			break;
 8002026:	e007      	b.n	8002038 <main+0x118>
		default:
			break;
 8002028:	bf00      	nop
 800202a:	e79e      	b.n	8001f6a <main+0x4a>
			break;
 800202c:	bf00      	nop
 800202e:	e79c      	b.n	8001f6a <main+0x4a>
			break;
 8002030:	bf00      	nop
 8002032:	e79a      	b.n	8001f6a <main+0x4a>
			break;
 8002034:	bf00      	nop
 8002036:	e798      	b.n	8001f6a <main+0x4a>
			break;
 8002038:	bf00      	nop
		button_scan();
 800203a:	e796      	b.n	8001f6a <main+0x4a>
 800203c:	2000015c 	.word	0x2000015c
 8002040:	08008c0c 	.word	0x08008c0c
 8002044:	20000080 	.word	0x20000080
 8002048:	20000324 	.word	0x20000324

0800204c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800204c:	b580      	push	{r7, lr}
 800204e:	b094      	sub	sp, #80	@ 0x50
 8002050:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002052:	f107 0320 	add.w	r3, r7, #32
 8002056:	2230      	movs	r2, #48	@ 0x30
 8002058:	2100      	movs	r1, #0
 800205a:	4618      	mov	r0, r3
 800205c:	f003 f960 	bl	8005320 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	4b28      	ldr	r3, [pc, #160]	@ (8002118 <SystemClock_Config+0xcc>)
 8002076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002078:	4a27      	ldr	r2, [pc, #156]	@ (8002118 <SystemClock_Config+0xcc>)
 800207a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800207e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002080:	4b25      	ldr	r3, [pc, #148]	@ (8002118 <SystemClock_Config+0xcc>)
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800208c:	2300      	movs	r3, #0
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	4b22      	ldr	r3, [pc, #136]	@ (800211c <SystemClock_Config+0xd0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a21      	ldr	r2, [pc, #132]	@ (800211c <SystemClock_Config+0xd0>)
 8002096:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b1f      	ldr	r3, [pc, #124]	@ (800211c <SystemClock_Config+0xd0>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a8:	2302      	movs	r3, #2
 80020aa:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020ac:	2301      	movs	r3, #1
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020b0:	2310      	movs	r3, #16
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b4:	2302      	movs	r3, #2
 80020b6:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020b8:	2300      	movs	r3, #0
 80020ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80020bc:	2308      	movs	r3, #8
 80020be:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80020c0:	23a8      	movs	r3, #168	@ 0xa8
 80020c2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020c4:	2302      	movs	r3, #2
 80020c6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80020c8:	2304      	movs	r3, #4
 80020ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80020cc:	f107 0320 	add.w	r3, r7, #32
 80020d0:	4618      	mov	r0, r3
 80020d2:	f001 f941 	bl	8003358 <HAL_RCC_OscConfig>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <SystemClock_Config+0x94>
		Error_Handler();
 80020dc:	f000 f83c 	bl	8002158 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80020e0:	230f      	movs	r3, #15
 80020e2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020e4:	2302      	movs	r3, #2
 80020e6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020ec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020f0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80020f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020f6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80020f8:	f107 030c 	add.w	r3, r7, #12
 80020fc:	2105      	movs	r1, #5
 80020fe:	4618      	mov	r0, r3
 8002100:	f001 fba2 	bl	8003848 <HAL_RCC_ClockConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <SystemClock_Config+0xc2>
		Error_Handler();
 800210a:	f000 f825 	bl	8002158 <Error_Handler>
	}
}
 800210e:	bf00      	nop
 8002110:	3750      	adds	r7, #80	@ 0x50
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023800 	.word	0x40023800
 800211c:	40007000 	.word	0x40007000

08002120 <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8002124:	2200      	movs	r2, #0
 8002126:	2120      	movs	r1, #32
 8002128:	480a      	ldr	r0, [pc, #40]	@ (8002154 <system_init+0x34>)
 800212a:	f000 fe31 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2140      	movs	r1, #64	@ 0x40
 8002132:	4808      	ldr	r0, [pc, #32]	@ (8002154 <system_init+0x34>)
 8002134:	f000 fe2c 	bl	8002d90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8002138:	2200      	movs	r2, #0
 800213a:	2110      	movs	r1, #16
 800213c:	4805      	ldr	r0, [pc, #20]	@ (8002154 <system_init+0x34>)
 800213e:	f000 fe27 	bl	8002d90 <HAL_GPIO_WritePin>

	lcd_init();
 8002142:	f7ff fb71 	bl	8001828 <lcd_init>
	ds3231_init();
 8002146:	f7fe fa9d 	bl	8000684 <ds3231_init>

	timer2_init();
 800214a:	f000 f80b 	bl	8002164 <timer2_init>
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40021000 	.word	0x40021000

08002158 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800215c:	b672      	cpsid	i
}
 800215e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002160:	bf00      	nop
 8002162:	e7fd      	b.n	8002160 <Error_Handler+0x8>

08002164 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002168:	4802      	ldr	r0, [pc, #8]	@ (8002174 <timer2_init+0x10>)
 800216a:	f002 fbb5 	bl	80048d8 <HAL_TIM_Base_Start_IT>
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000038c 	.word	0x2000038c

08002178 <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b07      	ldr	r3, [pc, #28]	@ (80021a4 <timer2_set+0x2c>)
 8002186:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <timer2_set+0x2c>)
 800218a:	881a      	ldrh	r2, [r3, #0]
 800218c:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <timer2_set+0x30>)
 800218e:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <timer2_set+0x34>)
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	20000328 	.word	0x20000328
 80021a8:	20000326 	.word	0x20000326
 80021ac:	20000324 	.word	0x20000324

080021b0 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021c0:	d114      	bne.n	80021ec <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 80021c2:	4b1a      	ldr	r3, [pc, #104]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d010      	beq.n	80021ec <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80021ca:	4b18      	ldr	r3, [pc, #96]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	4b16      	ldr	r3, [pc, #88]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021d4:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d106      	bne.n	80021ec <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 80021de:	4b14      	ldr	r3, [pc, #80]	@ (8002230 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 80021e4:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80021e6:	881a      	ldrh	r2, [r3, #0]
 80021e8:	4b10      	ldr	r3, [pc, #64]	@ (800222c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80021ea:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a11      	ldr	r2, [pc, #68]	@ (8002238 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d116      	bne.n	8002224 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 80021f6:	4b11      	ldr	r3, [pc, #68]	@ (800223c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d010      	beq.n	8002220 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 80021fe:	4b0f      	ldr	r3, [pc, #60]	@ (800223c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b0d      	ldr	r3, [pc, #52]	@ (800223c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002208:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d106      	bne.n	8002220 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8002212:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002214:	2201      	movs	r2, #1
 8002216:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8002218:	4b0a      	ldr	r3, [pc, #40]	@ (8002244 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800221a:	881a      	ldrh	r2, [r3, #0]
 800221c:	4b07      	ldr	r3, [pc, #28]	@ (800223c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800221e:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8002220:	f7ff fdf0 	bl	8001e04 <led_7seg_display>
	}
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000326 	.word	0x20000326
 8002230:	20000324 	.word	0x20000324
 8002234:	20000328 	.word	0x20000328
 8002238:	40000800 	.word	0x40000800
 800223c:	2000032c 	.word	0x2000032c
 8002240:	2000032a 	.word	0x2000032a
 8002244:	2000032e 	.word	0x2000032e

08002248 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800224c:	4b17      	ldr	r3, [pc, #92]	@ (80022ac <MX_SPI1_Init+0x64>)
 800224e:	4a18      	ldr	r2, [pc, #96]	@ (80022b0 <MX_SPI1_Init+0x68>)
 8002250:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002252:	4b16      	ldr	r3, [pc, #88]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002254:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002258:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800225a:	4b14      	ldr	r3, [pc, #80]	@ (80022ac <MX_SPI1_Init+0x64>)
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002260:	4b12      	ldr	r3, [pc, #72]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002262:	2200      	movs	r2, #0
 8002264:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002268:	2200      	movs	r2, #0
 800226a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800226c:	4b0f      	ldr	r3, [pc, #60]	@ (80022ac <MX_SPI1_Init+0x64>)
 800226e:	2200      	movs	r2, #0
 8002270:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002278:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800227a:	4b0c      	ldr	r3, [pc, #48]	@ (80022ac <MX_SPI1_Init+0x64>)
 800227c:	2200      	movs	r2, #0
 800227e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002280:	4b0a      	ldr	r3, [pc, #40]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002282:	2200      	movs	r2, #0
 8002284:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002286:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002288:	2200      	movs	r2, #0
 800228a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800228c:	4b07      	ldr	r3, [pc, #28]	@ (80022ac <MX_SPI1_Init+0x64>)
 800228e:	2200      	movs	r2, #0
 8002290:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002292:	4b06      	ldr	r3, [pc, #24]	@ (80022ac <MX_SPI1_Init+0x64>)
 8002294:	220a      	movs	r2, #10
 8002296:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002298:	4804      	ldr	r0, [pc, #16]	@ (80022ac <MX_SPI1_Init+0x64>)
 800229a:	f001 fce1 	bl	8003c60 <HAL_SPI_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022a4:	f7ff ff58 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000330 	.word	0x20000330
 80022b0:	40013000 	.word	0x40013000

080022b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08a      	sub	sp, #40	@ 0x28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0314 	add.w	r3, r7, #20
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a19      	ldr	r2, [pc, #100]	@ (8002338 <HAL_SPI_MspInit+0x84>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d12b      	bne.n	800232e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	613b      	str	r3, [r7, #16]
 80022da:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022de:	4a17      	ldr	r2, [pc, #92]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022e6:	4b15      	ldr	r3, [pc, #84]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ee:	613b      	str	r3, [r7, #16]
 80022f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	4b11      	ldr	r3, [pc, #68]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	4a10      	ldr	r2, [pc, #64]	@ (800233c <HAL_SPI_MspInit+0x88>)
 80022fc:	f043 0302 	orr.w	r3, r3, #2
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
 8002302:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_SPI_MspInit+0x88>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800230e:	2338      	movs	r3, #56	@ 0x38
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231a:	2303      	movs	r3, #3
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800231e:	2305      	movs	r3, #5
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002322:	f107 0314 	add.w	r3, r7, #20
 8002326:	4619      	mov	r1, r3
 8002328:	4805      	ldr	r0, [pc, #20]	@ (8002340 <HAL_SPI_MspInit+0x8c>)
 800232a:	f000 fb95 	bl	8002a58 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800232e:	bf00      	nop
 8002330:	3728      	adds	r7, #40	@ 0x28
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40013000 	.word	0x40013000
 800233c:	40023800 	.word	0x40023800
 8002340:	40020400 	.word	0x40020400

08002344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	607b      	str	r3, [r7, #4]
 800234e:	4b10      	ldr	r3, [pc, #64]	@ (8002390 <HAL_MspInit+0x4c>)
 8002350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002352:	4a0f      	ldr	r2, [pc, #60]	@ (8002390 <HAL_MspInit+0x4c>)
 8002354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002358:	6453      	str	r3, [r2, #68]	@ 0x44
 800235a:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <HAL_MspInit+0x4c>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	603b      	str	r3, [r7, #0]
 800236a:	4b09      	ldr	r3, [pc, #36]	@ (8002390 <HAL_MspInit+0x4c>)
 800236c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236e:	4a08      	ldr	r2, [pc, #32]	@ (8002390 <HAL_MspInit+0x4c>)
 8002370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002374:	6413      	str	r3, [r2, #64]	@ 0x40
 8002376:	4b06      	ldr	r3, [pc, #24]	@ (8002390 <HAL_MspInit+0x4c>)
 8002378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800237e:	603b      	str	r3, [r7, #0]
 8002380:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40023800 	.word	0x40023800

08002394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002398:	bf00      	nop
 800239a:	e7fd      	b.n	8002398 <NMI_Handler+0x4>

0800239c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <HardFault_Handler+0x4>

080023a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a8:	bf00      	nop
 80023aa:	e7fd      	b.n	80023a8 <MemManage_Handler+0x4>

080023ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b0:	bf00      	nop
 80023b2:	e7fd      	b.n	80023b0 <BusFault_Handler+0x4>

080023b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b8:	bf00      	nop
 80023ba:	e7fd      	b.n	80023b8 <UsageFault_Handler+0x4>

080023bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 f9df 	bl	80027ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023f8:	4802      	ldr	r0, [pc, #8]	@ (8002404 <TIM2_IRQHandler+0x10>)
 80023fa:	f002 fadd 	bl	80049b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000038c 	.word	0x2000038c

08002408 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800240c:	4802      	ldr	r0, [pc, #8]	@ (8002418 <TIM4_IRQHandler+0x10>)
 800240e:	f002 fad3 	bl	80049b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200003d4 	.word	0x200003d4

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	@ (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	@ (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	@ (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	@ (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f002 ff70 	bl	8005330 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	@ (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20020000 	.word	0x20020000
 800247c:	00000400 	.word	0x00000400
 8002480:	20000388 	.word	0x20000388
 8002484:	20000568 	.word	0x20000568

08002488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024b2:	f107 0308 	add.w	r3, r7, #8
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]
 80024bc:	609a      	str	r2, [r3, #8]
 80024be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c0:	463b      	mov	r3, r7
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80024d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024d2:	f240 3247 	movw	r2, #839	@ 0x347
 80024d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d8:	4b19      	ldr	r3, [pc, #100]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80024de:	4b18      	ldr	r3, [pc, #96]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024e0:	2263      	movs	r2, #99	@ 0x63
 80024e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e4:	4b16      	ldr	r3, [pc, #88]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ea:	4b15      	ldr	r3, [pc, #84]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024f0:	4813      	ldr	r0, [pc, #76]	@ (8002540 <MX_TIM2_Init+0x94>)
 80024f2:	f002 f9a1 	bl	8004838 <HAL_TIM_Base_Init>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024fc:	f7ff fe2c 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002500:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002504:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002506:	f107 0308 	add.w	r3, r7, #8
 800250a:	4619      	mov	r1, r3
 800250c:	480c      	ldr	r0, [pc, #48]	@ (8002540 <MX_TIM2_Init+0x94>)
 800250e:	f002 fb5b 	bl	8004bc8 <HAL_TIM_ConfigClockSource>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002518:	f7ff fe1e 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800251c:	2300      	movs	r3, #0
 800251e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002520:	2300      	movs	r3, #0
 8002522:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002524:	463b      	mov	r3, r7
 8002526:	4619      	mov	r1, r3
 8002528:	4805      	ldr	r0, [pc, #20]	@ (8002540 <MX_TIM2_Init+0x94>)
 800252a:	f002 fd77 	bl	800501c <HAL_TIMEx_MasterConfigSynchronization>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002534:	f7ff fe10 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002538:	bf00      	nop
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	2000038c 	.word	0x2000038c

08002544 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800254a:	f107 0308 	add.w	r3, r7, #8
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]
 8002554:	609a      	str	r2, [r3, #8]
 8002556:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002558:	463b      	mov	r3, r7
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002560:	4b1d      	ldr	r3, [pc, #116]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002562:	4a1e      	ldr	r2, [pc, #120]	@ (80025dc <MX_TIM4_Init+0x98>)
 8002564:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8002566:	4b1c      	ldr	r3, [pc, #112]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002568:	f240 3247 	movw	r2, #839	@ 0x347
 800256c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800256e:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002570:	2200      	movs	r2, #0
 8002572:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002574:	4b18      	ldr	r3, [pc, #96]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002576:	2263      	movs	r2, #99	@ 0x63
 8002578:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800257a:	4b17      	ldr	r3, [pc, #92]	@ (80025d8 <MX_TIM4_Init+0x94>)
 800257c:	2200      	movs	r2, #0
 800257e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002580:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002582:	2200      	movs	r2, #0
 8002584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002586:	4814      	ldr	r0, [pc, #80]	@ (80025d8 <MX_TIM4_Init+0x94>)
 8002588:	f002 f956 	bl	8004838 <HAL_TIM_Base_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002592:	f7ff fde1 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002596:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800259a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800259c:	f107 0308 	add.w	r3, r7, #8
 80025a0:	4619      	mov	r1, r3
 80025a2:	480d      	ldr	r0, [pc, #52]	@ (80025d8 <MX_TIM4_Init+0x94>)
 80025a4:	f002 fb10 	bl	8004bc8 <HAL_TIM_ConfigClockSource>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80025ae:	f7ff fdd3 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025ba:	463b      	mov	r3, r7
 80025bc:	4619      	mov	r1, r3
 80025be:	4806      	ldr	r0, [pc, #24]	@ (80025d8 <MX_TIM4_Init+0x94>)
 80025c0:	f002 fd2c 	bl	800501c <HAL_TIMEx_MasterConfigSynchronization>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80025ca:	f7ff fdc5 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025ce:	bf00      	nop
 80025d0:	3718      	adds	r7, #24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200003d4 	.word	0x200003d4
 80025dc:	40000800 	.word	0x40000800

080025e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f0:	d116      	bne.n	8002620 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	4b1a      	ldr	r3, [pc, #104]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	4a19      	ldr	r2, [pc, #100]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6413      	str	r3, [r2, #64]	@ 0x40
 8002602:	4b17      	ldr	r3, [pc, #92]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	2100      	movs	r1, #0
 8002612:	201c      	movs	r0, #28
 8002614:	f000 f9e9 	bl	80029ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002618:	201c      	movs	r0, #28
 800261a:	f000 fa02 	bl	8002a22 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800261e:	e01a      	b.n	8002656 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a0f      	ldr	r2, [pc, #60]	@ (8002664 <HAL_TIM_Base_MspInit+0x84>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d115      	bne.n	8002656 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	4b0c      	ldr	r3, [pc, #48]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 8002630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002632:	4a0b      	ldr	r2, [pc, #44]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 8002634:	f043 0304 	orr.w	r3, r3, #4
 8002638:	6413      	str	r3, [r2, #64]	@ 0x40
 800263a:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <HAL_TIM_Base_MspInit+0x80>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	201e      	movs	r0, #30
 800264c:	f000 f9cd 	bl	80029ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002650:	201e      	movs	r0, #30
 8002652:	f000 f9e6 	bl	8002a22 <HAL_NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3710      	adds	r7, #16
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800
 8002664:	40000800 	.word	0x40000800

08002668 <DEC2BCD>:

uint8_t BCD2DEC(uint8_t data) {
	return (data >> 4) * 10 + (data & 0x0f);
}

uint8_t DEC2BCD(uint8_t data) {
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	4a0e      	ldr	r2, [pc, #56]	@ (80026b0 <DEC2BCD+0x48>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	08db      	lsrs	r3, r3, #3
 800267c:	b2db      	uxtb	r3, r3
 800267e:	b25b      	sxtb	r3, r3
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	b258      	sxtb	r0, r3
 8002684:	79fa      	ldrb	r2, [r7, #7]
 8002686:	4b0a      	ldr	r3, [pc, #40]	@ (80026b0 <DEC2BCD+0x48>)
 8002688:	fba3 1302 	umull	r1, r3, r3, r2
 800268c:	08d9      	lsrs	r1, r3, #3
 800268e:	460b      	mov	r3, r1
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	b25b      	sxtb	r3, r3
 800269c:	4303      	orrs	r3, r0
 800269e:	b25b      	sxtb	r3, r3
 80026a0:	b2db      	uxtb	r3, r3
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	cccccccd 	.word	0xcccccccd

080026b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026b8:	480d      	ldr	r0, [pc, #52]	@ (80026f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80026ba:	490e      	ldr	r1, [pc, #56]	@ (80026f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026bc:	4a0e      	ldr	r2, [pc, #56]	@ (80026f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a0b      	ldr	r2, [pc, #44]	@ (80026fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026d0:	4c0b      	ldr	r4, [pc, #44]	@ (8002700 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026de:	f7ff fed3 	bl	8002488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026e2:	f002 fe2b 	bl	800533c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026e6:	f7ff fc1b 	bl	8001f20 <main>
  bx  lr    
 80026ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80026f8:	0802e468 	.word	0x0802e468
  ldr r2, =_sbss
 80026fc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002700:	20000568 	.word	0x20000568

08002704 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002704:	e7fe      	b.n	8002704 <ADC_IRQHandler>
	...

08002708 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800270c:	4b0e      	ldr	r3, [pc, #56]	@ (8002748 <HAL_Init+0x40>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a0d      	ldr	r2, [pc, #52]	@ (8002748 <HAL_Init+0x40>)
 8002712:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002716:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002718:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_Init+0x40>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <HAL_Init+0x40>)
 800271e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002722:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002724:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <HAL_Init+0x40>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a07      	ldr	r2, [pc, #28]	@ (8002748 <HAL_Init+0x40>)
 800272a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800272e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002730:	2003      	movs	r0, #3
 8002732:	f000 f94f 	bl	80029d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002736:	200f      	movs	r0, #15
 8002738:	f000 f808 	bl	800274c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800273c:	f7ff fe02 	bl	8002344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40023c00 	.word	0x40023c00

0800274c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <HAL_InitTick+0x54>)
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	4b12      	ldr	r3, [pc, #72]	@ (80027a4 <HAL_InitTick+0x58>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	4619      	mov	r1, r3
 800275e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002762:	fbb3 f3f1 	udiv	r3, r3, r1
 8002766:	fbb2 f3f3 	udiv	r3, r2, r3
 800276a:	4618      	mov	r0, r3
 800276c:	f000 f967 	bl	8002a3e <HAL_SYSTICK_Config>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e00e      	b.n	8002798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b0f      	cmp	r3, #15
 800277e:	d80a      	bhi.n	8002796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002780:	2200      	movs	r2, #0
 8002782:	6879      	ldr	r1, [r7, #4]
 8002784:	f04f 30ff 	mov.w	r0, #4294967295
 8002788:	f000 f92f 	bl	80029ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800278c:	4a06      	ldr	r2, [pc, #24]	@ (80027a8 <HAL_InitTick+0x5c>)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002792:	2300      	movs	r3, #0
 8002794:	e000      	b.n	8002798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
}
 8002798:	4618      	mov	r0, r3
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000008 	.word	0x20000008
 80027a4:	20000010 	.word	0x20000010
 80027a8:	2000000c 	.word	0x2000000c

080027ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027b0:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_IncTick+0x20>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_IncTick+0x24>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	4a04      	ldr	r2, [pc, #16]	@ (80027d0 <HAL_IncTick+0x24>)
 80027be:	6013      	str	r3, [r2, #0]
}
 80027c0:	bf00      	nop
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000010 	.word	0x20000010
 80027d0:	2000041c 	.word	0x2000041c

080027d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return uwTick;
 80027d8:	4b03      	ldr	r3, [pc, #12]	@ (80027e8 <HAL_GetTick+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	2000041c 	.word	0x2000041c

080027ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f4:	f7ff ffee 	bl	80027d4 <HAL_GetTick>
 80027f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002804:	d005      	beq.n	8002812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_Delay+0x44>)
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	461a      	mov	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4413      	add	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002812:	bf00      	nop
 8002814:	f7ff ffde 	bl	80027d4 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d8f7      	bhi.n	8002814 <HAL_Delay+0x28>
  {
  }
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20000010 	.word	0x20000010

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	@ (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4907      	ldr	r1, [pc, #28]	@ (80028d0 <__NVIC_EnableIRQ+0x38>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	2001      	movs	r0, #1
 80028ba:	fa00 f202 	lsl.w	r2, r0, r2
 80028be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e100 	.word	0xe000e100

080028d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db0a      	blt.n	80028fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	490c      	ldr	r1, [pc, #48]	@ (8002920 <__NVIC_SetPriority+0x4c>)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fc:	e00a      	b.n	8002914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4908      	ldr	r1, [pc, #32]	@ (8002924 <__NVIC_SetPriority+0x50>)
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	3b04      	subs	r3, #4
 800290c:	0112      	lsls	r2, r2, #4
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	440b      	add	r3, r1
 8002912:	761a      	strb	r2, [r3, #24]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000e100 	.word	0xe000e100
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	@ 0x24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf28      	it	cs
 8002946:	2304      	movcs	r3, #4
 8002948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3304      	adds	r3, #4
 800294e:	2b06      	cmp	r3, #6
 8002950:	d902      	bls.n	8002958 <NVIC_EncodePriority+0x30>
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3b03      	subs	r3, #3
 8002956:	e000      	b.n	800295a <NVIC_EncodePriority+0x32>
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	f04f 32ff 	mov.w	r2, #4294967295
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	401a      	ands	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002970:	f04f 31ff 	mov.w	r1, #4294967295
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa01 f303 	lsl.w	r3, r1, r3
 800297a:	43d9      	mvns	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002980:	4313      	orrs	r3, r2
         );
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	@ 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b082      	sub	sp, #8
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3b01      	subs	r3, #1
 800299c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029a0:	d301      	bcc.n	80029a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a2:	2301      	movs	r3, #1
 80029a4:	e00f      	b.n	80029c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a6:	4a0a      	ldr	r2, [pc, #40]	@ (80029d0 <SysTick_Config+0x40>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ae:	210f      	movs	r1, #15
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295
 80029b4:	f7ff ff8e 	bl	80028d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b8:	4b05      	ldr	r3, [pc, #20]	@ (80029d0 <SysTick_Config+0x40>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029be:	4b04      	ldr	r3, [pc, #16]	@ (80029d0 <SysTick_Config+0x40>)
 80029c0:	2207      	movs	r2, #7
 80029c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	e000e010 	.word	0xe000e010

080029d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f7ff ff29 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	4603      	mov	r3, r0
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029fc:	f7ff ff3e 	bl	800287c <__NVIC_GetPriorityGrouping>
 8002a00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	6978      	ldr	r0, [r7, #20]
 8002a08:	f7ff ff8e 	bl	8002928 <NVIC_EncodePriority>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff5d 	bl	80028d4 <__NVIC_SetPriority>
}
 8002a1a:	bf00      	nop
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	4603      	mov	r3, r0
 8002a2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff ff31 	bl	8002898 <__NVIC_EnableIRQ>
}
 8002a36:	bf00      	nop
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ffa2 	bl	8002990 <SysTick_Config>
 8002a4c:	4603      	mov	r3, r0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
	...

08002a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b089      	sub	sp, #36	@ 0x24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
 8002a72:	e16b      	b.n	8002d4c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a74:	2201      	movs	r2, #1
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	f040 815a 	bne.w	8002d46 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d005      	beq.n	8002aaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d130      	bne.n	8002b0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43db      	mvns	r3, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4013      	ands	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	f003 0201 	and.w	r2, r3, #1
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d017      	beq.n	8002b48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	2203      	movs	r2, #3
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d123      	bne.n	8002b9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	08da      	lsrs	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3208      	adds	r2, #8
 8002b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	220f      	movs	r2, #15
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	08da      	lsrs	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3208      	adds	r2, #8
 8002b96:	69b9      	ldr	r1, [r7, #24]
 8002b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0203 	and.w	r2, r3, #3
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80b4 	beq.w	8002d46 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	4b60      	ldr	r3, [pc, #384]	@ (8002d64 <HAL_GPIO_Init+0x30c>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	4a5f      	ldr	r2, [pc, #380]	@ (8002d64 <HAL_GPIO_Init+0x30c>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bee:	4b5d      	ldr	r3, [pc, #372]	@ (8002d64 <HAL_GPIO_Init+0x30c>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bfa:	4a5b      	ldr	r2, [pc, #364]	@ (8002d68 <HAL_GPIO_Init+0x310>)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	3302      	adds	r3, #2
 8002c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	220f      	movs	r2, #15
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a52      	ldr	r2, [pc, #328]	@ (8002d6c <HAL_GPIO_Init+0x314>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d02b      	beq.n	8002c7e <HAL_GPIO_Init+0x226>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a51      	ldr	r2, [pc, #324]	@ (8002d70 <HAL_GPIO_Init+0x318>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d025      	beq.n	8002c7a <HAL_GPIO_Init+0x222>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a50      	ldr	r2, [pc, #320]	@ (8002d74 <HAL_GPIO_Init+0x31c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d01f      	beq.n	8002c76 <HAL_GPIO_Init+0x21e>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4f      	ldr	r2, [pc, #316]	@ (8002d78 <HAL_GPIO_Init+0x320>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d019      	beq.n	8002c72 <HAL_GPIO_Init+0x21a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4e      	ldr	r2, [pc, #312]	@ (8002d7c <HAL_GPIO_Init+0x324>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d013      	beq.n	8002c6e <HAL_GPIO_Init+0x216>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4d      	ldr	r2, [pc, #308]	@ (8002d80 <HAL_GPIO_Init+0x328>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d00d      	beq.n	8002c6a <HAL_GPIO_Init+0x212>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a4c      	ldr	r2, [pc, #304]	@ (8002d84 <HAL_GPIO_Init+0x32c>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d007      	beq.n	8002c66 <HAL_GPIO_Init+0x20e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a4b      	ldr	r2, [pc, #300]	@ (8002d88 <HAL_GPIO_Init+0x330>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d101      	bne.n	8002c62 <HAL_GPIO_Init+0x20a>
 8002c5e:	2307      	movs	r3, #7
 8002c60:	e00e      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c62:	2308      	movs	r3, #8
 8002c64:	e00c      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c66:	2306      	movs	r3, #6
 8002c68:	e00a      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c6a:	2305      	movs	r3, #5
 8002c6c:	e008      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c6e:	2304      	movs	r3, #4
 8002c70:	e006      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c72:	2303      	movs	r3, #3
 8002c74:	e004      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e002      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_GPIO_Init+0x228>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	f002 0203 	and.w	r2, r2, #3
 8002c86:	0092      	lsls	r2, r2, #2
 8002c88:	4093      	lsls	r3, r2
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c90:	4935      	ldr	r1, [pc, #212]	@ (8002d68 <HAL_GPIO_Init+0x310>)
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	3302      	adds	r3, #2
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4013      	ands	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cc2:	4a32      	ldr	r2, [pc, #200]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002cc8:	4b30      	ldr	r3, [pc, #192]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cec:	4a27      	ldr	r2, [pc, #156]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cf2:	4b26      	ldr	r3, [pc, #152]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d16:	4a1d      	ldr	r2, [pc, #116]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d40:	4a12      	ldr	r2, [pc, #72]	@ (8002d8c <HAL_GPIO_Init+0x334>)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	61fb      	str	r3, [r7, #28]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	2b0f      	cmp	r3, #15
 8002d50:	f67f ae90 	bls.w	8002a74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	3724      	adds	r7, #36	@ 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40013800 	.word	0x40013800
 8002d6c:	40020000 	.word	0x40020000
 8002d70:	40020400 	.word	0x40020400
 8002d74:	40020800 	.word	0x40020800
 8002d78:	40020c00 	.word	0x40020c00
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40021400 	.word	0x40021400
 8002d84:	40021800 	.word	0x40021800
 8002d88:	40021c00 	.word	0x40021c00
 8002d8c:	40013c00 	.word	0x40013c00

08002d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002da0:	787b      	ldrb	r3, [r7, #1]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002da6:	887a      	ldrh	r2, [r7, #2]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dac:	e003      	b.n	8002db6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dae:	887b      	ldrh	r3, [r7, #2]
 8002db0:	041a      	lsls	r2, r3, #16
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	619a      	str	r2, [r3, #24]
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
	...

08002dc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e12b      	b.n	800302e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d106      	bne.n	8002df0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7fe f9d2 	bl	8001194 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2224      	movs	r2, #36	@ 0x24
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e28:	f000 ff06 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 8002e2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4a81      	ldr	r2, [pc, #516]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d807      	bhi.n	8002e48 <HAL_I2C_Init+0x84>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4a80      	ldr	r2, [pc, #512]	@ (800303c <HAL_I2C_Init+0x278>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	bf94      	ite	ls
 8002e40:	2301      	movls	r3, #1
 8002e42:	2300      	movhi	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	e006      	b.n	8002e56 <HAL_I2C_Init+0x92>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003040 <HAL_I2C_Init+0x27c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	bf94      	ite	ls
 8002e50:	2301      	movls	r3, #1
 8002e52:	2300      	movhi	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e0e7      	b.n	800302e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4a78      	ldr	r2, [pc, #480]	@ (8003044 <HAL_I2C_Init+0x280>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	0c9b      	lsrs	r3, r3, #18
 8002e68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d802      	bhi.n	8002e98 <HAL_I2C_Init+0xd4>
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	3301      	adds	r3, #1
 8002e96:	e009      	b.n	8002eac <HAL_I2C_Init+0xe8>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	4a69      	ldr	r2, [pc, #420]	@ (8003048 <HAL_I2C_Init+0x284>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	3301      	adds	r3, #1
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ebe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	495c      	ldr	r1, [pc, #368]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002ec8:	428b      	cmp	r3, r1
 8002eca:	d819      	bhi.n	8002f00 <HAL_I2C_Init+0x13c>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1e59      	subs	r1, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eda:	1c59      	adds	r1, r3, #1
 8002edc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <HAL_I2C_Init+0x138>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1e59      	subs	r1, r3, #1
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efa:	e051      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002efc:	2304      	movs	r3, #4
 8002efe:	e04f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d111      	bne.n	8002f2c <HAL_I2C_Init+0x168>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1e58      	subs	r0, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	440b      	add	r3, r1
 8002f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e012      	b.n	8002f52 <HAL_I2C_Init+0x18e>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_I2C_Init+0x196>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e022      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10e      	bne.n	8002f80 <HAL_I2C_Init+0x1bc>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1e58      	subs	r0, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6859      	ldr	r1, [r3, #4]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	440b      	add	r3, r1
 8002f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f74:	3301      	adds	r3, #1
 8002f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f7e:	e00f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	0099      	lsls	r1, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	6809      	ldr	r1, [r1, #0]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69da      	ldr	r2, [r3, #28]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6911      	ldr	r1, [r2, #16]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68d2      	ldr	r2, [r2, #12]
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6812      	ldr	r2, [r2, #0]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695a      	ldr	r2, [r3, #20]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	000186a0 	.word	0x000186a0
 800303c:	001e847f 	.word	0x001e847f
 8003040:	003d08ff 	.word	0x003d08ff
 8003044:	431bde83 	.word	0x431bde83
 8003048:	10624dd3 	.word	0x10624dd3

0800304c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b08a      	sub	sp, #40	@ 0x28
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	607a      	str	r2, [r7, #4]
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	460b      	mov	r3, r1
 800305a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800305c:	f7ff fbba 	bl	80027d4 <HAL_GetTick>
 8003060:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003062:	2301      	movs	r3, #1
 8003064:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b20      	cmp	r3, #32
 8003070:	f040 8111 	bne.w	8003296 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2319      	movs	r3, #25
 800307a:	2201      	movs	r2, #1
 800307c:	4988      	ldr	r1, [pc, #544]	@ (80032a0 <HAL_I2C_IsDeviceReady+0x254>)
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f912 	bl	80032a8 <I2C_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800308a:	2302      	movs	r3, #2
 800308c:	e104      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_I2C_IsDeviceReady+0x50>
 8003098:	2302      	movs	r3, #2
 800309a:	e0fd      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d007      	beq.n	80030c2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2224      	movs	r2, #36	@ 0x24
 80030d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4a70      	ldr	r2, [pc, #448]	@ (80032a4 <HAL_I2C_IsDeviceReady+0x258>)
 80030e4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f000 f8d0 	bl	80032a8 <I2C_WaitOnFlagUntilTimeout>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00d      	beq.n	800312a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800311c:	d103      	bne.n	8003126 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003124:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e0b6      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800312a:	897b      	ldrh	r3, [r7, #10]
 800312c:	b2db      	uxtb	r3, r3
 800312e:	461a      	mov	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003138:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800313a:	f7ff fb4b 	bl	80027d4 <HAL_GetTick>
 800313e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695b      	ldr	r3, [r3, #20]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b02      	cmp	r3, #2
 800314c:	bf0c      	ite	eq
 800314e:	2301      	moveq	r3, #1
 8003150:	2300      	movne	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003164:	bf0c      	ite	eq
 8003166:	2301      	moveq	r3, #1
 8003168:	2300      	movne	r3, #0
 800316a:	b2db      	uxtb	r3, r3
 800316c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800316e:	e025      	b.n	80031bc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003170:	f7ff fb30 	bl	80027d4 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	429a      	cmp	r2, r3
 800317e:	d302      	bcc.n	8003186 <HAL_I2C_IsDeviceReady+0x13a>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d103      	bne.n	800318e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	22a0      	movs	r2, #160	@ 0xa0
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	2b02      	cmp	r3, #2
 800319a:	bf0c      	ite	eq
 800319c:	2301      	moveq	r3, #1
 800319e:	2300      	movne	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	695b      	ldr	r3, [r3, #20]
 80031aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2ba0      	cmp	r3, #160	@ 0xa0
 80031c6:	d005      	beq.n	80031d4 <HAL_I2C_IsDeviceReady+0x188>
 80031c8:	7dfb      	ldrb	r3, [r7, #23]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d102      	bne.n	80031d4 <HAL_I2C_IsDeviceReady+0x188>
 80031ce:	7dbb      	ldrb	r3, [r7, #22]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0cd      	beq.n	8003170 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d129      	bne.n	800323e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031f8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031fa:	2300      	movs	r3, #0
 80031fc:	613b      	str	r3, [r7, #16]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2319      	movs	r3, #25
 8003216:	2201      	movs	r2, #1
 8003218:	4921      	ldr	r1, [pc, #132]	@ (80032a0 <HAL_I2C_IsDeviceReady+0x254>)
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 f844 	bl	80032a8 <I2C_WaitOnFlagUntilTimeout>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e036      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	e02c      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800324c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003256:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	2319      	movs	r3, #25
 800325e:	2201      	movs	r2, #1
 8003260:	490f      	ldr	r1, [pc, #60]	@ (80032a0 <HAL_I2C_IsDeviceReady+0x254>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f820 	bl	80032a8 <I2C_WaitOnFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e012      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003272:	69bb      	ldr	r3, [r7, #24]
 8003274:	3301      	adds	r3, #1
 8003276:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	429a      	cmp	r2, r3
 800327e:	f4ff af32 	bcc.w	80030e6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e000      	b.n	8003298 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003296:	2302      	movs	r3, #2
  }
}
 8003298:	4618      	mov	r0, r3
 800329a:	3720      	adds	r7, #32
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	00100002 	.word	0x00100002
 80032a4:	ffff0000 	.word	0xffff0000

080032a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	603b      	str	r3, [r7, #0]
 80032b4:	4613      	mov	r3, r2
 80032b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032b8:	e025      	b.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c0:	d021      	beq.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c2:	f7ff fa87 	bl	80027d4 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d302      	bcc.n	80032d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d116      	bne.n	8003306 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2220      	movs	r2, #32
 80032e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f2:	f043 0220 	orr.w	r2, r3, #32
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e023      	b.n	800334e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	0c1b      	lsrs	r3, r3, #16
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b01      	cmp	r3, #1
 800330e:	d10d      	bne.n	800332c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	43da      	mvns	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	4013      	ands	r3, r2
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	bf0c      	ite	eq
 8003322:	2301      	moveq	r3, #1
 8003324:	2300      	movne	r3, #0
 8003326:	b2db      	uxtb	r3, r3
 8003328:	461a      	mov	r2, r3
 800332a:	e00c      	b.n	8003346 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	43da      	mvns	r2, r3
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	4013      	ands	r3, r2
 8003338:	b29b      	uxth	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	bf0c      	ite	eq
 800333e:	2301      	moveq	r3, #1
 8003340:	2300      	movne	r3, #0
 8003342:	b2db      	uxtb	r3, r3
 8003344:	461a      	mov	r2, r3
 8003346:	79fb      	ldrb	r3, [r7, #7]
 8003348:	429a      	cmp	r2, r3
 800334a:	d0b6      	beq.n	80032ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e267      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d075      	beq.n	8003462 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003376:	4b88      	ldr	r3, [pc, #544]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 030c 	and.w	r3, r3, #12
 800337e:	2b04      	cmp	r3, #4
 8003380:	d00c      	beq.n	800339c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003382:	4b85      	ldr	r3, [pc, #532]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800338a:	2b08      	cmp	r3, #8
 800338c:	d112      	bne.n	80033b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800338e:	4b82      	ldr	r3, [pc, #520]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800339a:	d10b      	bne.n	80033b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339c:	4b7e      	ldr	r3, [pc, #504]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d05b      	beq.n	8003460 <HAL_RCC_OscConfig+0x108>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d157      	bne.n	8003460 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e242      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033bc:	d106      	bne.n	80033cc <HAL_RCC_OscConfig+0x74>
 80033be:	4b76      	ldr	r3, [pc, #472]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a75      	ldr	r2, [pc, #468]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c8:	6013      	str	r3, [r2, #0]
 80033ca:	e01d      	b.n	8003408 <HAL_RCC_OscConfig+0xb0>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x98>
 80033d6:	4b70      	ldr	r3, [pc, #448]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a6f      	ldr	r2, [pc, #444]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a6c      	ldr	r2, [pc, #432]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e00b      	b.n	8003408 <HAL_RCC_OscConfig+0xb0>
 80033f0:	4b69      	ldr	r3, [pc, #420]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a68      	ldr	r2, [pc, #416]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033fa:	6013      	str	r3, [r2, #0]
 80033fc:	4b66      	ldr	r3, [pc, #408]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a65      	ldr	r2, [pc, #404]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003402:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003406:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d013      	beq.n	8003438 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003410:	f7ff f9e0 	bl	80027d4 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003416:	e008      	b.n	800342a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003418:	f7ff f9dc 	bl	80027d4 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	2b64      	cmp	r3, #100	@ 0x64
 8003424:	d901      	bls.n	800342a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e207      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800342a:	4b5b      	ldr	r3, [pc, #364]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d0f0      	beq.n	8003418 <HAL_RCC_OscConfig+0xc0>
 8003436:	e014      	b.n	8003462 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7ff f9cc 	bl	80027d4 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003440:	f7ff f9c8 	bl	80027d4 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b64      	cmp	r3, #100	@ 0x64
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e1f3      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003452:	4b51      	ldr	r3, [pc, #324]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f0      	bne.n	8003440 <HAL_RCC_OscConfig+0xe8>
 800345e:	e000      	b.n	8003462 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003460:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d063      	beq.n	8003536 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800346e:	4b4a      	ldr	r3, [pc, #296]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00b      	beq.n	8003492 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800347a:	4b47      	ldr	r3, [pc, #284]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003482:	2b08      	cmp	r3, #8
 8003484:	d11c      	bne.n	80034c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003486:	4b44      	ldr	r3, [pc, #272]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d116      	bne.n	80034c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003492:	4b41      	ldr	r3, [pc, #260]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d005      	beq.n	80034aa <HAL_RCC_OscConfig+0x152>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d001      	beq.n	80034aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e1c7      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034aa:	4b3b      	ldr	r3, [pc, #236]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	4937      	ldr	r1, [pc, #220]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034be:	e03a      	b.n	8003536 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d020      	beq.n	800350a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034c8:	4b34      	ldr	r3, [pc, #208]	@ (800359c <HAL_RCC_OscConfig+0x244>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ce:	f7ff f981 	bl	80027d4 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034d6:	f7ff f97d 	bl	80027d4 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e1a8      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f4:	4b28      	ldr	r3, [pc, #160]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	4925      	ldr	r1, [pc, #148]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 8003504:	4313      	orrs	r3, r2
 8003506:	600b      	str	r3, [r1, #0]
 8003508:	e015      	b.n	8003536 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800350a:	4b24      	ldr	r3, [pc, #144]	@ (800359c <HAL_RCC_OscConfig+0x244>)
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003510:	f7ff f960 	bl	80027d4 <HAL_GetTick>
 8003514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003516:	e008      	b.n	800352a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003518:	f7ff f95c 	bl	80027d4 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d901      	bls.n	800352a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	e187      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800352a:	4b1b      	ldr	r3, [pc, #108]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d1f0      	bne.n	8003518 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b00      	cmp	r3, #0
 8003540:	d036      	beq.n	80035b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d016      	beq.n	8003578 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800354a:	4b15      	ldr	r3, [pc, #84]	@ (80035a0 <HAL_RCC_OscConfig+0x248>)
 800354c:	2201      	movs	r2, #1
 800354e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003550:	f7ff f940 	bl	80027d4 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003558:	f7ff f93c 	bl	80027d4 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e167      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800356a:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <HAL_RCC_OscConfig+0x240>)
 800356c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d0f0      	beq.n	8003558 <HAL_RCC_OscConfig+0x200>
 8003576:	e01b      	b.n	80035b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003578:	4b09      	ldr	r3, [pc, #36]	@ (80035a0 <HAL_RCC_OscConfig+0x248>)
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800357e:	f7ff f929 	bl	80027d4 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003584:	e00e      	b.n	80035a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003586:	f7ff f925 	bl	80027d4 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d907      	bls.n	80035a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e150      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
 8003598:	40023800 	.word	0x40023800
 800359c:	42470000 	.word	0x42470000
 80035a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035a4:	4b88      	ldr	r3, [pc, #544]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80035a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d1ea      	bne.n	8003586 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 8097 	beq.w	80036ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035be:	2300      	movs	r3, #0
 80035c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035c2:	4b81      	ldr	r3, [pc, #516]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10f      	bne.n	80035ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	4b7d      	ldr	r3, [pc, #500]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	4a7c      	ldr	r2, [pc, #496]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80035d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80035de:	4b7a      	ldr	r3, [pc, #488]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80035e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035ea:	2301      	movs	r3, #1
 80035ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ee:	4b77      	ldr	r3, [pc, #476]	@ (80037cc <HAL_RCC_OscConfig+0x474>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d118      	bne.n	800362c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035fa:	4b74      	ldr	r3, [pc, #464]	@ (80037cc <HAL_RCC_OscConfig+0x474>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a73      	ldr	r2, [pc, #460]	@ (80037cc <HAL_RCC_OscConfig+0x474>)
 8003600:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003606:	f7ff f8e5 	bl	80027d4 <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360c:	e008      	b.n	8003620 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800360e:	f7ff f8e1 	bl	80027d4 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d901      	bls.n	8003620 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800361c:	2303      	movs	r3, #3
 800361e:	e10c      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003620:	4b6a      	ldr	r3, [pc, #424]	@ (80037cc <HAL_RCC_OscConfig+0x474>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0f0      	beq.n	800360e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d106      	bne.n	8003642 <HAL_RCC_OscConfig+0x2ea>
 8003634:	4b64      	ldr	r3, [pc, #400]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003638:	4a63      	ldr	r2, [pc, #396]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800363a:	f043 0301 	orr.w	r3, r3, #1
 800363e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003640:	e01c      	b.n	800367c <HAL_RCC_OscConfig+0x324>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b05      	cmp	r3, #5
 8003648:	d10c      	bne.n	8003664 <HAL_RCC_OscConfig+0x30c>
 800364a:	4b5f      	ldr	r3, [pc, #380]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364e:	4a5e      	ldr	r2, [pc, #376]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003650:	f043 0304 	orr.w	r3, r3, #4
 8003654:	6713      	str	r3, [r2, #112]	@ 0x70
 8003656:	4b5c      	ldr	r3, [pc, #368]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800365a:	4a5b      	ldr	r2, [pc, #364]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800365c:	f043 0301 	orr.w	r3, r3, #1
 8003660:	6713      	str	r3, [r2, #112]	@ 0x70
 8003662:	e00b      	b.n	800367c <HAL_RCC_OscConfig+0x324>
 8003664:	4b58      	ldr	r3, [pc, #352]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003668:	4a57      	ldr	r2, [pc, #348]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800366a:	f023 0301 	bic.w	r3, r3, #1
 800366e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003670:	4b55      	ldr	r3, [pc, #340]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003674:	4a54      	ldr	r2, [pc, #336]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003676:	f023 0304 	bic.w	r3, r3, #4
 800367a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d015      	beq.n	80036b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003684:	f7ff f8a6 	bl	80027d4 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800368a:	e00a      	b.n	80036a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800368c:	f7ff f8a2 	bl	80027d4 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800369a:	4293      	cmp	r3, r2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e0cb      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036a2:	4b49      	ldr	r3, [pc, #292]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80036a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0ee      	beq.n	800368c <HAL_RCC_OscConfig+0x334>
 80036ae:	e014      	b.n	80036da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b0:	f7ff f890 	bl	80027d4 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036b6:	e00a      	b.n	80036ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036b8:	f7ff f88c 	bl	80027d4 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e0b5      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ce:	4b3e      	ldr	r3, [pc, #248]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80036d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1ee      	bne.n	80036b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036da:	7dfb      	ldrb	r3, [r7, #23]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d105      	bne.n	80036ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036e0:	4b39      	ldr	r3, [pc, #228]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80036e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e4:	4a38      	ldr	r2, [pc, #224]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80036e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80a1 	beq.w	8003838 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036f6:	4b34      	ldr	r3, [pc, #208]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80036f8:	689b      	ldr	r3, [r3, #8]
 80036fa:	f003 030c 	and.w	r3, r3, #12
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d05c      	beq.n	80037bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	2b02      	cmp	r3, #2
 8003708:	d141      	bne.n	800378e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800370a:	4b31      	ldr	r3, [pc, #196]	@ (80037d0 <HAL_RCC_OscConfig+0x478>)
 800370c:	2200      	movs	r2, #0
 800370e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003710:	f7ff f860 	bl	80027d4 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003718:	f7ff f85c 	bl	80027d4 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e087      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800372a:	4b27      	ldr	r3, [pc, #156]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	019b      	lsls	r3, r3, #6
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800374c:	085b      	lsrs	r3, r3, #1
 800374e:	3b01      	subs	r3, #1
 8003750:	041b      	lsls	r3, r3, #16
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003758:	061b      	lsls	r3, r3, #24
 800375a:	491b      	ldr	r1, [pc, #108]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 800375c:	4313      	orrs	r3, r2
 800375e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003760:	4b1b      	ldr	r3, [pc, #108]	@ (80037d0 <HAL_RCC_OscConfig+0x478>)
 8003762:	2201      	movs	r2, #1
 8003764:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003766:	f7ff f835 	bl	80027d4 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376c:	e008      	b.n	8003780 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800376e:	f7ff f831 	bl	80027d4 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d901      	bls.n	8003780 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e05c      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003780:	4b11      	ldr	r3, [pc, #68]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d0f0      	beq.n	800376e <HAL_RCC_OscConfig+0x416>
 800378c:	e054      	b.n	8003838 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800378e:	4b10      	ldr	r3, [pc, #64]	@ (80037d0 <HAL_RCC_OscConfig+0x478>)
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7ff f81e 	bl	80027d4 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800379c:	f7ff f81a 	bl	80027d4 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e045      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ae:	4b06      	ldr	r3, [pc, #24]	@ (80037c8 <HAL_RCC_OscConfig+0x470>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x444>
 80037ba:	e03d      	b.n	8003838 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d107      	bne.n	80037d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e038      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40007000 	.word	0x40007000
 80037d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x4ec>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d028      	beq.n	8003834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d121      	bne.n	8003834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d11a      	bne.n	8003834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003804:	4013      	ands	r3, r2
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800380a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800380c:	4293      	cmp	r3, r2
 800380e:	d111      	bne.n	8003834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	085b      	lsrs	r3, r3, #1
 800381c:	3b01      	subs	r3, #1
 800381e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003820:	429a      	cmp	r2, r3
 8003822:	d107      	bne.n	8003834 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e000      	b.n	800383a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3718      	adds	r7, #24
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023800 	.word	0x40023800

08003848 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d101      	bne.n	800385c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e0cc      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800385c:	4b68      	ldr	r3, [pc, #416]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d90c      	bls.n	8003884 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800386a:	4b65      	ldr	r3, [pc, #404]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	b2d2      	uxtb	r2, r2
 8003870:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b63      	ldr	r3, [pc, #396]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0b8      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d020      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d005      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800389c:	4b59      	ldr	r3, [pc, #356]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	4a58      	ldr	r2, [pc, #352]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80038a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038b4:	4b53      	ldr	r3, [pc, #332]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	4a52      	ldr	r2, [pc, #328]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c0:	4b50      	ldr	r3, [pc, #320]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	494d      	ldr	r1, [pc, #308]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d044      	beq.n	8003968 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b47      	ldr	r3, [pc, #284]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d119      	bne.n	8003926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e07f      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d003      	beq.n	8003906 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003902:	2b03      	cmp	r3, #3
 8003904:	d107      	bne.n	8003916 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003906:	4b3f      	ldr	r3, [pc, #252]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e06f      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003916:	4b3b      	ldr	r3, [pc, #236]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e067      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003926:	4b37      	ldr	r3, [pc, #220]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f023 0203 	bic.w	r2, r3, #3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	4934      	ldr	r1, [pc, #208]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 8003934:	4313      	orrs	r3, r2
 8003936:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003938:	f7fe ff4c 	bl	80027d4 <HAL_GetTick>
 800393c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800393e:	e00a      	b.n	8003956 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003940:	f7fe ff48 	bl	80027d4 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394e:	4293      	cmp	r3, r2
 8003950:	d901      	bls.n	8003956 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e04f      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003956:	4b2b      	ldr	r3, [pc, #172]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 020c 	and.w	r2, r3, #12
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	429a      	cmp	r2, r3
 8003966:	d1eb      	bne.n	8003940 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003968:	4b25      	ldr	r3, [pc, #148]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d20c      	bcs.n	8003990 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003976:	4b22      	ldr	r3, [pc, #136]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	4b20      	ldr	r3, [pc, #128]	@ (8003a00 <HAL_RCC_ClockConfig+0x1b8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e032      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800399c:	4b19      	ldr	r3, [pc, #100]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	4916      	ldr	r1, [pc, #88]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d009      	beq.n	80039ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ba:	4b12      	ldr	r3, [pc, #72]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	490e      	ldr	r1, [pc, #56]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039ce:	f000 f821 	bl	8003a14 <HAL_RCC_GetSysClockFreq>
 80039d2:	4602      	mov	r2, r0
 80039d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a04 <HAL_RCC_ClockConfig+0x1bc>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	490a      	ldr	r1, [pc, #40]	@ (8003a08 <HAL_RCC_ClockConfig+0x1c0>)
 80039e0:	5ccb      	ldrb	r3, [r1, r3]
 80039e2:	fa22 f303 	lsr.w	r3, r2, r3
 80039e6:	4a09      	ldr	r2, [pc, #36]	@ (8003a0c <HAL_RCC_ClockConfig+0x1c4>)
 80039e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_ClockConfig+0x1c8>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe feac 	bl	800274c <HAL_InitTick>

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40023c00 	.word	0x40023c00
 8003a04:	40023800 	.word	0x40023800
 8003a08:	0802e40c 	.word	0x0802e40c
 8003a0c:	20000008 	.word	0x20000008
 8003a10:	2000000c 	.word	0x2000000c

08003a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a18:	b094      	sub	sp, #80	@ 0x50
 8003a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a20:	2300      	movs	r3, #0
 8003a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a24:	2300      	movs	r3, #0
 8003a26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a2c:	4b79      	ldr	r3, [pc, #484]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	2b08      	cmp	r3, #8
 8003a36:	d00d      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x40>
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	f200 80e1 	bhi.w	8003c00 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d002      	beq.n	8003a48 <HAL_RCC_GetSysClockFreq+0x34>
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d003      	beq.n	8003a4e <HAL_RCC_GetSysClockFreq+0x3a>
 8003a46:	e0db      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a48:	4b73      	ldr	r3, [pc, #460]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003a4c:	e0db      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a4e:	4b73      	ldr	r3, [pc, #460]	@ (8003c1c <HAL_RCC_GetSysClockFreq+0x208>)
 8003a50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a52:	e0d8      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a54:	4b6f      	ldr	r3, [pc, #444]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a5e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d063      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	099b      	lsrs	r3, r3, #6
 8003a70:	2200      	movs	r2, #0
 8003a72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a7e:	2300      	movs	r3, #0
 8003a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a86:	4622      	mov	r2, r4
 8003a88:	462b      	mov	r3, r5
 8003a8a:	f04f 0000 	mov.w	r0, #0
 8003a8e:	f04f 0100 	mov.w	r1, #0
 8003a92:	0159      	lsls	r1, r3, #5
 8003a94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a98:	0150      	lsls	r0, r2, #5
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	1a51      	subs	r1, r2, r1
 8003aa2:	6139      	str	r1, [r7, #16]
 8003aa4:	4629      	mov	r1, r5
 8003aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ab8:	4659      	mov	r1, fp
 8003aba:	018b      	lsls	r3, r1, #6
 8003abc:	4651      	mov	r1, sl
 8003abe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ac2:	4651      	mov	r1, sl
 8003ac4:	018a      	lsls	r2, r1, #6
 8003ac6:	4651      	mov	r1, sl
 8003ac8:	ebb2 0801 	subs.w	r8, r2, r1
 8003acc:	4659      	mov	r1, fp
 8003ace:	eb63 0901 	sbc.w	r9, r3, r1
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ade:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ae2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ae6:	4690      	mov	r8, r2
 8003ae8:	4699      	mov	r9, r3
 8003aea:	4623      	mov	r3, r4
 8003aec:	eb18 0303 	adds.w	r3, r8, r3
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	462b      	mov	r3, r5
 8003af4:	eb49 0303 	adc.w	r3, r9, r3
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	f04f 0200 	mov.w	r2, #0
 8003afe:	f04f 0300 	mov.w	r3, #0
 8003b02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b06:	4629      	mov	r1, r5
 8003b08:	024b      	lsls	r3, r1, #9
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b10:	4621      	mov	r1, r4
 8003b12:	024a      	lsls	r2, r1, #9
 8003b14:	4610      	mov	r0, r2
 8003b16:	4619      	mov	r1, r3
 8003b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b20:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b24:	f7fc fbac 	bl	8000280 <__aeabi_uldivmod>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b30:	e058      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b32:	4b38      	ldr	r3, [pc, #224]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	099b      	lsrs	r3, r3, #6
 8003b38:	2200      	movs	r2, #0
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	4611      	mov	r1, r2
 8003b3e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b42:	623b      	str	r3, [r7, #32]
 8003b44:	2300      	movs	r3, #0
 8003b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b48:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b4c:	4642      	mov	r2, r8
 8003b4e:	464b      	mov	r3, r9
 8003b50:	f04f 0000 	mov.w	r0, #0
 8003b54:	f04f 0100 	mov.w	r1, #0
 8003b58:	0159      	lsls	r1, r3, #5
 8003b5a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b5e:	0150      	lsls	r0, r2, #5
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4641      	mov	r1, r8
 8003b66:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b6a:	4649      	mov	r1, r9
 8003b6c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b7c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b80:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b84:	ebb2 040a 	subs.w	r4, r2, sl
 8003b88:	eb63 050b 	sbc.w	r5, r3, fp
 8003b8c:	f04f 0200 	mov.w	r2, #0
 8003b90:	f04f 0300 	mov.w	r3, #0
 8003b94:	00eb      	lsls	r3, r5, #3
 8003b96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b9a:	00e2      	lsls	r2, r4, #3
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	461d      	mov	r5, r3
 8003ba0:	4643      	mov	r3, r8
 8003ba2:	18e3      	adds	r3, r4, r3
 8003ba4:	603b      	str	r3, [r7, #0]
 8003ba6:	464b      	mov	r3, r9
 8003ba8:	eb45 0303 	adc.w	r3, r5, r3
 8003bac:	607b      	str	r3, [r7, #4]
 8003bae:	f04f 0200 	mov.w	r2, #0
 8003bb2:	f04f 0300 	mov.w	r3, #0
 8003bb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bba:	4629      	mov	r1, r5
 8003bbc:	028b      	lsls	r3, r1, #10
 8003bbe:	4621      	mov	r1, r4
 8003bc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	028a      	lsls	r2, r1, #10
 8003bc8:	4610      	mov	r0, r2
 8003bca:	4619      	mov	r1, r3
 8003bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bce:	2200      	movs	r2, #0
 8003bd0:	61bb      	str	r3, [r7, #24]
 8003bd2:	61fa      	str	r2, [r7, #28]
 8003bd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bd8:	f7fc fb52 	bl	8000280 <__aeabi_uldivmod>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4613      	mov	r3, r2
 8003be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003be4:	4b0b      	ldr	r3, [pc, #44]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x200>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	0c1b      	lsrs	r3, r3, #16
 8003bea:	f003 0303 	and.w	r3, r3, #3
 8003bee:	3301      	adds	r3, #1
 8003bf0:	005b      	lsls	r3, r3, #1
 8003bf2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003bf4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003bf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bfe:	e002      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c00:	4b05      	ldr	r3, [pc, #20]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3750      	adds	r7, #80	@ 0x50
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c12:	bf00      	nop
 8003c14:	40023800 	.word	0x40023800
 8003c18:	00f42400 	.word	0x00f42400
 8003c1c:	007a1200 	.word	0x007a1200

08003c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c24:	4b03      	ldr	r3, [pc, #12]	@ (8003c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20000008 	.word	0x20000008

08003c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c3c:	f7ff fff0 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c40:	4602      	mov	r2, r0
 8003c42:	4b05      	ldr	r3, [pc, #20]	@ (8003c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	0a9b      	lsrs	r3, r3, #10
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	4903      	ldr	r1, [pc, #12]	@ (8003c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c4e:	5ccb      	ldrb	r3, [r1, r3]
 8003c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	0802e41c 	.word	0x0802e41c

08003c60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b082      	sub	sp, #8
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e07b      	b.n	8003d6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d108      	bne.n	8003c8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c82:	d009      	beq.n	8003c98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	61da      	str	r2, [r3, #28]
 8003c8a:	e005      	b.n	8003c98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d106      	bne.n	8003cb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f7fe fafe 	bl	80022b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cea:	431a      	orrs	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	431a      	orrs	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	695b      	ldr	r3, [r3, #20]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	431a      	orrs	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	69db      	ldr	r3, [r3, #28]
 8003d0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d1c:	ea42 0103 	orr.w	r1, r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	0c1b      	lsrs	r3, r3, #16
 8003d36:	f003 0104 	and.w	r1, r3, #4
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3e:	f003 0210 	and.w	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	69da      	ldr	r2, [r3, #28]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}

08003d72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b088      	sub	sp, #32
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	60f8      	str	r0, [r7, #12]
 8003d7a:	60b9      	str	r1, [r7, #8]
 8003d7c:	603b      	str	r3, [r7, #0]
 8003d7e:	4613      	mov	r3, r2
 8003d80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_SPI_Transmit+0x22>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e126      	b.n	8003fe2 <HAL_SPI_Transmit+0x270>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d9c:	f7fe fd1a 	bl	80027d4 <HAL_GetTick>
 8003da0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003da2:	88fb      	ldrh	r3, [r7, #6]
 8003da4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d002      	beq.n	8003db8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003db2:	2302      	movs	r3, #2
 8003db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003db6:	e10b      	b.n	8003fd0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <HAL_SPI_Transmit+0x52>
 8003dbe:	88fb      	ldrh	r3, [r7, #6]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d102      	bne.n	8003dca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003dc8:	e102      	b.n	8003fd0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2203      	movs	r2, #3
 8003dce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	88fa      	ldrh	r2, [r7, #6]
 8003de2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	88fa      	ldrh	r2, [r7, #6]
 8003de8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e10:	d10f      	bne.n	8003e32 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e3c:	2b40      	cmp	r3, #64	@ 0x40
 8003e3e:	d007      	beq.n	8003e50 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e58:	d14b      	bne.n	8003ef2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <HAL_SPI_Transmit+0xf6>
 8003e62:	8afb      	ldrh	r3, [r7, #22]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d13e      	bne.n	8003ee6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6c:	881a      	ldrh	r2, [r3, #0]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e78:	1c9a      	adds	r2, r3, #2
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e8c:	e02b      	b.n	8003ee6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d112      	bne.n	8003ec2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea0:	881a      	ldrh	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eac:	1c9a      	adds	r2, r3, #2
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003ec0:	e011      	b.n	8003ee6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ec2:	f7fe fc87 	bl	80027d4 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d803      	bhi.n	8003eda <HAL_SPI_Transmit+0x168>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed8:	d102      	bne.n	8003ee0 <HAL_SPI_Transmit+0x16e>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d102      	bne.n	8003ee6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ee4:	e074      	b.n	8003fd0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ce      	bne.n	8003e8e <HAL_SPI_Transmit+0x11c>
 8003ef0:	e04c      	b.n	8003f8c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d002      	beq.n	8003f00 <HAL_SPI_Transmit+0x18e>
 8003efa:	8afb      	ldrh	r3, [r7, #22]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d140      	bne.n	8003f82 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	330c      	adds	r3, #12
 8003f0a:	7812      	ldrb	r2, [r2, #0]
 8003f0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f26:	e02c      	b.n	8003f82 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d113      	bne.n	8003f5e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	7812      	ldrb	r2, [r2, #0]
 8003f42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003f5c:	e011      	b.n	8003f82 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f5e:	f7fe fc39 	bl	80027d4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d803      	bhi.n	8003f76 <HAL_SPI_Transmit+0x204>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d102      	bne.n	8003f7c <HAL_SPI_Transmit+0x20a>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d102      	bne.n	8003f82 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f80:	e026      	b.n	8003fd0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1cd      	bne.n	8003f28 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	6839      	ldr	r1, [r7, #0]
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 fbcb 	bl	800472c <SPI_EndRxTxTransaction>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d002      	beq.n	8003fa2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10a      	bne.n	8003fc0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003faa:	2300      	movs	r3, #0
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	613b      	str	r3, [r7, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	613b      	str	r3, [r7, #16]
 8003fbe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	77fb      	strb	r3, [r7, #31]
 8003fcc:	e000      	b.n	8003fd0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003fce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003fe0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3720      	adds	r7, #32
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b088      	sub	sp, #32
 8003fee:	af02      	add	r7, sp, #8
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	603b      	str	r3, [r7, #0]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004006:	d112      	bne.n	800402e <HAL_SPI_Receive+0x44>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10e      	bne.n	800402e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2204      	movs	r2, #4
 8004014:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004018:	88fa      	ldrh	r2, [r7, #6]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	4613      	mov	r3, r2
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f8f1 	bl	800420c <HAL_SPI_TransmitReceive>
 800402a:	4603      	mov	r3, r0
 800402c:	e0ea      	b.n	8004204 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_SPI_Receive+0x52>
 8004038:	2302      	movs	r3, #2
 800403a:	e0e3      	b.n	8004204 <HAL_SPI_Receive+0x21a>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004044:	f7fe fbc6 	bl	80027d4 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b01      	cmp	r3, #1
 8004054:	d002      	beq.n	800405c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004056:	2302      	movs	r3, #2
 8004058:	75fb      	strb	r3, [r7, #23]
    goto error;
 800405a:	e0ca      	b.n	80041f2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_SPI_Receive+0x7e>
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800406c:	e0c1      	b.n	80041f2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2204      	movs	r2, #4
 8004072:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	88fa      	ldrh	r2, [r7, #6]
 8004086:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	88fa      	ldrh	r2, [r7, #6]
 800408c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040b4:	d10f      	bne.n	80040d6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80040d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e0:	2b40      	cmp	r3, #64	@ 0x40
 80040e2:	d007      	beq.n	80040f4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d162      	bne.n	80041c2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80040fc:	e02e      	b.n	800415c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b01      	cmp	r3, #1
 800410a:	d115      	bne.n	8004138 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f103 020c 	add.w	r2, r3, #12
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	7812      	ldrb	r2, [r2, #0]
 800411a:	b2d2      	uxtb	r2, r2
 800411c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004122:	1c5a      	adds	r2, r3, #1
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800412c:	b29b      	uxth	r3, r3
 800412e:	3b01      	subs	r3, #1
 8004130:	b29a      	uxth	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004136:	e011      	b.n	800415c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004138:	f7fe fb4c 	bl	80027d4 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	429a      	cmp	r2, r3
 8004146:	d803      	bhi.n	8004150 <HAL_SPI_Receive+0x166>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414e:	d102      	bne.n	8004156 <HAL_SPI_Receive+0x16c>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d102      	bne.n	800415c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	75fb      	strb	r3, [r7, #23]
          goto error;
 800415a:	e04a      	b.n	80041f2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004160:	b29b      	uxth	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d1cb      	bne.n	80040fe <HAL_SPI_Receive+0x114>
 8004166:	e031      	b.n	80041cc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b01      	cmp	r3, #1
 8004174:	d113      	bne.n	800419e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68da      	ldr	r2, [r3, #12]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	b292      	uxth	r2, r2
 8004182:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004188:	1c9a      	adds	r2, r3, #2
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004192:	b29b      	uxth	r3, r3
 8004194:	3b01      	subs	r3, #1
 8004196:	b29a      	uxth	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800419c:	e011      	b.n	80041c2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800419e:	f7fe fb19 	bl	80027d4 <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d803      	bhi.n	80041b6 <HAL_SPI_Receive+0x1cc>
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b4:	d102      	bne.n	80041bc <HAL_SPI_Receive+0x1d2>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d102      	bne.n	80041c2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80041c0:	e017      	b.n	80041f2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1cd      	bne.n	8004168 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	6839      	ldr	r1, [r7, #0]
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 fa45 	bl	8004660 <SPI_EndRxTransaction>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d002      	beq.n	80041e2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2220      	movs	r2, #32
 80041e0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	75fb      	strb	r3, [r7, #23]
 80041ee:	e000      	b.n	80041f2 <HAL_SPI_Receive+0x208>
  }

error :
 80041f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004202:	7dfb      	ldrb	r3, [r7, #23]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3718      	adds	r7, #24
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b08c      	sub	sp, #48	@ 0x30
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
 8004218:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800421a:	2301      	movs	r3, #1
 800421c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800421e:	2300      	movs	r3, #0
 8004220:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <HAL_SPI_TransmitReceive+0x26>
 800422e:	2302      	movs	r3, #2
 8004230:	e18a      	b.n	8004548 <HAL_SPI_TransmitReceive+0x33c>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800423a:	f7fe facb 	bl	80027d4 <HAL_GetTick>
 800423e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004250:	887b      	ldrh	r3, [r7, #2]
 8004252:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004254:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004258:	2b01      	cmp	r3, #1
 800425a:	d00f      	beq.n	800427c <HAL_SPI_TransmitReceive+0x70>
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004262:	d107      	bne.n	8004274 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d103      	bne.n	8004274 <HAL_SPI_TransmitReceive+0x68>
 800426c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004270:	2b04      	cmp	r3, #4
 8004272:	d003      	beq.n	800427c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004274:	2302      	movs	r3, #2
 8004276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800427a:	e15b      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d005      	beq.n	800428e <HAL_SPI_TransmitReceive+0x82>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <HAL_SPI_TransmitReceive+0x82>
 8004288:	887b      	ldrh	r3, [r7, #2]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d103      	bne.n	8004296 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8004294:	e14e      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d003      	beq.n	80042aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2205      	movs	r2, #5
 80042a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	2200      	movs	r2, #0
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	887a      	ldrh	r2, [r7, #2]
 80042ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	887a      	ldrh	r2, [r7, #2]
 80042c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	887a      	ldrh	r2, [r7, #2]
 80042cc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	887a      	ldrh	r2, [r7, #2]
 80042d2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ea:	2b40      	cmp	r3, #64	@ 0x40
 80042ec:	d007      	beq.n	80042fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004306:	d178      	bne.n	80043fa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_SPI_TransmitReceive+0x10a>
 8004310:	8b7b      	ldrh	r3, [r7, #26]
 8004312:	2b01      	cmp	r3, #1
 8004314:	d166      	bne.n	80043e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431a:	881a      	ldrh	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004326:	1c9a      	adds	r2, r3, #2
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800433a:	e053      	b.n	80043e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b02      	cmp	r3, #2
 8004348:	d11b      	bne.n	8004382 <HAL_SPI_TransmitReceive+0x176>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d016      	beq.n	8004382 <HAL_SPI_TransmitReceive+0x176>
 8004354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004356:	2b01      	cmp	r3, #1
 8004358:	d113      	bne.n	8004382 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	881a      	ldrh	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	1c9a      	adds	r2, r3, #2
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004374:	b29b      	uxth	r3, r3
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 0301 	and.w	r3, r3, #1
 800438c:	2b01      	cmp	r3, #1
 800438e:	d119      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x1b8>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004394:	b29b      	uxth	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d014      	beq.n	80043c4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a4:	b292      	uxth	r2, r2
 80043a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ac:	1c9a      	adds	r2, r3, #2
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043c0:	2301      	movs	r3, #1
 80043c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043c4:	f7fe fa06 	bl	80027d4 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d807      	bhi.n	80043e4 <HAL_SPI_TransmitReceive+0x1d8>
 80043d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043da:	d003      	beq.n	80043e4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80043e2:	e0a7      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1a6      	bne.n	800433c <HAL_SPI_TransmitReceive+0x130>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1a1      	bne.n	800433c <HAL_SPI_TransmitReceive+0x130>
 80043f8:	e07c      	b.n	80044f4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <HAL_SPI_TransmitReceive+0x1fc>
 8004402:	8b7b      	ldrh	r3, [r7, #26]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d16b      	bne.n	80044e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	330c      	adds	r3, #12
 8004412:	7812      	ldrb	r2, [r2, #0]
 8004414:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441a:	1c5a      	adds	r2, r3, #1
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800442e:	e057      	b.n	80044e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b02      	cmp	r3, #2
 800443c:	d11c      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x26c>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004442:	b29b      	uxth	r3, r3
 8004444:	2b00      	cmp	r3, #0
 8004446:	d017      	beq.n	8004478 <HAL_SPI_TransmitReceive+0x26c>
 8004448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800444a:	2b01      	cmp	r3, #1
 800444c:	d114      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
 8004458:	7812      	ldrb	r2, [r2, #0]
 800445a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004460:	1c5a      	adds	r2, r3, #1
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b01      	subs	r3, #1
 800446e:	b29a      	uxth	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d119      	bne.n	80044ba <HAL_SPI_TransmitReceive+0x2ae>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448a:	b29b      	uxth	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d014      	beq.n	80044ba <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a2:	1c5a      	adds	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80044b6:	2301      	movs	r3, #1
 80044b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80044ba:	f7fe f98b 	bl	80027d4 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d803      	bhi.n	80044d2 <HAL_SPI_TransmitReceive+0x2c6>
 80044ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d0:	d102      	bne.n	80044d8 <HAL_SPI_TransmitReceive+0x2cc>
 80044d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d103      	bne.n	80044e0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 80044de:	e029      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1a2      	bne.n	8004430 <HAL_SPI_TransmitReceive+0x224>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d19d      	bne.n	8004430 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80044f8:	68f8      	ldr	r0, [r7, #12]
 80044fa:	f000 f917 	bl	800472c <SPI_EndRxTxTransaction>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d006      	beq.n	8004512 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2220      	movs	r2, #32
 800450e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004510:	e010      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d10b      	bne.n	8004532 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800451a:	2300      	movs	r3, #0
 800451c:	617b      	str	r3, [r7, #20]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	617b      	str	r3, [r7, #20]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	e000      	b.n	8004534 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004532:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004544:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004548:	4618      	mov	r0, r3
 800454a:	3730      	adds	r7, #48	@ 0x30
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b088      	sub	sp, #32
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	603b      	str	r3, [r7, #0]
 800455c:	4613      	mov	r3, r2
 800455e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004560:	f7fe f938 	bl	80027d4 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	4413      	add	r3, r2
 800456e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004570:	f7fe f930 	bl	80027d4 <HAL_GetTick>
 8004574:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004576:	4b39      	ldr	r3, [pc, #228]	@ (800465c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	015b      	lsls	r3, r3, #5
 800457c:	0d1b      	lsrs	r3, r3, #20
 800457e:	69fa      	ldr	r2, [r7, #28]
 8004580:	fb02 f303 	mul.w	r3, r2, r3
 8004584:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004586:	e054      	b.n	8004632 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458e:	d050      	beq.n	8004632 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004590:	f7fe f920 	bl	80027d4 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	69fa      	ldr	r2, [r7, #28]
 800459c:	429a      	cmp	r2, r3
 800459e:	d902      	bls.n	80045a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d13d      	bne.n	8004622 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685a      	ldr	r2, [r3, #4]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80045b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045be:	d111      	bne.n	80045e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045c8:	d004      	beq.n	80045d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045d2:	d107      	bne.n	80045e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045ec:	d10f      	bne.n	800460e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800460c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e017      	b.n	8004652 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	3b01      	subs	r3, #1
 8004630:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	689a      	ldr	r2, [r3, #8]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4013      	ands	r3, r2
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	429a      	cmp	r2, r3
 8004640:	bf0c      	ite	eq
 8004642:	2301      	moveq	r3, #1
 8004644:	2300      	movne	r3, #0
 8004646:	b2db      	uxtb	r3, r3
 8004648:	461a      	mov	r2, r3
 800464a:	79fb      	ldrb	r3, [r7, #7]
 800464c:	429a      	cmp	r2, r3
 800464e:	d19b      	bne.n	8004588 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3720      	adds	r7, #32
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	20000008 	.word	0x20000008

08004660 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004674:	d111      	bne.n	800469a <SPI_EndRxTransaction+0x3a>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800467e:	d004      	beq.n	800468a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004688:	d107      	bne.n	800469a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004698:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046a2:	d12a      	bne.n	80046fa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ac:	d012      	beq.n	80046d4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	2200      	movs	r2, #0
 80046b6:	2180      	movs	r1, #128	@ 0x80
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f7ff ff49 	bl	8004550 <SPI_WaitFlagStateUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d02d      	beq.n	8004720 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c8:	f043 0220 	orr.w	r2, r3, #32
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e026      	b.n	8004722 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2200      	movs	r2, #0
 80046dc:	2101      	movs	r1, #1
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f7ff ff36 	bl	8004550 <SPI_WaitFlagStateUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d01a      	beq.n	8004720 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ee:	f043 0220 	orr.w	r2, r3, #32
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e013      	b.n	8004722 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	2200      	movs	r2, #0
 8004702:	2101      	movs	r1, #1
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f7ff ff23 	bl	8004550 <SPI_WaitFlagStateUntilTimeout>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004714:	f043 0220 	orr.w	r2, r3, #32
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e000      	b.n	8004722 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
	...

0800472c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b088      	sub	sp, #32
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004738:	4b1b      	ldr	r3, [pc, #108]	@ (80047a8 <SPI_EndRxTxTransaction+0x7c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a1b      	ldr	r2, [pc, #108]	@ (80047ac <SPI_EndRxTxTransaction+0x80>)
 800473e:	fba2 2303 	umull	r2, r3, r2, r3
 8004742:	0d5b      	lsrs	r3, r3, #21
 8004744:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004748:	fb02 f303 	mul.w	r3, r2, r3
 800474c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004756:	d112      	bne.n	800477e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	9300      	str	r3, [sp, #0]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2200      	movs	r2, #0
 8004760:	2180      	movs	r1, #128	@ 0x80
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f7ff fef4 	bl	8004550 <SPI_WaitFlagStateUntilTimeout>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d016      	beq.n	800479c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004772:	f043 0220 	orr.w	r2, r3, #32
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e00f      	b.n	800479e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00a      	beq.n	800479a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	3b01      	subs	r3, #1
 8004788:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004794:	2b80      	cmp	r3, #128	@ 0x80
 8004796:	d0f2      	beq.n	800477e <SPI_EndRxTxTransaction+0x52>
 8004798:	e000      	b.n	800479c <SPI_EndRxTxTransaction+0x70>
        break;
 800479a:	bf00      	nop
  }

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000008 	.word	0x20000008
 80047ac:	165e9f81 	.word	0x165e9f81

080047b0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e034      	b.n	8004830 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80047da:	68f8      	ldr	r0, [r7, #12]
 80047dc:	f7fc f85c 	bl	8000898 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	3308      	adds	r3, #8
 80047e8:	4619      	mov	r1, r3
 80047ea:	4610      	mov	r0, r2
 80047ec:	f000 fca6 	bl	800513c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6818      	ldr	r0, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	461a      	mov	r2, r3
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	f000 fcf0 	bl	80051e0 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6858      	ldr	r0, [r3, #4]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480c:	6879      	ldr	r1, [r7, #4]
 800480e:	f000 fd25 	bl	800525c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	6892      	ldr	r2, [r2, #8]
 800481a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68fa      	ldr	r2, [r7, #12]
 8004824:	6892      	ldr	r2, [r2, #8]
 8004826:	f041 0101 	orr.w	r1, r1, #1
 800482a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	3710      	adds	r7, #16
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e041      	b.n	80048ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d106      	bne.n	8004864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f7fd febe 	bl	80025e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2202      	movs	r2, #2
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3304      	adds	r3, #4
 8004874:	4619      	mov	r1, r3
 8004876:	4610      	mov	r0, r2
 8004878:	f000 fa96 	bl	8004da8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048cc:	2300      	movs	r3, #0
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
	...

080048d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d001      	beq.n	80048f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e04e      	b.n	800498e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68da      	ldr	r2, [r3, #12]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a23      	ldr	r2, [pc, #140]	@ (800499c <HAL_TIM_Base_Start_IT+0xc4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d022      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800491a:	d01d      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a1f      	ldr	r2, [pc, #124]	@ (80049a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d018      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a1e      	ldr	r2, [pc, #120]	@ (80049a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a1c      	ldr	r2, [pc, #112]	@ (80049a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00e      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a1b      	ldr	r2, [pc, #108]	@ (80049ac <HAL_TIM_Base_Start_IT+0xd4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d009      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a19      	ldr	r2, [pc, #100]	@ (80049b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d004      	beq.n	8004958 <HAL_TIM_Base_Start_IT+0x80>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a18      	ldr	r2, [pc, #96]	@ (80049b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d111      	bne.n	800497c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 0307 	and.w	r3, r3, #7
 8004962:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b06      	cmp	r3, #6
 8004968:	d010      	beq.n	800498c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f042 0201 	orr.w	r2, r2, #1
 8004978:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497a:	e007      	b.n	800498c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3714      	adds	r7, #20
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	40010000 	.word	0x40010000
 80049a0:	40000400 	.word	0x40000400
 80049a4:	40000800 	.word	0x40000800
 80049a8:	40000c00 	.word	0x40000c00
 80049ac:	40010400 	.word	0x40010400
 80049b0:	40014000 	.word	0x40014000
 80049b4:	40001800 	.word	0x40001800

080049b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d122      	bne.n	8004a14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	f003 0302 	and.w	r3, r3, #2
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d11b      	bne.n	8004a14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f06f 0202 	mvn.w	r2, #2
 80049e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	f003 0303 	and.w	r3, r3, #3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f9b5 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004a00:	e005      	b.n	8004a0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f9a7 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f9b8 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	f003 0304 	and.w	r3, r3, #4
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d122      	bne.n	8004a68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f003 0304 	and.w	r3, r3, #4
 8004a2c:	2b04      	cmp	r3, #4
 8004a2e:	d11b      	bne.n	8004a68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f06f 0204 	mvn.w	r2, #4
 8004a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2202      	movs	r2, #2
 8004a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f98b 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004a54:	e005      	b.n	8004a62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f97d 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 f98e 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	f003 0308 	and.w	r3, r3, #8
 8004a72:	2b08      	cmp	r3, #8
 8004a74:	d122      	bne.n	8004abc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d11b      	bne.n	8004abc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f06f 0208 	mvn.w	r2, #8
 8004a8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2204      	movs	r2, #4
 8004a92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f961 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004aa8:	e005      	b.n	8004ab6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f953 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ab0:	6878      	ldr	r0, [r7, #4]
 8004ab2:	f000 f964 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f003 0310 	and.w	r3, r3, #16
 8004ac6:	2b10      	cmp	r3, #16
 8004ac8:	d122      	bne.n	8004b10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f003 0310 	and.w	r3, r3, #16
 8004ad4:	2b10      	cmp	r3, #16
 8004ad6:	d11b      	bne.n	8004b10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f06f 0210 	mvn.w	r2, #16
 8004ae0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2208      	movs	r2, #8
 8004ae6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	69db      	ldr	r3, [r3, #28]
 8004aee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d003      	beq.n	8004afe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f937 	bl	8004d6a <HAL_TIM_IC_CaptureCallback>
 8004afc:	e005      	b.n	8004b0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f929 	bl	8004d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f93a 	bl	8004d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d10e      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d107      	bne.n	8004b3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f06f 0201 	mvn.w	r2, #1
 8004b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fd fb3a 	bl	80021b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b46:	2b80      	cmp	r3, #128	@ 0x80
 8004b48:	d10e      	bne.n	8004b68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b54:	2b80      	cmp	r3, #128	@ 0x80
 8004b56:	d107      	bne.n	8004b68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fae0 	bl	8005128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b72:	2b40      	cmp	r3, #64	@ 0x40
 8004b74:	d10e      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b80:	2b40      	cmp	r3, #64	@ 0x40
 8004b82:	d107      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f8ff 	bl	8004d92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	d10e      	bne.n	8004bc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0320 	and.w	r3, r3, #32
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d107      	bne.n	8004bc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0220 	mvn.w	r2, #32
 8004bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 faaa 	bl	8005114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	3708      	adds	r7, #8
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_TIM_ConfigClockSource+0x1c>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e0b4      	b.n	8004d4e <HAL_TIM_ConfigClockSource+0x186>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c1c:	d03e      	beq.n	8004c9c <HAL_TIM_ConfigClockSource+0xd4>
 8004c1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c22:	f200 8087 	bhi.w	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c2a:	f000 8086 	beq.w	8004d3a <HAL_TIM_ConfigClockSource+0x172>
 8004c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c32:	d87f      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c34:	2b70      	cmp	r3, #112	@ 0x70
 8004c36:	d01a      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0xa6>
 8004c38:	2b70      	cmp	r3, #112	@ 0x70
 8004c3a:	d87b      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c3c:	2b60      	cmp	r3, #96	@ 0x60
 8004c3e:	d050      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x11a>
 8004c40:	2b60      	cmp	r3, #96	@ 0x60
 8004c42:	d877      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c44:	2b50      	cmp	r3, #80	@ 0x50
 8004c46:	d03c      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0xfa>
 8004c48:	2b50      	cmp	r3, #80	@ 0x50
 8004c4a:	d873      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c4c:	2b40      	cmp	r3, #64	@ 0x40
 8004c4e:	d058      	beq.n	8004d02 <HAL_TIM_ConfigClockSource+0x13a>
 8004c50:	2b40      	cmp	r3, #64	@ 0x40
 8004c52:	d86f      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c54:	2b30      	cmp	r3, #48	@ 0x30
 8004c56:	d064      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c58:	2b30      	cmp	r3, #48	@ 0x30
 8004c5a:	d86b      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c5c:	2b20      	cmp	r3, #32
 8004c5e:	d060      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	d867      	bhi.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d05c      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c68:	2b10      	cmp	r3, #16
 8004c6a:	d05a      	beq.n	8004d22 <HAL_TIM_ConfigClockSource+0x15a>
 8004c6c:	e062      	b.n	8004d34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6818      	ldr	r0, [r3, #0]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	6899      	ldr	r1, [r3, #8]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f000 f9ad 	bl	8004fdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	609a      	str	r2, [r3, #8]
      break;
 8004c9a:	e04f      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6818      	ldr	r0, [r3, #0]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	6899      	ldr	r1, [r3, #8]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f000 f996 	bl	8004fdc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cbe:	609a      	str	r2, [r3, #8]
      break;
 8004cc0:	e03c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6818      	ldr	r0, [r3, #0]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6859      	ldr	r1, [r3, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f000 f90a 	bl	8004ee8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2150      	movs	r1, #80	@ 0x50
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f963 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 8004ce0:	e02c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6818      	ldr	r0, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	6859      	ldr	r1, [r3, #4]
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f000 f929 	bl	8004f46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2160      	movs	r1, #96	@ 0x60
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 f953 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 8004d00:	e01c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	6859      	ldr	r1, [r3, #4]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f000 f8ea 	bl	8004ee8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2140      	movs	r1, #64	@ 0x40
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 f943 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 8004d20:	e00c      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f000 f93a 	bl	8004fa6 <TIM_ITRx_SetConfig>
      break;
 8004d32:	e003      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
      break;
 8004d38:	e000      	b.n	8004d3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b083      	sub	sp, #12
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d5e:	bf00      	nop
 8004d60:	370c      	adds	r7, #12
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr

08004d6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b083      	sub	sp, #12
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d86:	bf00      	nop
 8004d88:	370c      	adds	r7, #12
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr

08004d92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b083      	sub	sp, #12
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d9a:	bf00      	nop
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
	...

08004da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a40      	ldr	r2, [pc, #256]	@ (8004ebc <TIM_Base_SetConfig+0x114>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d013      	beq.n	8004de8 <TIM_Base_SetConfig+0x40>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc6:	d00f      	beq.n	8004de8 <TIM_Base_SetConfig+0x40>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a3d      	ldr	r2, [pc, #244]	@ (8004ec0 <TIM_Base_SetConfig+0x118>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d00b      	beq.n	8004de8 <TIM_Base_SetConfig+0x40>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a3c      	ldr	r2, [pc, #240]	@ (8004ec4 <TIM_Base_SetConfig+0x11c>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d007      	beq.n	8004de8 <TIM_Base_SetConfig+0x40>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a3b      	ldr	r2, [pc, #236]	@ (8004ec8 <TIM_Base_SetConfig+0x120>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d003      	beq.n	8004de8 <TIM_Base_SetConfig+0x40>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a3a      	ldr	r2, [pc, #232]	@ (8004ecc <TIM_Base_SetConfig+0x124>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d108      	bne.n	8004dfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a2f      	ldr	r2, [pc, #188]	@ (8004ebc <TIM_Base_SetConfig+0x114>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d02b      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e08:	d027      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8004ec0 <TIM_Base_SetConfig+0x118>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d023      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a2b      	ldr	r2, [pc, #172]	@ (8004ec4 <TIM_Base_SetConfig+0x11c>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d01f      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ec8 <TIM_Base_SetConfig+0x120>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d01b      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a29      	ldr	r2, [pc, #164]	@ (8004ecc <TIM_Base_SetConfig+0x124>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d017      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a28      	ldr	r2, [pc, #160]	@ (8004ed0 <TIM_Base_SetConfig+0x128>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d013      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a27      	ldr	r2, [pc, #156]	@ (8004ed4 <TIM_Base_SetConfig+0x12c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00f      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a26      	ldr	r2, [pc, #152]	@ (8004ed8 <TIM_Base_SetConfig+0x130>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d00b      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a25      	ldr	r2, [pc, #148]	@ (8004edc <TIM_Base_SetConfig+0x134>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d007      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a24      	ldr	r2, [pc, #144]	@ (8004ee0 <TIM_Base_SetConfig+0x138>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d003      	beq.n	8004e5a <TIM_Base_SetConfig+0xb2>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a23      	ldr	r2, [pc, #140]	@ (8004ee4 <TIM_Base_SetConfig+0x13c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d108      	bne.n	8004e6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a0a      	ldr	r2, [pc, #40]	@ (8004ebc <TIM_Base_SetConfig+0x114>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d003      	beq.n	8004ea0 <TIM_Base_SetConfig+0xf8>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8004ecc <TIM_Base_SetConfig+0x124>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d103      	bne.n	8004ea8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	691a      	ldr	r2, [r3, #16]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	615a      	str	r2, [r3, #20]
}
 8004eae:	bf00      	nop
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40000400 	.word	0x40000400
 8004ec4:	40000800 	.word	0x40000800
 8004ec8:	40000c00 	.word	0x40000c00
 8004ecc:	40010400 	.word	0x40010400
 8004ed0:	40014000 	.word	0x40014000
 8004ed4:	40014400 	.word	0x40014400
 8004ed8:	40014800 	.word	0x40014800
 8004edc:	40001800 	.word	0x40001800
 8004ee0:	40001c00 	.word	0x40001c00
 8004ee4:	40002000 	.word	0x40002000

08004ee8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a1b      	ldr	r3, [r3, #32]
 8004efe:	f023 0201 	bic.w	r2, r3, #1
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f023 030a 	bic.w	r3, r3, #10
 8004f24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	621a      	str	r2, [r3, #32]
}
 8004f3a:	bf00      	nop
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b087      	sub	sp, #28
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	60f8      	str	r0, [r7, #12]
 8004f4e:	60b9      	str	r1, [r7, #8]
 8004f50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f023 0210 	bic.w	r2, r3, #16
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	031b      	lsls	r3, r3, #12
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	621a      	str	r2, [r3, #32]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b085      	sub	sp, #20
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f043 0307 	orr.w	r3, r3, #7
 8004fc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	609a      	str	r2, [r3, #8]
}
 8004fd0:	bf00      	nop
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b087      	sub	sp, #28
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ff6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	021a      	lsls	r2, r3, #8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	431a      	orrs	r2, r3
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	4313      	orrs	r3, r2
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	4313      	orrs	r3, r2
 8005008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	697a      	ldr	r2, [r7, #20]
 800500e:	609a      	str	r2, [r3, #8]
}
 8005010:	bf00      	nop
 8005012:	371c      	adds	r7, #28
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800501c:	b480      	push	{r7}
 800501e:	b085      	sub	sp, #20
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005030:	2302      	movs	r3, #2
 8005032:	e05a      	b.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2202      	movs	r2, #2
 8005040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800505a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a21      	ldr	r2, [pc, #132]	@ (80050f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d022      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005080:	d01d      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1d      	ldr	r2, [pc, #116]	@ (80050fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d018      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a1b      	ldr	r2, [pc, #108]	@ (8005100 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d013      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a1a      	ldr	r2, [pc, #104]	@ (8005104 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d00e      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a18      	ldr	r2, [pc, #96]	@ (8005108 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d009      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a17      	ldr	r2, [pc, #92]	@ (800510c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d004      	beq.n	80050be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a15      	ldr	r2, [pc, #84]	@ (8005110 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d10c      	bne.n	80050d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3714      	adds	r7, #20
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	40010000 	.word	0x40010000
 80050fc:	40000400 	.word	0x40000400
 8005100:	40000800 	.word	0x40000800
 8005104:	40000c00 	.word	0x40000c00
 8005108:	40010400 	.word	0x40010400
 800510c:	40014000 	.word	0x40014000
 8005110:	40001800 	.word	0x40001800

08005114 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8005146:	2300      	movs	r3, #0
 8005148:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005154:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	4b20      	ldr	r3, [pc, #128]	@ (80051dc <FSMC_NORSRAM_Init+0xa0>)
 800515a:	4013      	ands	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005166:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800516c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005172:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005178:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800517e:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8005184:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800518a:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8005190:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8005196:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 800519c:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80051a2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 80051a8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	2b08      	cmp	r3, #8
 80051b6:	d103      	bne.n	80051c0 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051be:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	68f9      	ldr	r1, [r7, #12]
 80051c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3714      	adds	r7, #20
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	fff00080 	.word	0xfff00080

080051e0 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051fa:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005202:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800520e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005216:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800521e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	3b01      	subs	r3, #1
 8005226:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005228:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	3b02      	subs	r3, #2
 8005230:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005232:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005238:	4313      	orrs	r3, r2
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6979      	ldr	r1, [r7, #20]
 8005248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	371c      	adds	r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr
	...

0800525c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800526a:	2300      	movs	r3, #0
 800526c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005274:	d122      	bne.n	80052bc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800527e:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4b15      	ldr	r3, [pc, #84]	@ (80052d8 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005284:	4013      	ands	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005292:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800529a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80052a2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80052a8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6979      	ldr	r1, [r7, #20]
 80052b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80052ba:	e005      	b.n	80052c8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80052c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	371c      	adds	r7, #28
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	cff00000 	.word	0xcff00000

080052dc <siprintf>:
 80052dc:	b40e      	push	{r1, r2, r3}
 80052de:	b510      	push	{r4, lr}
 80052e0:	b09d      	sub	sp, #116	@ 0x74
 80052e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80052e4:	9002      	str	r0, [sp, #8]
 80052e6:	9006      	str	r0, [sp, #24]
 80052e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80052ec:	480a      	ldr	r0, [pc, #40]	@ (8005318 <siprintf+0x3c>)
 80052ee:	9107      	str	r1, [sp, #28]
 80052f0:	9104      	str	r1, [sp, #16]
 80052f2:	490a      	ldr	r1, [pc, #40]	@ (800531c <siprintf+0x40>)
 80052f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80052f8:	9105      	str	r1, [sp, #20]
 80052fa:	2400      	movs	r4, #0
 80052fc:	a902      	add	r1, sp, #8
 80052fe:	6800      	ldr	r0, [r0, #0]
 8005300:	9301      	str	r3, [sp, #4]
 8005302:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005304:	f000 f994 	bl	8005630 <_svfiprintf_r>
 8005308:	9b02      	ldr	r3, [sp, #8]
 800530a:	701c      	strb	r4, [r3, #0]
 800530c:	b01d      	add	sp, #116	@ 0x74
 800530e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005312:	b003      	add	sp, #12
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	20000014 	.word	0x20000014
 800531c:	ffff0208 	.word	0xffff0208

08005320 <memset>:
 8005320:	4402      	add	r2, r0
 8005322:	4603      	mov	r3, r0
 8005324:	4293      	cmp	r3, r2
 8005326:	d100      	bne.n	800532a <memset+0xa>
 8005328:	4770      	bx	lr
 800532a:	f803 1b01 	strb.w	r1, [r3], #1
 800532e:	e7f9      	b.n	8005324 <memset+0x4>

08005330 <__errno>:
 8005330:	4b01      	ldr	r3, [pc, #4]	@ (8005338 <__errno+0x8>)
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	20000014 	.word	0x20000014

0800533c <__libc_init_array>:
 800533c:	b570      	push	{r4, r5, r6, lr}
 800533e:	4d0d      	ldr	r5, [pc, #52]	@ (8005374 <__libc_init_array+0x38>)
 8005340:	4c0d      	ldr	r4, [pc, #52]	@ (8005378 <__libc_init_array+0x3c>)
 8005342:	1b64      	subs	r4, r4, r5
 8005344:	10a4      	asrs	r4, r4, #2
 8005346:	2600      	movs	r6, #0
 8005348:	42a6      	cmp	r6, r4
 800534a:	d109      	bne.n	8005360 <__libc_init_array+0x24>
 800534c:	4d0b      	ldr	r5, [pc, #44]	@ (800537c <__libc_init_array+0x40>)
 800534e:	4c0c      	ldr	r4, [pc, #48]	@ (8005380 <__libc_init_array+0x44>)
 8005350:	f000 fc64 	bl	8005c1c <_init>
 8005354:	1b64      	subs	r4, r4, r5
 8005356:	10a4      	asrs	r4, r4, #2
 8005358:	2600      	movs	r6, #0
 800535a:	42a6      	cmp	r6, r4
 800535c:	d105      	bne.n	800536a <__libc_init_array+0x2e>
 800535e:	bd70      	pop	{r4, r5, r6, pc}
 8005360:	f855 3b04 	ldr.w	r3, [r5], #4
 8005364:	4798      	blx	r3
 8005366:	3601      	adds	r6, #1
 8005368:	e7ee      	b.n	8005348 <__libc_init_array+0xc>
 800536a:	f855 3b04 	ldr.w	r3, [r5], #4
 800536e:	4798      	blx	r3
 8005370:	3601      	adds	r6, #1
 8005372:	e7f2      	b.n	800535a <__libc_init_array+0x1e>
 8005374:	0802e460 	.word	0x0802e460
 8005378:	0802e460 	.word	0x0802e460
 800537c:	0802e460 	.word	0x0802e460
 8005380:	0802e464 	.word	0x0802e464

08005384 <__retarget_lock_acquire_recursive>:
 8005384:	4770      	bx	lr

08005386 <__retarget_lock_release_recursive>:
 8005386:	4770      	bx	lr

08005388 <_free_r>:
 8005388:	b538      	push	{r3, r4, r5, lr}
 800538a:	4605      	mov	r5, r0
 800538c:	2900      	cmp	r1, #0
 800538e:	d041      	beq.n	8005414 <_free_r+0x8c>
 8005390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005394:	1f0c      	subs	r4, r1, #4
 8005396:	2b00      	cmp	r3, #0
 8005398:	bfb8      	it	lt
 800539a:	18e4      	addlt	r4, r4, r3
 800539c:	f000 f8e0 	bl	8005560 <__malloc_lock>
 80053a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005418 <_free_r+0x90>)
 80053a2:	6813      	ldr	r3, [r2, #0]
 80053a4:	b933      	cbnz	r3, 80053b4 <_free_r+0x2c>
 80053a6:	6063      	str	r3, [r4, #4]
 80053a8:	6014      	str	r4, [r2, #0]
 80053aa:	4628      	mov	r0, r5
 80053ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053b0:	f000 b8dc 	b.w	800556c <__malloc_unlock>
 80053b4:	42a3      	cmp	r3, r4
 80053b6:	d908      	bls.n	80053ca <_free_r+0x42>
 80053b8:	6820      	ldr	r0, [r4, #0]
 80053ba:	1821      	adds	r1, r4, r0
 80053bc:	428b      	cmp	r3, r1
 80053be:	bf01      	itttt	eq
 80053c0:	6819      	ldreq	r1, [r3, #0]
 80053c2:	685b      	ldreq	r3, [r3, #4]
 80053c4:	1809      	addeq	r1, r1, r0
 80053c6:	6021      	streq	r1, [r4, #0]
 80053c8:	e7ed      	b.n	80053a6 <_free_r+0x1e>
 80053ca:	461a      	mov	r2, r3
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	b10b      	cbz	r3, 80053d4 <_free_r+0x4c>
 80053d0:	42a3      	cmp	r3, r4
 80053d2:	d9fa      	bls.n	80053ca <_free_r+0x42>
 80053d4:	6811      	ldr	r1, [r2, #0]
 80053d6:	1850      	adds	r0, r2, r1
 80053d8:	42a0      	cmp	r0, r4
 80053da:	d10b      	bne.n	80053f4 <_free_r+0x6c>
 80053dc:	6820      	ldr	r0, [r4, #0]
 80053de:	4401      	add	r1, r0
 80053e0:	1850      	adds	r0, r2, r1
 80053e2:	4283      	cmp	r3, r0
 80053e4:	6011      	str	r1, [r2, #0]
 80053e6:	d1e0      	bne.n	80053aa <_free_r+0x22>
 80053e8:	6818      	ldr	r0, [r3, #0]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	6053      	str	r3, [r2, #4]
 80053ee:	4408      	add	r0, r1
 80053f0:	6010      	str	r0, [r2, #0]
 80053f2:	e7da      	b.n	80053aa <_free_r+0x22>
 80053f4:	d902      	bls.n	80053fc <_free_r+0x74>
 80053f6:	230c      	movs	r3, #12
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	e7d6      	b.n	80053aa <_free_r+0x22>
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	1821      	adds	r1, r4, r0
 8005400:	428b      	cmp	r3, r1
 8005402:	bf04      	itt	eq
 8005404:	6819      	ldreq	r1, [r3, #0]
 8005406:	685b      	ldreq	r3, [r3, #4]
 8005408:	6063      	str	r3, [r4, #4]
 800540a:	bf04      	itt	eq
 800540c:	1809      	addeq	r1, r1, r0
 800540e:	6021      	streq	r1, [r4, #0]
 8005410:	6054      	str	r4, [r2, #4]
 8005412:	e7ca      	b.n	80053aa <_free_r+0x22>
 8005414:	bd38      	pop	{r3, r4, r5, pc}
 8005416:	bf00      	nop
 8005418:	20000564 	.word	0x20000564

0800541c <sbrk_aligned>:
 800541c:	b570      	push	{r4, r5, r6, lr}
 800541e:	4e0f      	ldr	r6, [pc, #60]	@ (800545c <sbrk_aligned+0x40>)
 8005420:	460c      	mov	r4, r1
 8005422:	6831      	ldr	r1, [r6, #0]
 8005424:	4605      	mov	r5, r0
 8005426:	b911      	cbnz	r1, 800542e <sbrk_aligned+0x12>
 8005428:	f000 fba4 	bl	8005b74 <_sbrk_r>
 800542c:	6030      	str	r0, [r6, #0]
 800542e:	4621      	mov	r1, r4
 8005430:	4628      	mov	r0, r5
 8005432:	f000 fb9f 	bl	8005b74 <_sbrk_r>
 8005436:	1c43      	adds	r3, r0, #1
 8005438:	d103      	bne.n	8005442 <sbrk_aligned+0x26>
 800543a:	f04f 34ff 	mov.w	r4, #4294967295
 800543e:	4620      	mov	r0, r4
 8005440:	bd70      	pop	{r4, r5, r6, pc}
 8005442:	1cc4      	adds	r4, r0, #3
 8005444:	f024 0403 	bic.w	r4, r4, #3
 8005448:	42a0      	cmp	r0, r4
 800544a:	d0f8      	beq.n	800543e <sbrk_aligned+0x22>
 800544c:	1a21      	subs	r1, r4, r0
 800544e:	4628      	mov	r0, r5
 8005450:	f000 fb90 	bl	8005b74 <_sbrk_r>
 8005454:	3001      	adds	r0, #1
 8005456:	d1f2      	bne.n	800543e <sbrk_aligned+0x22>
 8005458:	e7ef      	b.n	800543a <sbrk_aligned+0x1e>
 800545a:	bf00      	nop
 800545c:	20000560 	.word	0x20000560

08005460 <_malloc_r>:
 8005460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005464:	1ccd      	adds	r5, r1, #3
 8005466:	f025 0503 	bic.w	r5, r5, #3
 800546a:	3508      	adds	r5, #8
 800546c:	2d0c      	cmp	r5, #12
 800546e:	bf38      	it	cc
 8005470:	250c      	movcc	r5, #12
 8005472:	2d00      	cmp	r5, #0
 8005474:	4606      	mov	r6, r0
 8005476:	db01      	blt.n	800547c <_malloc_r+0x1c>
 8005478:	42a9      	cmp	r1, r5
 800547a:	d904      	bls.n	8005486 <_malloc_r+0x26>
 800547c:	230c      	movs	r3, #12
 800547e:	6033      	str	r3, [r6, #0]
 8005480:	2000      	movs	r0, #0
 8005482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005486:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800555c <_malloc_r+0xfc>
 800548a:	f000 f869 	bl	8005560 <__malloc_lock>
 800548e:	f8d8 3000 	ldr.w	r3, [r8]
 8005492:	461c      	mov	r4, r3
 8005494:	bb44      	cbnz	r4, 80054e8 <_malloc_r+0x88>
 8005496:	4629      	mov	r1, r5
 8005498:	4630      	mov	r0, r6
 800549a:	f7ff ffbf 	bl	800541c <sbrk_aligned>
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	4604      	mov	r4, r0
 80054a2:	d158      	bne.n	8005556 <_malloc_r+0xf6>
 80054a4:	f8d8 4000 	ldr.w	r4, [r8]
 80054a8:	4627      	mov	r7, r4
 80054aa:	2f00      	cmp	r7, #0
 80054ac:	d143      	bne.n	8005536 <_malloc_r+0xd6>
 80054ae:	2c00      	cmp	r4, #0
 80054b0:	d04b      	beq.n	800554a <_malloc_r+0xea>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	4639      	mov	r1, r7
 80054b6:	4630      	mov	r0, r6
 80054b8:	eb04 0903 	add.w	r9, r4, r3
 80054bc:	f000 fb5a 	bl	8005b74 <_sbrk_r>
 80054c0:	4581      	cmp	r9, r0
 80054c2:	d142      	bne.n	800554a <_malloc_r+0xea>
 80054c4:	6821      	ldr	r1, [r4, #0]
 80054c6:	1a6d      	subs	r5, r5, r1
 80054c8:	4629      	mov	r1, r5
 80054ca:	4630      	mov	r0, r6
 80054cc:	f7ff ffa6 	bl	800541c <sbrk_aligned>
 80054d0:	3001      	adds	r0, #1
 80054d2:	d03a      	beq.n	800554a <_malloc_r+0xea>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	442b      	add	r3, r5
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	f8d8 3000 	ldr.w	r3, [r8]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	bb62      	cbnz	r2, 800553c <_malloc_r+0xdc>
 80054e2:	f8c8 7000 	str.w	r7, [r8]
 80054e6:	e00f      	b.n	8005508 <_malloc_r+0xa8>
 80054e8:	6822      	ldr	r2, [r4, #0]
 80054ea:	1b52      	subs	r2, r2, r5
 80054ec:	d420      	bmi.n	8005530 <_malloc_r+0xd0>
 80054ee:	2a0b      	cmp	r2, #11
 80054f0:	d917      	bls.n	8005522 <_malloc_r+0xc2>
 80054f2:	1961      	adds	r1, r4, r5
 80054f4:	42a3      	cmp	r3, r4
 80054f6:	6025      	str	r5, [r4, #0]
 80054f8:	bf18      	it	ne
 80054fa:	6059      	strne	r1, [r3, #4]
 80054fc:	6863      	ldr	r3, [r4, #4]
 80054fe:	bf08      	it	eq
 8005500:	f8c8 1000 	streq.w	r1, [r8]
 8005504:	5162      	str	r2, [r4, r5]
 8005506:	604b      	str	r3, [r1, #4]
 8005508:	4630      	mov	r0, r6
 800550a:	f000 f82f 	bl	800556c <__malloc_unlock>
 800550e:	f104 000b 	add.w	r0, r4, #11
 8005512:	1d23      	adds	r3, r4, #4
 8005514:	f020 0007 	bic.w	r0, r0, #7
 8005518:	1ac2      	subs	r2, r0, r3
 800551a:	bf1c      	itt	ne
 800551c:	1a1b      	subne	r3, r3, r0
 800551e:	50a3      	strne	r3, [r4, r2]
 8005520:	e7af      	b.n	8005482 <_malloc_r+0x22>
 8005522:	6862      	ldr	r2, [r4, #4]
 8005524:	42a3      	cmp	r3, r4
 8005526:	bf0c      	ite	eq
 8005528:	f8c8 2000 	streq.w	r2, [r8]
 800552c:	605a      	strne	r2, [r3, #4]
 800552e:	e7eb      	b.n	8005508 <_malloc_r+0xa8>
 8005530:	4623      	mov	r3, r4
 8005532:	6864      	ldr	r4, [r4, #4]
 8005534:	e7ae      	b.n	8005494 <_malloc_r+0x34>
 8005536:	463c      	mov	r4, r7
 8005538:	687f      	ldr	r7, [r7, #4]
 800553a:	e7b6      	b.n	80054aa <_malloc_r+0x4a>
 800553c:	461a      	mov	r2, r3
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	42a3      	cmp	r3, r4
 8005542:	d1fb      	bne.n	800553c <_malloc_r+0xdc>
 8005544:	2300      	movs	r3, #0
 8005546:	6053      	str	r3, [r2, #4]
 8005548:	e7de      	b.n	8005508 <_malloc_r+0xa8>
 800554a:	230c      	movs	r3, #12
 800554c:	6033      	str	r3, [r6, #0]
 800554e:	4630      	mov	r0, r6
 8005550:	f000 f80c 	bl	800556c <__malloc_unlock>
 8005554:	e794      	b.n	8005480 <_malloc_r+0x20>
 8005556:	6005      	str	r5, [r0, #0]
 8005558:	e7d6      	b.n	8005508 <_malloc_r+0xa8>
 800555a:	bf00      	nop
 800555c:	20000564 	.word	0x20000564

08005560 <__malloc_lock>:
 8005560:	4801      	ldr	r0, [pc, #4]	@ (8005568 <__malloc_lock+0x8>)
 8005562:	f7ff bf0f 	b.w	8005384 <__retarget_lock_acquire_recursive>
 8005566:	bf00      	nop
 8005568:	2000055c 	.word	0x2000055c

0800556c <__malloc_unlock>:
 800556c:	4801      	ldr	r0, [pc, #4]	@ (8005574 <__malloc_unlock+0x8>)
 800556e:	f7ff bf0a 	b.w	8005386 <__retarget_lock_release_recursive>
 8005572:	bf00      	nop
 8005574:	2000055c 	.word	0x2000055c

08005578 <__ssputs_r>:
 8005578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800557c:	688e      	ldr	r6, [r1, #8]
 800557e:	461f      	mov	r7, r3
 8005580:	42be      	cmp	r6, r7
 8005582:	680b      	ldr	r3, [r1, #0]
 8005584:	4682      	mov	sl, r0
 8005586:	460c      	mov	r4, r1
 8005588:	4690      	mov	r8, r2
 800558a:	d82d      	bhi.n	80055e8 <__ssputs_r+0x70>
 800558c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005590:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005594:	d026      	beq.n	80055e4 <__ssputs_r+0x6c>
 8005596:	6965      	ldr	r5, [r4, #20]
 8005598:	6909      	ldr	r1, [r1, #16]
 800559a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800559e:	eba3 0901 	sub.w	r9, r3, r1
 80055a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055a6:	1c7b      	adds	r3, r7, #1
 80055a8:	444b      	add	r3, r9
 80055aa:	106d      	asrs	r5, r5, #1
 80055ac:	429d      	cmp	r5, r3
 80055ae:	bf38      	it	cc
 80055b0:	461d      	movcc	r5, r3
 80055b2:	0553      	lsls	r3, r2, #21
 80055b4:	d527      	bpl.n	8005606 <__ssputs_r+0x8e>
 80055b6:	4629      	mov	r1, r5
 80055b8:	f7ff ff52 	bl	8005460 <_malloc_r>
 80055bc:	4606      	mov	r6, r0
 80055be:	b360      	cbz	r0, 800561a <__ssputs_r+0xa2>
 80055c0:	6921      	ldr	r1, [r4, #16]
 80055c2:	464a      	mov	r2, r9
 80055c4:	f000 fae6 	bl	8005b94 <memcpy>
 80055c8:	89a3      	ldrh	r3, [r4, #12]
 80055ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80055ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055d2:	81a3      	strh	r3, [r4, #12]
 80055d4:	6126      	str	r6, [r4, #16]
 80055d6:	6165      	str	r5, [r4, #20]
 80055d8:	444e      	add	r6, r9
 80055da:	eba5 0509 	sub.w	r5, r5, r9
 80055de:	6026      	str	r6, [r4, #0]
 80055e0:	60a5      	str	r5, [r4, #8]
 80055e2:	463e      	mov	r6, r7
 80055e4:	42be      	cmp	r6, r7
 80055e6:	d900      	bls.n	80055ea <__ssputs_r+0x72>
 80055e8:	463e      	mov	r6, r7
 80055ea:	6820      	ldr	r0, [r4, #0]
 80055ec:	4632      	mov	r2, r6
 80055ee:	4641      	mov	r1, r8
 80055f0:	f000 faa6 	bl	8005b40 <memmove>
 80055f4:	68a3      	ldr	r3, [r4, #8]
 80055f6:	1b9b      	subs	r3, r3, r6
 80055f8:	60a3      	str	r3, [r4, #8]
 80055fa:	6823      	ldr	r3, [r4, #0]
 80055fc:	4433      	add	r3, r6
 80055fe:	6023      	str	r3, [r4, #0]
 8005600:	2000      	movs	r0, #0
 8005602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005606:	462a      	mov	r2, r5
 8005608:	f000 fad2 	bl	8005bb0 <_realloc_r>
 800560c:	4606      	mov	r6, r0
 800560e:	2800      	cmp	r0, #0
 8005610:	d1e0      	bne.n	80055d4 <__ssputs_r+0x5c>
 8005612:	6921      	ldr	r1, [r4, #16]
 8005614:	4650      	mov	r0, sl
 8005616:	f7ff feb7 	bl	8005388 <_free_r>
 800561a:	230c      	movs	r3, #12
 800561c:	f8ca 3000 	str.w	r3, [sl]
 8005620:	89a3      	ldrh	r3, [r4, #12]
 8005622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005626:	81a3      	strh	r3, [r4, #12]
 8005628:	f04f 30ff 	mov.w	r0, #4294967295
 800562c:	e7e9      	b.n	8005602 <__ssputs_r+0x8a>
	...

08005630 <_svfiprintf_r>:
 8005630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	4698      	mov	r8, r3
 8005636:	898b      	ldrh	r3, [r1, #12]
 8005638:	061b      	lsls	r3, r3, #24
 800563a:	b09d      	sub	sp, #116	@ 0x74
 800563c:	4607      	mov	r7, r0
 800563e:	460d      	mov	r5, r1
 8005640:	4614      	mov	r4, r2
 8005642:	d510      	bpl.n	8005666 <_svfiprintf_r+0x36>
 8005644:	690b      	ldr	r3, [r1, #16]
 8005646:	b973      	cbnz	r3, 8005666 <_svfiprintf_r+0x36>
 8005648:	2140      	movs	r1, #64	@ 0x40
 800564a:	f7ff ff09 	bl	8005460 <_malloc_r>
 800564e:	6028      	str	r0, [r5, #0]
 8005650:	6128      	str	r0, [r5, #16]
 8005652:	b930      	cbnz	r0, 8005662 <_svfiprintf_r+0x32>
 8005654:	230c      	movs	r3, #12
 8005656:	603b      	str	r3, [r7, #0]
 8005658:	f04f 30ff 	mov.w	r0, #4294967295
 800565c:	b01d      	add	sp, #116	@ 0x74
 800565e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005662:	2340      	movs	r3, #64	@ 0x40
 8005664:	616b      	str	r3, [r5, #20]
 8005666:	2300      	movs	r3, #0
 8005668:	9309      	str	r3, [sp, #36]	@ 0x24
 800566a:	2320      	movs	r3, #32
 800566c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005670:	f8cd 800c 	str.w	r8, [sp, #12]
 8005674:	2330      	movs	r3, #48	@ 0x30
 8005676:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005814 <_svfiprintf_r+0x1e4>
 800567a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800567e:	f04f 0901 	mov.w	r9, #1
 8005682:	4623      	mov	r3, r4
 8005684:	469a      	mov	sl, r3
 8005686:	f813 2b01 	ldrb.w	r2, [r3], #1
 800568a:	b10a      	cbz	r2, 8005690 <_svfiprintf_r+0x60>
 800568c:	2a25      	cmp	r2, #37	@ 0x25
 800568e:	d1f9      	bne.n	8005684 <_svfiprintf_r+0x54>
 8005690:	ebba 0b04 	subs.w	fp, sl, r4
 8005694:	d00b      	beq.n	80056ae <_svfiprintf_r+0x7e>
 8005696:	465b      	mov	r3, fp
 8005698:	4622      	mov	r2, r4
 800569a:	4629      	mov	r1, r5
 800569c:	4638      	mov	r0, r7
 800569e:	f7ff ff6b 	bl	8005578 <__ssputs_r>
 80056a2:	3001      	adds	r0, #1
 80056a4:	f000 80a7 	beq.w	80057f6 <_svfiprintf_r+0x1c6>
 80056a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056aa:	445a      	add	r2, fp
 80056ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80056ae:	f89a 3000 	ldrb.w	r3, [sl]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 809f 	beq.w	80057f6 <_svfiprintf_r+0x1c6>
 80056b8:	2300      	movs	r3, #0
 80056ba:	f04f 32ff 	mov.w	r2, #4294967295
 80056be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056c2:	f10a 0a01 	add.w	sl, sl, #1
 80056c6:	9304      	str	r3, [sp, #16]
 80056c8:	9307      	str	r3, [sp, #28]
 80056ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80056ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80056d0:	4654      	mov	r4, sl
 80056d2:	2205      	movs	r2, #5
 80056d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056d8:	484e      	ldr	r0, [pc, #312]	@ (8005814 <_svfiprintf_r+0x1e4>)
 80056da:	f7fa fd81 	bl	80001e0 <memchr>
 80056de:	9a04      	ldr	r2, [sp, #16]
 80056e0:	b9d8      	cbnz	r0, 800571a <_svfiprintf_r+0xea>
 80056e2:	06d0      	lsls	r0, r2, #27
 80056e4:	bf44      	itt	mi
 80056e6:	2320      	movmi	r3, #32
 80056e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056ec:	0711      	lsls	r1, r2, #28
 80056ee:	bf44      	itt	mi
 80056f0:	232b      	movmi	r3, #43	@ 0x2b
 80056f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056f6:	f89a 3000 	ldrb.w	r3, [sl]
 80056fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80056fc:	d015      	beq.n	800572a <_svfiprintf_r+0xfa>
 80056fe:	9a07      	ldr	r2, [sp, #28]
 8005700:	4654      	mov	r4, sl
 8005702:	2000      	movs	r0, #0
 8005704:	f04f 0c0a 	mov.w	ip, #10
 8005708:	4621      	mov	r1, r4
 800570a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800570e:	3b30      	subs	r3, #48	@ 0x30
 8005710:	2b09      	cmp	r3, #9
 8005712:	d94b      	bls.n	80057ac <_svfiprintf_r+0x17c>
 8005714:	b1b0      	cbz	r0, 8005744 <_svfiprintf_r+0x114>
 8005716:	9207      	str	r2, [sp, #28]
 8005718:	e014      	b.n	8005744 <_svfiprintf_r+0x114>
 800571a:	eba0 0308 	sub.w	r3, r0, r8
 800571e:	fa09 f303 	lsl.w	r3, r9, r3
 8005722:	4313      	orrs	r3, r2
 8005724:	9304      	str	r3, [sp, #16]
 8005726:	46a2      	mov	sl, r4
 8005728:	e7d2      	b.n	80056d0 <_svfiprintf_r+0xa0>
 800572a:	9b03      	ldr	r3, [sp, #12]
 800572c:	1d19      	adds	r1, r3, #4
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	9103      	str	r1, [sp, #12]
 8005732:	2b00      	cmp	r3, #0
 8005734:	bfbb      	ittet	lt
 8005736:	425b      	neglt	r3, r3
 8005738:	f042 0202 	orrlt.w	r2, r2, #2
 800573c:	9307      	strge	r3, [sp, #28]
 800573e:	9307      	strlt	r3, [sp, #28]
 8005740:	bfb8      	it	lt
 8005742:	9204      	strlt	r2, [sp, #16]
 8005744:	7823      	ldrb	r3, [r4, #0]
 8005746:	2b2e      	cmp	r3, #46	@ 0x2e
 8005748:	d10a      	bne.n	8005760 <_svfiprintf_r+0x130>
 800574a:	7863      	ldrb	r3, [r4, #1]
 800574c:	2b2a      	cmp	r3, #42	@ 0x2a
 800574e:	d132      	bne.n	80057b6 <_svfiprintf_r+0x186>
 8005750:	9b03      	ldr	r3, [sp, #12]
 8005752:	1d1a      	adds	r2, r3, #4
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	9203      	str	r2, [sp, #12]
 8005758:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800575c:	3402      	adds	r4, #2
 800575e:	9305      	str	r3, [sp, #20]
 8005760:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005824 <_svfiprintf_r+0x1f4>
 8005764:	7821      	ldrb	r1, [r4, #0]
 8005766:	2203      	movs	r2, #3
 8005768:	4650      	mov	r0, sl
 800576a:	f7fa fd39 	bl	80001e0 <memchr>
 800576e:	b138      	cbz	r0, 8005780 <_svfiprintf_r+0x150>
 8005770:	9b04      	ldr	r3, [sp, #16]
 8005772:	eba0 000a 	sub.w	r0, r0, sl
 8005776:	2240      	movs	r2, #64	@ 0x40
 8005778:	4082      	lsls	r2, r0
 800577a:	4313      	orrs	r3, r2
 800577c:	3401      	adds	r4, #1
 800577e:	9304      	str	r3, [sp, #16]
 8005780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005784:	4824      	ldr	r0, [pc, #144]	@ (8005818 <_svfiprintf_r+0x1e8>)
 8005786:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800578a:	2206      	movs	r2, #6
 800578c:	f7fa fd28 	bl	80001e0 <memchr>
 8005790:	2800      	cmp	r0, #0
 8005792:	d036      	beq.n	8005802 <_svfiprintf_r+0x1d2>
 8005794:	4b21      	ldr	r3, [pc, #132]	@ (800581c <_svfiprintf_r+0x1ec>)
 8005796:	bb1b      	cbnz	r3, 80057e0 <_svfiprintf_r+0x1b0>
 8005798:	9b03      	ldr	r3, [sp, #12]
 800579a:	3307      	adds	r3, #7
 800579c:	f023 0307 	bic.w	r3, r3, #7
 80057a0:	3308      	adds	r3, #8
 80057a2:	9303      	str	r3, [sp, #12]
 80057a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057a6:	4433      	add	r3, r6
 80057a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057aa:	e76a      	b.n	8005682 <_svfiprintf_r+0x52>
 80057ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80057b0:	460c      	mov	r4, r1
 80057b2:	2001      	movs	r0, #1
 80057b4:	e7a8      	b.n	8005708 <_svfiprintf_r+0xd8>
 80057b6:	2300      	movs	r3, #0
 80057b8:	3401      	adds	r4, #1
 80057ba:	9305      	str	r3, [sp, #20]
 80057bc:	4619      	mov	r1, r3
 80057be:	f04f 0c0a 	mov.w	ip, #10
 80057c2:	4620      	mov	r0, r4
 80057c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057c8:	3a30      	subs	r2, #48	@ 0x30
 80057ca:	2a09      	cmp	r2, #9
 80057cc:	d903      	bls.n	80057d6 <_svfiprintf_r+0x1a6>
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0c6      	beq.n	8005760 <_svfiprintf_r+0x130>
 80057d2:	9105      	str	r1, [sp, #20]
 80057d4:	e7c4      	b.n	8005760 <_svfiprintf_r+0x130>
 80057d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80057da:	4604      	mov	r4, r0
 80057dc:	2301      	movs	r3, #1
 80057de:	e7f0      	b.n	80057c2 <_svfiprintf_r+0x192>
 80057e0:	ab03      	add	r3, sp, #12
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	462a      	mov	r2, r5
 80057e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005820 <_svfiprintf_r+0x1f0>)
 80057e8:	a904      	add	r1, sp, #16
 80057ea:	4638      	mov	r0, r7
 80057ec:	f3af 8000 	nop.w
 80057f0:	1c42      	adds	r2, r0, #1
 80057f2:	4606      	mov	r6, r0
 80057f4:	d1d6      	bne.n	80057a4 <_svfiprintf_r+0x174>
 80057f6:	89ab      	ldrh	r3, [r5, #12]
 80057f8:	065b      	lsls	r3, r3, #25
 80057fa:	f53f af2d 	bmi.w	8005658 <_svfiprintf_r+0x28>
 80057fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005800:	e72c      	b.n	800565c <_svfiprintf_r+0x2c>
 8005802:	ab03      	add	r3, sp, #12
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	462a      	mov	r2, r5
 8005808:	4b05      	ldr	r3, [pc, #20]	@ (8005820 <_svfiprintf_r+0x1f0>)
 800580a:	a904      	add	r1, sp, #16
 800580c:	4638      	mov	r0, r7
 800580e:	f000 f879 	bl	8005904 <_printf_i>
 8005812:	e7ed      	b.n	80057f0 <_svfiprintf_r+0x1c0>
 8005814:	0802e424 	.word	0x0802e424
 8005818:	0802e42e 	.word	0x0802e42e
 800581c:	00000000 	.word	0x00000000
 8005820:	08005579 	.word	0x08005579
 8005824:	0802e42a 	.word	0x0802e42a

08005828 <_printf_common>:
 8005828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800582c:	4616      	mov	r6, r2
 800582e:	4698      	mov	r8, r3
 8005830:	688a      	ldr	r2, [r1, #8]
 8005832:	690b      	ldr	r3, [r1, #16]
 8005834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005838:	4293      	cmp	r3, r2
 800583a:	bfb8      	it	lt
 800583c:	4613      	movlt	r3, r2
 800583e:	6033      	str	r3, [r6, #0]
 8005840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005844:	4607      	mov	r7, r0
 8005846:	460c      	mov	r4, r1
 8005848:	b10a      	cbz	r2, 800584e <_printf_common+0x26>
 800584a:	3301      	adds	r3, #1
 800584c:	6033      	str	r3, [r6, #0]
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	0699      	lsls	r1, r3, #26
 8005852:	bf42      	ittt	mi
 8005854:	6833      	ldrmi	r3, [r6, #0]
 8005856:	3302      	addmi	r3, #2
 8005858:	6033      	strmi	r3, [r6, #0]
 800585a:	6825      	ldr	r5, [r4, #0]
 800585c:	f015 0506 	ands.w	r5, r5, #6
 8005860:	d106      	bne.n	8005870 <_printf_common+0x48>
 8005862:	f104 0a19 	add.w	sl, r4, #25
 8005866:	68e3      	ldr	r3, [r4, #12]
 8005868:	6832      	ldr	r2, [r6, #0]
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	42ab      	cmp	r3, r5
 800586e:	dc26      	bgt.n	80058be <_printf_common+0x96>
 8005870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005874:	6822      	ldr	r2, [r4, #0]
 8005876:	3b00      	subs	r3, #0
 8005878:	bf18      	it	ne
 800587a:	2301      	movne	r3, #1
 800587c:	0692      	lsls	r2, r2, #26
 800587e:	d42b      	bmi.n	80058d8 <_printf_common+0xb0>
 8005880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005884:	4641      	mov	r1, r8
 8005886:	4638      	mov	r0, r7
 8005888:	47c8      	blx	r9
 800588a:	3001      	adds	r0, #1
 800588c:	d01e      	beq.n	80058cc <_printf_common+0xa4>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	6922      	ldr	r2, [r4, #16]
 8005892:	f003 0306 	and.w	r3, r3, #6
 8005896:	2b04      	cmp	r3, #4
 8005898:	bf02      	ittt	eq
 800589a:	68e5      	ldreq	r5, [r4, #12]
 800589c:	6833      	ldreq	r3, [r6, #0]
 800589e:	1aed      	subeq	r5, r5, r3
 80058a0:	68a3      	ldr	r3, [r4, #8]
 80058a2:	bf0c      	ite	eq
 80058a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058a8:	2500      	movne	r5, #0
 80058aa:	4293      	cmp	r3, r2
 80058ac:	bfc4      	itt	gt
 80058ae:	1a9b      	subgt	r3, r3, r2
 80058b0:	18ed      	addgt	r5, r5, r3
 80058b2:	2600      	movs	r6, #0
 80058b4:	341a      	adds	r4, #26
 80058b6:	42b5      	cmp	r5, r6
 80058b8:	d11a      	bne.n	80058f0 <_printf_common+0xc8>
 80058ba:	2000      	movs	r0, #0
 80058bc:	e008      	b.n	80058d0 <_printf_common+0xa8>
 80058be:	2301      	movs	r3, #1
 80058c0:	4652      	mov	r2, sl
 80058c2:	4641      	mov	r1, r8
 80058c4:	4638      	mov	r0, r7
 80058c6:	47c8      	blx	r9
 80058c8:	3001      	adds	r0, #1
 80058ca:	d103      	bne.n	80058d4 <_printf_common+0xac>
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d4:	3501      	adds	r5, #1
 80058d6:	e7c6      	b.n	8005866 <_printf_common+0x3e>
 80058d8:	18e1      	adds	r1, r4, r3
 80058da:	1c5a      	adds	r2, r3, #1
 80058dc:	2030      	movs	r0, #48	@ 0x30
 80058de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80058e2:	4422      	add	r2, r4
 80058e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058ec:	3302      	adds	r3, #2
 80058ee:	e7c7      	b.n	8005880 <_printf_common+0x58>
 80058f0:	2301      	movs	r3, #1
 80058f2:	4622      	mov	r2, r4
 80058f4:	4641      	mov	r1, r8
 80058f6:	4638      	mov	r0, r7
 80058f8:	47c8      	blx	r9
 80058fa:	3001      	adds	r0, #1
 80058fc:	d0e6      	beq.n	80058cc <_printf_common+0xa4>
 80058fe:	3601      	adds	r6, #1
 8005900:	e7d9      	b.n	80058b6 <_printf_common+0x8e>
	...

08005904 <_printf_i>:
 8005904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005908:	7e0f      	ldrb	r7, [r1, #24]
 800590a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800590c:	2f78      	cmp	r7, #120	@ 0x78
 800590e:	4691      	mov	r9, r2
 8005910:	4680      	mov	r8, r0
 8005912:	460c      	mov	r4, r1
 8005914:	469a      	mov	sl, r3
 8005916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800591a:	d807      	bhi.n	800592c <_printf_i+0x28>
 800591c:	2f62      	cmp	r7, #98	@ 0x62
 800591e:	d80a      	bhi.n	8005936 <_printf_i+0x32>
 8005920:	2f00      	cmp	r7, #0
 8005922:	f000 80d1 	beq.w	8005ac8 <_printf_i+0x1c4>
 8005926:	2f58      	cmp	r7, #88	@ 0x58
 8005928:	f000 80b8 	beq.w	8005a9c <_printf_i+0x198>
 800592c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005934:	e03a      	b.n	80059ac <_printf_i+0xa8>
 8005936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800593a:	2b15      	cmp	r3, #21
 800593c:	d8f6      	bhi.n	800592c <_printf_i+0x28>
 800593e:	a101      	add	r1, pc, #4	@ (adr r1, 8005944 <_printf_i+0x40>)
 8005940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005944:	0800599d 	.word	0x0800599d
 8005948:	080059b1 	.word	0x080059b1
 800594c:	0800592d 	.word	0x0800592d
 8005950:	0800592d 	.word	0x0800592d
 8005954:	0800592d 	.word	0x0800592d
 8005958:	0800592d 	.word	0x0800592d
 800595c:	080059b1 	.word	0x080059b1
 8005960:	0800592d 	.word	0x0800592d
 8005964:	0800592d 	.word	0x0800592d
 8005968:	0800592d 	.word	0x0800592d
 800596c:	0800592d 	.word	0x0800592d
 8005970:	08005aaf 	.word	0x08005aaf
 8005974:	080059db 	.word	0x080059db
 8005978:	08005a69 	.word	0x08005a69
 800597c:	0800592d 	.word	0x0800592d
 8005980:	0800592d 	.word	0x0800592d
 8005984:	08005ad1 	.word	0x08005ad1
 8005988:	0800592d 	.word	0x0800592d
 800598c:	080059db 	.word	0x080059db
 8005990:	0800592d 	.word	0x0800592d
 8005994:	0800592d 	.word	0x0800592d
 8005998:	08005a71 	.word	0x08005a71
 800599c:	6833      	ldr	r3, [r6, #0]
 800599e:	1d1a      	adds	r2, r3, #4
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6032      	str	r2, [r6, #0]
 80059a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059ac:	2301      	movs	r3, #1
 80059ae:	e09c      	b.n	8005aea <_printf_i+0x1e6>
 80059b0:	6833      	ldr	r3, [r6, #0]
 80059b2:	6820      	ldr	r0, [r4, #0]
 80059b4:	1d19      	adds	r1, r3, #4
 80059b6:	6031      	str	r1, [r6, #0]
 80059b8:	0606      	lsls	r6, r0, #24
 80059ba:	d501      	bpl.n	80059c0 <_printf_i+0xbc>
 80059bc:	681d      	ldr	r5, [r3, #0]
 80059be:	e003      	b.n	80059c8 <_printf_i+0xc4>
 80059c0:	0645      	lsls	r5, r0, #25
 80059c2:	d5fb      	bpl.n	80059bc <_printf_i+0xb8>
 80059c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059c8:	2d00      	cmp	r5, #0
 80059ca:	da03      	bge.n	80059d4 <_printf_i+0xd0>
 80059cc:	232d      	movs	r3, #45	@ 0x2d
 80059ce:	426d      	negs	r5, r5
 80059d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059d4:	4858      	ldr	r0, [pc, #352]	@ (8005b38 <_printf_i+0x234>)
 80059d6:	230a      	movs	r3, #10
 80059d8:	e011      	b.n	80059fe <_printf_i+0xfa>
 80059da:	6821      	ldr	r1, [r4, #0]
 80059dc:	6833      	ldr	r3, [r6, #0]
 80059de:	0608      	lsls	r0, r1, #24
 80059e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80059e4:	d402      	bmi.n	80059ec <_printf_i+0xe8>
 80059e6:	0649      	lsls	r1, r1, #25
 80059e8:	bf48      	it	mi
 80059ea:	b2ad      	uxthmi	r5, r5
 80059ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80059ee:	4852      	ldr	r0, [pc, #328]	@ (8005b38 <_printf_i+0x234>)
 80059f0:	6033      	str	r3, [r6, #0]
 80059f2:	bf14      	ite	ne
 80059f4:	230a      	movne	r3, #10
 80059f6:	2308      	moveq	r3, #8
 80059f8:	2100      	movs	r1, #0
 80059fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059fe:	6866      	ldr	r6, [r4, #4]
 8005a00:	60a6      	str	r6, [r4, #8]
 8005a02:	2e00      	cmp	r6, #0
 8005a04:	db05      	blt.n	8005a12 <_printf_i+0x10e>
 8005a06:	6821      	ldr	r1, [r4, #0]
 8005a08:	432e      	orrs	r6, r5
 8005a0a:	f021 0104 	bic.w	r1, r1, #4
 8005a0e:	6021      	str	r1, [r4, #0]
 8005a10:	d04b      	beq.n	8005aaa <_printf_i+0x1a6>
 8005a12:	4616      	mov	r6, r2
 8005a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a18:	fb03 5711 	mls	r7, r3, r1, r5
 8005a1c:	5dc7      	ldrb	r7, [r0, r7]
 8005a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a22:	462f      	mov	r7, r5
 8005a24:	42bb      	cmp	r3, r7
 8005a26:	460d      	mov	r5, r1
 8005a28:	d9f4      	bls.n	8005a14 <_printf_i+0x110>
 8005a2a:	2b08      	cmp	r3, #8
 8005a2c:	d10b      	bne.n	8005a46 <_printf_i+0x142>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	07df      	lsls	r7, r3, #31
 8005a32:	d508      	bpl.n	8005a46 <_printf_i+0x142>
 8005a34:	6923      	ldr	r3, [r4, #16]
 8005a36:	6861      	ldr	r1, [r4, #4]
 8005a38:	4299      	cmp	r1, r3
 8005a3a:	bfde      	ittt	le
 8005a3c:	2330      	movle	r3, #48	@ 0x30
 8005a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a46:	1b92      	subs	r2, r2, r6
 8005a48:	6122      	str	r2, [r4, #16]
 8005a4a:	f8cd a000 	str.w	sl, [sp]
 8005a4e:	464b      	mov	r3, r9
 8005a50:	aa03      	add	r2, sp, #12
 8005a52:	4621      	mov	r1, r4
 8005a54:	4640      	mov	r0, r8
 8005a56:	f7ff fee7 	bl	8005828 <_printf_common>
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	d14a      	bne.n	8005af4 <_printf_i+0x1f0>
 8005a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a62:	b004      	add	sp, #16
 8005a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a68:	6823      	ldr	r3, [r4, #0]
 8005a6a:	f043 0320 	orr.w	r3, r3, #32
 8005a6e:	6023      	str	r3, [r4, #0]
 8005a70:	4832      	ldr	r0, [pc, #200]	@ (8005b3c <_printf_i+0x238>)
 8005a72:	2778      	movs	r7, #120	@ 0x78
 8005a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	6831      	ldr	r1, [r6, #0]
 8005a7c:	061f      	lsls	r7, r3, #24
 8005a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a82:	d402      	bmi.n	8005a8a <_printf_i+0x186>
 8005a84:	065f      	lsls	r7, r3, #25
 8005a86:	bf48      	it	mi
 8005a88:	b2ad      	uxthmi	r5, r5
 8005a8a:	6031      	str	r1, [r6, #0]
 8005a8c:	07d9      	lsls	r1, r3, #31
 8005a8e:	bf44      	itt	mi
 8005a90:	f043 0320 	orrmi.w	r3, r3, #32
 8005a94:	6023      	strmi	r3, [r4, #0]
 8005a96:	b11d      	cbz	r5, 8005aa0 <_printf_i+0x19c>
 8005a98:	2310      	movs	r3, #16
 8005a9a:	e7ad      	b.n	80059f8 <_printf_i+0xf4>
 8005a9c:	4826      	ldr	r0, [pc, #152]	@ (8005b38 <_printf_i+0x234>)
 8005a9e:	e7e9      	b.n	8005a74 <_printf_i+0x170>
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	f023 0320 	bic.w	r3, r3, #32
 8005aa6:	6023      	str	r3, [r4, #0]
 8005aa8:	e7f6      	b.n	8005a98 <_printf_i+0x194>
 8005aaa:	4616      	mov	r6, r2
 8005aac:	e7bd      	b.n	8005a2a <_printf_i+0x126>
 8005aae:	6833      	ldr	r3, [r6, #0]
 8005ab0:	6825      	ldr	r5, [r4, #0]
 8005ab2:	6961      	ldr	r1, [r4, #20]
 8005ab4:	1d18      	adds	r0, r3, #4
 8005ab6:	6030      	str	r0, [r6, #0]
 8005ab8:	062e      	lsls	r6, r5, #24
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	d501      	bpl.n	8005ac2 <_printf_i+0x1be>
 8005abe:	6019      	str	r1, [r3, #0]
 8005ac0:	e002      	b.n	8005ac8 <_printf_i+0x1c4>
 8005ac2:	0668      	lsls	r0, r5, #25
 8005ac4:	d5fb      	bpl.n	8005abe <_printf_i+0x1ba>
 8005ac6:	8019      	strh	r1, [r3, #0]
 8005ac8:	2300      	movs	r3, #0
 8005aca:	6123      	str	r3, [r4, #16]
 8005acc:	4616      	mov	r6, r2
 8005ace:	e7bc      	b.n	8005a4a <_printf_i+0x146>
 8005ad0:	6833      	ldr	r3, [r6, #0]
 8005ad2:	1d1a      	adds	r2, r3, #4
 8005ad4:	6032      	str	r2, [r6, #0]
 8005ad6:	681e      	ldr	r6, [r3, #0]
 8005ad8:	6862      	ldr	r2, [r4, #4]
 8005ada:	2100      	movs	r1, #0
 8005adc:	4630      	mov	r0, r6
 8005ade:	f7fa fb7f 	bl	80001e0 <memchr>
 8005ae2:	b108      	cbz	r0, 8005ae8 <_printf_i+0x1e4>
 8005ae4:	1b80      	subs	r0, r0, r6
 8005ae6:	6060      	str	r0, [r4, #4]
 8005ae8:	6863      	ldr	r3, [r4, #4]
 8005aea:	6123      	str	r3, [r4, #16]
 8005aec:	2300      	movs	r3, #0
 8005aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af2:	e7aa      	b.n	8005a4a <_printf_i+0x146>
 8005af4:	6923      	ldr	r3, [r4, #16]
 8005af6:	4632      	mov	r2, r6
 8005af8:	4649      	mov	r1, r9
 8005afa:	4640      	mov	r0, r8
 8005afc:	47d0      	blx	sl
 8005afe:	3001      	adds	r0, #1
 8005b00:	d0ad      	beq.n	8005a5e <_printf_i+0x15a>
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	079b      	lsls	r3, r3, #30
 8005b06:	d413      	bmi.n	8005b30 <_printf_i+0x22c>
 8005b08:	68e0      	ldr	r0, [r4, #12]
 8005b0a:	9b03      	ldr	r3, [sp, #12]
 8005b0c:	4298      	cmp	r0, r3
 8005b0e:	bfb8      	it	lt
 8005b10:	4618      	movlt	r0, r3
 8005b12:	e7a6      	b.n	8005a62 <_printf_i+0x15e>
 8005b14:	2301      	movs	r3, #1
 8005b16:	4632      	mov	r2, r6
 8005b18:	4649      	mov	r1, r9
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	47d0      	blx	sl
 8005b1e:	3001      	adds	r0, #1
 8005b20:	d09d      	beq.n	8005a5e <_printf_i+0x15a>
 8005b22:	3501      	adds	r5, #1
 8005b24:	68e3      	ldr	r3, [r4, #12]
 8005b26:	9903      	ldr	r1, [sp, #12]
 8005b28:	1a5b      	subs	r3, r3, r1
 8005b2a:	42ab      	cmp	r3, r5
 8005b2c:	dcf2      	bgt.n	8005b14 <_printf_i+0x210>
 8005b2e:	e7eb      	b.n	8005b08 <_printf_i+0x204>
 8005b30:	2500      	movs	r5, #0
 8005b32:	f104 0619 	add.w	r6, r4, #25
 8005b36:	e7f5      	b.n	8005b24 <_printf_i+0x220>
 8005b38:	0802e435 	.word	0x0802e435
 8005b3c:	0802e446 	.word	0x0802e446

08005b40 <memmove>:
 8005b40:	4288      	cmp	r0, r1
 8005b42:	b510      	push	{r4, lr}
 8005b44:	eb01 0402 	add.w	r4, r1, r2
 8005b48:	d902      	bls.n	8005b50 <memmove+0x10>
 8005b4a:	4284      	cmp	r4, r0
 8005b4c:	4623      	mov	r3, r4
 8005b4e:	d807      	bhi.n	8005b60 <memmove+0x20>
 8005b50:	1e43      	subs	r3, r0, #1
 8005b52:	42a1      	cmp	r1, r4
 8005b54:	d008      	beq.n	8005b68 <memmove+0x28>
 8005b56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b5e:	e7f8      	b.n	8005b52 <memmove+0x12>
 8005b60:	4402      	add	r2, r0
 8005b62:	4601      	mov	r1, r0
 8005b64:	428a      	cmp	r2, r1
 8005b66:	d100      	bne.n	8005b6a <memmove+0x2a>
 8005b68:	bd10      	pop	{r4, pc}
 8005b6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b72:	e7f7      	b.n	8005b64 <memmove+0x24>

08005b74 <_sbrk_r>:
 8005b74:	b538      	push	{r3, r4, r5, lr}
 8005b76:	4d06      	ldr	r5, [pc, #24]	@ (8005b90 <_sbrk_r+0x1c>)
 8005b78:	2300      	movs	r3, #0
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	4608      	mov	r0, r1
 8005b7e:	602b      	str	r3, [r5, #0]
 8005b80:	f7fc fc4c 	bl	800241c <_sbrk>
 8005b84:	1c43      	adds	r3, r0, #1
 8005b86:	d102      	bne.n	8005b8e <_sbrk_r+0x1a>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	b103      	cbz	r3, 8005b8e <_sbrk_r+0x1a>
 8005b8c:	6023      	str	r3, [r4, #0]
 8005b8e:	bd38      	pop	{r3, r4, r5, pc}
 8005b90:	20000558 	.word	0x20000558

08005b94 <memcpy>:
 8005b94:	440a      	add	r2, r1
 8005b96:	4291      	cmp	r1, r2
 8005b98:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b9c:	d100      	bne.n	8005ba0 <memcpy+0xc>
 8005b9e:	4770      	bx	lr
 8005ba0:	b510      	push	{r4, lr}
 8005ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ba6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005baa:	4291      	cmp	r1, r2
 8005bac:	d1f9      	bne.n	8005ba2 <memcpy+0xe>
 8005bae:	bd10      	pop	{r4, pc}

08005bb0 <_realloc_r>:
 8005bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb4:	4607      	mov	r7, r0
 8005bb6:	4614      	mov	r4, r2
 8005bb8:	460d      	mov	r5, r1
 8005bba:	b921      	cbnz	r1, 8005bc6 <_realloc_r+0x16>
 8005bbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	f7ff bc4d 	b.w	8005460 <_malloc_r>
 8005bc6:	b92a      	cbnz	r2, 8005bd4 <_realloc_r+0x24>
 8005bc8:	f7ff fbde 	bl	8005388 <_free_r>
 8005bcc:	4625      	mov	r5, r4
 8005bce:	4628      	mov	r0, r5
 8005bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd4:	f000 f81a 	bl	8005c0c <_malloc_usable_size_r>
 8005bd8:	4284      	cmp	r4, r0
 8005bda:	4606      	mov	r6, r0
 8005bdc:	d802      	bhi.n	8005be4 <_realloc_r+0x34>
 8005bde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005be2:	d8f4      	bhi.n	8005bce <_realloc_r+0x1e>
 8005be4:	4621      	mov	r1, r4
 8005be6:	4638      	mov	r0, r7
 8005be8:	f7ff fc3a 	bl	8005460 <_malloc_r>
 8005bec:	4680      	mov	r8, r0
 8005bee:	b908      	cbnz	r0, 8005bf4 <_realloc_r+0x44>
 8005bf0:	4645      	mov	r5, r8
 8005bf2:	e7ec      	b.n	8005bce <_realloc_r+0x1e>
 8005bf4:	42b4      	cmp	r4, r6
 8005bf6:	4622      	mov	r2, r4
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	bf28      	it	cs
 8005bfc:	4632      	movcs	r2, r6
 8005bfe:	f7ff ffc9 	bl	8005b94 <memcpy>
 8005c02:	4629      	mov	r1, r5
 8005c04:	4638      	mov	r0, r7
 8005c06:	f7ff fbbf 	bl	8005388 <_free_r>
 8005c0a:	e7f1      	b.n	8005bf0 <_realloc_r+0x40>

08005c0c <_malloc_usable_size_r>:
 8005c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c10:	1f18      	subs	r0, r3, #4
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	bfbc      	itt	lt
 8005c16:	580b      	ldrlt	r3, [r1, r0]
 8005c18:	18c0      	addlt	r0, r0, r3
 8005c1a:	4770      	bx	lr

08005c1c <_init>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	bf00      	nop
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr

08005c28 <_fini>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	bf00      	nop
 8005c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2e:	bc08      	pop	{r3}
 8005c30:	469e      	mov	lr, r3
 8005c32:	4770      	bx	lr
