{
  "Top": "equalizer",
  "RtlTop": "equalizer",
  "RtlPrefix": "",
  "RtlSubPrefix": "equalizer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "SIGNAL_IN": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "SIGNAL_IN",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "SIGNAL_OUT": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "SIGNAL_OUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lowpass_coefs": {
      "index": "2",
      "direction": "unused",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "lowpass_coefs_address0",
          "name": "lowpass_coefs_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_ce0",
          "name": "lowpass_coefs_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_we0",
          "name": "lowpass_coefs_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_d0",
          "name": "lowpass_coefs_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_q0",
          "name": "lowpass_coefs_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_address1",
          "name": "lowpass_coefs_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_ce1",
          "name": "lowpass_coefs_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_we1",
          "name": "lowpass_coefs_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_d1",
          "name": "lowpass_coefs_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "lowpass_coefs_q1",
          "name": "lowpass_coefs_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "bandpass_coefs": {
      "index": "3",
      "direction": "unused",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "bandpass_coefs_address0",
          "name": "bandpass_coefs_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_ce0",
          "name": "bandpass_coefs_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_we0",
          "name": "bandpass_coefs_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_d0",
          "name": "bandpass_coefs_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_q0",
          "name": "bandpass_coefs_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_address1",
          "name": "bandpass_coefs_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_ce1",
          "name": "bandpass_coefs_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_we1",
          "name": "bandpass_coefs_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_d1",
          "name": "bandpass_coefs_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "bandpass_coefs_q1",
          "name": "bandpass_coefs_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "highpass_coefs": {
      "index": "4",
      "direction": "unused",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "highpass_coefs_address0",
          "name": "highpass_coefs_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_ce0",
          "name": "highpass_coefs_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_we0",
          "name": "highpass_coefs_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_d0",
          "name": "highpass_coefs_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_q0",
          "name": "highpass_coefs_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_address1",
          "name": "highpass_coefs_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_ce1",
          "name": "highpass_coefs_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_we1",
          "name": "highpass_coefs_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_d1",
          "name": "highpass_coefs_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "highpass_coefs_q1",
          "name": "highpass_coefs_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top equalizer -name equalizer"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "equalizer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "37",
    "Latency": "36"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "equalizer",
    "Version": "1.0",
    "DisplayName": "Equalizer",
    "Revision": "2113488337",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_equalizer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/equalizer.cpp"],
    "Vhdl": [
      "impl\/vhdl\/equalizer_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop.vhd",
      "impl\/vhdl\/equalizer_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop.vhd",
      "impl\/vhdl\/equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop.vhd",
      "impl\/vhdl\/equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb.vhd",
      "impl\/vhdl\/equalizer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/equalizer_regslice_both.vhd",
      "impl\/vhdl\/equalizer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/equalizer_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop.v",
      "impl\/verilog\/equalizer_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop.v",
      "impl\/verilog\/equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop.v",
      "impl\/verilog\/equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb.dat",
      "impl\/verilog\/equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb.v",
      "impl\/verilog\/equalizer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/equalizer_regslice_both.v",
      "impl\/verilog\/equalizer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/equalizer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "SIGNAL_IN:SIGNAL_OUT",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "SIGNAL_IN": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "SIGNAL_IN_",
      "ports": [
        "SIGNAL_IN_TDATA",
        "SIGNAL_IN_TDEST",
        "SIGNAL_IN_TID",
        "SIGNAL_IN_TKEEP",
        "SIGNAL_IN_TLAST",
        "SIGNAL_IN_TREADY",
        "SIGNAL_IN_TSTRB",
        "SIGNAL_IN_TUSER",
        "SIGNAL_IN_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "SIGNAL_IN"
        }]
    },
    "SIGNAL_OUT": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "SIGNAL_OUT_",
      "ports": [
        "SIGNAL_OUT_TDATA",
        "SIGNAL_OUT_TDEST",
        "SIGNAL_OUT_TID",
        "SIGNAL_OUT_TKEEP",
        "SIGNAL_OUT_TLAST",
        "SIGNAL_OUT_TREADY",
        "SIGNAL_OUT_TSTRB",
        "SIGNAL_OUT_TUSER",
        "SIGNAL_OUT_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "SIGNAL_OUT"
        }]
    },
    "lowpass_coefs_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"lowpass_coefs_address0": "DATA"},
      "ports": ["lowpass_coefs_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "lowpass_coefs_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"lowpass_coefs_d0": "DATA"},
      "ports": ["lowpass_coefs_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "lowpass_coefs_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"lowpass_coefs_q0": "DATA"},
      "ports": ["lowpass_coefs_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "lowpass_coefs_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"lowpass_coefs_address1": "DATA"},
      "ports": ["lowpass_coefs_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "lowpass_coefs_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"lowpass_coefs_d1": "DATA"},
      "ports": ["lowpass_coefs_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "lowpass_coefs_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"lowpass_coefs_q1": "DATA"},
      "ports": ["lowpass_coefs_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "lowpass_coefs"
        }]
    },
    "bandpass_coefs_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"bandpass_coefs_address0": "DATA"},
      "ports": ["bandpass_coefs_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "bandpass_coefs_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"bandpass_coefs_d0": "DATA"},
      "ports": ["bandpass_coefs_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "bandpass_coefs_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"bandpass_coefs_q0": "DATA"},
      "ports": ["bandpass_coefs_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "bandpass_coefs_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"bandpass_coefs_address1": "DATA"},
      "ports": ["bandpass_coefs_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "bandpass_coefs_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"bandpass_coefs_d1": "DATA"},
      "ports": ["bandpass_coefs_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "bandpass_coefs_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"bandpass_coefs_q1": "DATA"},
      "ports": ["bandpass_coefs_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "bandpass_coefs"
        }]
    },
    "highpass_coefs_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"highpass_coefs_address0": "DATA"},
      "ports": ["highpass_coefs_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    },
    "highpass_coefs_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"highpass_coefs_d0": "DATA"},
      "ports": ["highpass_coefs_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    },
    "highpass_coefs_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"highpass_coefs_q0": "DATA"},
      "ports": ["highpass_coefs_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    },
    "highpass_coefs_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"highpass_coefs_address1": "DATA"},
      "ports": ["highpass_coefs_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    },
    "highpass_coefs_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"highpass_coefs_d1": "DATA"},
      "ports": ["highpass_coefs_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    },
    "highpass_coefs_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"highpass_coefs_q1": "DATA"},
      "ports": ["highpass_coefs_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "highpass_coefs"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "SIGNAL_IN_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "SIGNAL_IN_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "SIGNAL_IN_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "SIGNAL_IN_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "SIGNAL_IN_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "SIGNAL_IN_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "SIGNAL_IN_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "SIGNAL_IN_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "SIGNAL_IN_TID": {
      "dir": "in",
      "width": "5"
    },
    "SIGNAL_OUT_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "SIGNAL_OUT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "SIGNAL_OUT_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "SIGNAL_OUT_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "SIGNAL_OUT_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "SIGNAL_OUT_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "SIGNAL_OUT_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "SIGNAL_OUT_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "SIGNAL_OUT_TID": {
      "dir": "out",
      "width": "5"
    },
    "lowpass_coefs_address0": {
      "dir": "out",
      "width": "6"
    },
    "lowpass_coefs_ce0": {
      "dir": "out",
      "width": "1"
    },
    "lowpass_coefs_we0": {
      "dir": "out",
      "width": "1"
    },
    "lowpass_coefs_d0": {
      "dir": "out",
      "width": "32"
    },
    "lowpass_coefs_q0": {
      "dir": "in",
      "width": "32"
    },
    "lowpass_coefs_address1": {
      "dir": "out",
      "width": "6"
    },
    "lowpass_coefs_ce1": {
      "dir": "out",
      "width": "1"
    },
    "lowpass_coefs_we1": {
      "dir": "out",
      "width": "1"
    },
    "lowpass_coefs_d1": {
      "dir": "out",
      "width": "32"
    },
    "lowpass_coefs_q1": {
      "dir": "in",
      "width": "32"
    },
    "bandpass_coefs_address0": {
      "dir": "out",
      "width": "6"
    },
    "bandpass_coefs_ce0": {
      "dir": "out",
      "width": "1"
    },
    "bandpass_coefs_we0": {
      "dir": "out",
      "width": "1"
    },
    "bandpass_coefs_d0": {
      "dir": "out",
      "width": "32"
    },
    "bandpass_coefs_q0": {
      "dir": "in",
      "width": "32"
    },
    "bandpass_coefs_address1": {
      "dir": "out",
      "width": "6"
    },
    "bandpass_coefs_ce1": {
      "dir": "out",
      "width": "1"
    },
    "bandpass_coefs_we1": {
      "dir": "out",
      "width": "1"
    },
    "bandpass_coefs_d1": {
      "dir": "out",
      "width": "32"
    },
    "bandpass_coefs_q1": {
      "dir": "in",
      "width": "32"
    },
    "highpass_coefs_address0": {
      "dir": "out",
      "width": "6"
    },
    "highpass_coefs_ce0": {
      "dir": "out",
      "width": "1"
    },
    "highpass_coefs_we0": {
      "dir": "out",
      "width": "1"
    },
    "highpass_coefs_d0": {
      "dir": "out",
      "width": "32"
    },
    "highpass_coefs_q0": {
      "dir": "in",
      "width": "32"
    },
    "highpass_coefs_address1": {
      "dir": "out",
      "width": "6"
    },
    "highpass_coefs_ce1": {
      "dir": "out",
      "width": "1"
    },
    "highpass_coefs_we1": {
      "dir": "out",
      "width": "1"
    },
    "highpass_coefs_d1": {
      "dir": "out",
      "width": "32"
    },
    "highpass_coefs_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "equalizer",
      "Instances": [
        {
          "ModuleName": "equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop",
          "InstanceName": "grp_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_fu_115"
        },
        {
          "ModuleName": "equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop",
          "InstanceName": "grp_equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_fu_121"
        },
        {
          "ModuleName": "equalizer_Pipeline_Highpass_Shift_Accumulate_Loop",
          "InstanceName": "grp_equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_fu_127"
        }
      ]
    },
    "Info": {
      "equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "equalizer_Pipeline_Highpass_Shift_Accumulate_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "equalizer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Lowpass_Shift_Accumulate_Loop",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Bandpass_Shift_Accumulate_Loop",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "equalizer_Pipeline_Highpass_Shift_Accumulate_Loop": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "Highpass_Shift_Accumulate_Loop",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "52",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "equalizer": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "37",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-27 16:37:47 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
