# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-17-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim
# Load canceled
ls
# modelsim.ini
# nanoCPU.vhd
# nanoTB.vhd
# README.md
# sim.do
# transcript
# vsim.wlf
# wave.do
# work
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:17:17 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:17:17 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:17:17 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:17:17 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:17:17 on Dec 03,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# 1
# 1
# Break key hit
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:25:14 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:25:15 on Dec 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:25:15 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:25:15 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:25:15 on Dec 03,2024, Elapsed time: 0:07:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:25:15 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:15 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:28:15 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:15 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:28:15 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:28:16 on Dec 03,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:28:16 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# ** UI-Msg: (vish-4014) No objects found matching '/nanoCPU_TB/CPU/I'.
# Executing ONERROR command at macro ./wave.do line 17
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:39 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:28:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:39 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:28:39 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:28:40 on Dec 03,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:28:40 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# ** UI-Msg: (vish-4014) No objects found matching '/nanoCPU_TB/CPU/I'.
# Executing ONERROR command at macro ./wave.do line 17
# 1
# 1
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:59 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:28:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:28:59 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:28:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:29:00 on Dec 03,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:29:00 on Dec 03,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# ** UI-Msg: (vish-4014) No objects found matching '/nanoCPU_TB/CPU/i'.
# Executing ONERROR command at macro ./wave.do line 17
# 1
# 1
run 100 ns
do sim.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is 24280006@l3086089.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:31:59 on Dec 03,2024
# vcom -reportprogress 300 nanoCPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg16bit
# -- Compiling architecture Reg16b of Reg16bit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU
# -- Compiling architecture NCPU of NanoCPU
# -- Loading entity Reg16bit
# End time: 08:31:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:31:59 on Dec 03,2024
# vcom -reportprogress 300 nanoTB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NanoCPU_TB
# -- Compiling architecture TB of NanoCPU_TB
# -- Loading entity NanoCPU
# End time: 08:31:59 on Dec 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:32:00 on Dec 03,2024, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.nanoCPU_TB 
# Start time: 08:32:00 on Dec 03,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nanocpu_tb(tb)#1
# Loading work.nanocpu(ncpu)#1
# Loading work.reg16bit(reg16b)#1
# ** UI-Msg: (vish-4014) No objects found matching '/nanoCPU_TB/CPU/i'.
# Executing ONERROR command at macro ./wave.do line 17
# 1
# 1
run 100 ns
# End time: 08:33:05 on Dec 03,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
