{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 27 00:11:31 2018 " "Info: Processing started: Tue Feb 27 00:11:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decimal_seven -c decimal_seven --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decimal_seven -c decimal_seven --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d8 f\[4\] 9.166 ns Longest " "Info: Longest tpd from source pin \"d8\" to destination pin \"f\[4\]\" is 9.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns d8 1 PIN PIN_B13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 4; PIN Node = 'd8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d8 } "NODE_NAME" } } { "decimal_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/decimal_seven/decimal_seven.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.371 ns) 3.647 ns f~6 2 COMB LCCOMB_X33_Y4_N2 1 " "Info: 2: + IC(2.277 ns) + CELL(0.371 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'f~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.648 ns" { d8 f~6 } "NODE_NAME" } } { "decimal_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/decimal_seven/decimal_seven.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.438 ns) 4.553 ns f~3 3 COMB LCCOMB_X32_Y4_N22 1 " "Info: 3: + IC(0.468 ns) + CELL(0.438 ns) = 4.553 ns; Loc. = LCCOMB_X32_Y4_N22; Fanout = 1; COMB Node = 'f~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { f~6 f~3 } "NODE_NAME" } } { "decimal_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/decimal_seven/decimal_seven.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 5.220 ns f~37 4 COMB LCCOMB_X32_Y4_N4 1 " "Info: 4: + IC(0.251 ns) + CELL(0.416 ns) = 5.220 ns; Loc. = LCCOMB_X32_Y4_N4; Fanout = 1; COMB Node = 'f~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { f~3 f~37 } "NODE_NAME" } } { "decimal_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/decimal_seven/decimal_seven.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(2.778 ns) 9.166 ns f\[4\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(1.168 ns) + CELL(2.778 ns) = 9.166 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'f\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { f~37 f[4] } "NODE_NAME" } } { "decimal_seven.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/decimal_seven/decimal_seven.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.002 ns ( 54.57 % ) " "Info: Total cell delay = 5.002 ns ( 54.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 45.43 % ) " "Info: Total interconnect delay = 4.164 ns ( 45.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.166 ns" { d8 f~6 f~3 f~37 f[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.166 ns" { d8 {} d8~combout {} f~6 {} f~3 {} f~37 {} f[4] {} } { 0.000ns 0.000ns 2.277ns 0.468ns 0.251ns 1.168ns } { 0.000ns 0.999ns 0.371ns 0.438ns 0.416ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 00:11:31 2018 " "Info: Processing ended: Tue Feb 27 00:11:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
