{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607187963363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607187963373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 09:06:03 2020 " "Processing started: Sat Dec 05 09:06:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607187963373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187963373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RFInerlockRTM_a -c RFInerlockRTM_a " "Command: quartus_map --read_settings_files=on --write_settings_files=off RFInerlockRTM_a -c RFInerlockRTM_a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187963373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607187964479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607187964479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_lkup/synthesis/pwm_lkup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_lkup/synthesis/pwm_lkup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Lkup-rtl " "Found design unit 1: PWM_Lkup-rtl" {  } { { "PWM_Lkup/synthesis/PWM_Lkup.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977874 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Lkup " "Found entity 1: PWM_Lkup" {  } { { "PWM_Lkup/synthesis/PWM_Lkup.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_lkup/synthesis/submodules/pwm_lkup_ufm_parallel_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_lkup/synthesis/submodules/pwm_lkup_ufm_parallel_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Lkup_ufm_parallel_0 " "Found entity 1: PWM_Lkup_ufm_parallel_0" {  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/modflt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/modflt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModFlt-Behaviour " "Found design unit 1: ModFlt-Behaviour" {  } { { "../vhdl/ModFlt.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ModFlt.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModFlt " "Found entity 1: ModFlt" {  } { { "../vhdl/ModFlt.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ModFlt.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/qspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/qspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qspi-Behaviour " "Found design unit 1: qspi-Behaviour" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977954 ""} { "Info" "ISGN_ENTITY_NAME" "1 qspi " "Found entity 1: qspi" {  } { { "../vhdl/qspi.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sledinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sledinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLEDInterface-Behaviour " "Found design unit 1: SLEDInterface-Behaviour" {  } { { "../vhdl/SLEDInterface.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977963 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLEDInterface " "Found entity 1: SLEDInterface" {  } { { "../vhdl/SLEDInterface.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/rfinterlockrtm_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/rfinterlockrtm_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFInterlockRTM_a-Behaviour " "Found design unit 1: RFInterlockRTM_a-Behaviour" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977973 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFInterlockRTM_a " "Found entity 1: RFInterlockRTM_a" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/fastfaultinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/fastfaultinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FastFaultInterface-Behaviour " "Found design unit 1: FastFaultInterface-Behaviour" {  } { { "../vhdl/FastFaultInterface.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/FastFaultInterface.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977983 ""} { "Info" "ISGN_ENTITY_NAME" "1 FastFaultInterface " "Found entity 1: FastFaultInterface" {  } { { "../vhdl/FastFaultInterface.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/FastFaultInterface.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBouncer-Behaviour " "Found design unit 1: DeBouncer-Behaviour" {  } { { "../vhdl/DeBouncer.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/DeBouncer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977993 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBouncer " "Found entity 1: DeBouncer" {  } { { "../vhdl/DeBouncer.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/DeBouncer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187977993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187977993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/clken_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/clken_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkEn_Gen-Behavioral " "Found design unit 1: ClkEn_Gen-Behavioral" {  } { { "../vhdl/ClkEn_Gen.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ClkEn_Gen.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkEn_Gen " "Found entity 1: ClkEn_Gen" {  } { { "../vhdl/ClkEn_Gen.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ClkEn_Gen.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/regintf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/regintf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIntf-Behaviour " "Found design unit 1: RegIntf-Behaviour" {  } { { "../vhdl/RegIntf.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RegIntf.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978014 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIntf " "Found entity 1: RegIntf" {  } { { "../vhdl/RegIntf.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RegIntf.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/trigpermit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/trigpermit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrigPermit-Behaviour " "Found design unit 1: TrigPermit-Behaviour" {  } { { "../vhdl/TrigPermit.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/TrigPermit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978024 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrigPermit " "Found entity 1: TrigPermit" {  } { { "../vhdl/TrigPermit.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/TrigPermit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SysInfo-behaviour " "Found design unit 1: SysInfo-behaviour" {  } { { "../vhdl/SysInfo.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SysInfo.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SysInfo " "Found entity 1: SysInfo" {  } { { "../vhdl/SysInfo.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SysInfo.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RFInterlockRTM_a " "Elaborating entity \"RFInterlockRTM_a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607187978194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clk10KhzEn RFInterlockRTM_a.vhd(104) " "Verilog HDL or VHDL warning at RFInterlockRTM_a.vhd(104): object \"Clk10KhzEn\" assigned a value but never read" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607187978194 "|RFInterlockRTM_a"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Beam_I_Under RFInterlockRTM_a.vhd(118) " "Verilog HDL or VHDL warning at RFInterlockRTM_a.vhd(118): object \"Beam_I_Under\" assigned a value but never read" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607187978194 "|RFInterlockRTM_a"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Reset RFInterlockRTM_a.vhd(124) " "VHDL Signal Declaration warning at RFInterlockRTM_a.vhd(124): used explicit default value for signal \"Reset\" because signal was never assigned a value" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 124 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607187978194 "|RFInterlockRTM_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkEn_Gen ClkEn_Gen:u_clkDiv " "Elaborating entity \"ClkEn_Gen\" for hierarchy \"ClkEn_Gen:u_clkDiv\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_clkDiv" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qspi qspi:u_spi " "Elaborating entity \"qspi\" for hierarchy \"qspi:u_spi\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_spi" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIntf RegIntf:u_RegIntf " "Elaborating entity \"RegIntf\" for hierarchy \"RegIntf:u_RegIntf\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_RegIntf" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLEDInterface SLEDInterface:u_Sled " "Elaborating entity \"SLEDInterface\" for hierarchy \"SLEDInterface:u_Sled\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_Sled" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBouncer SLEDInterface:u_Sled\|DeBouncer:\\latchSled:0:DeBounce " "Elaborating entity \"DeBouncer\" for hierarchy \"SLEDInterface:u_Sled\|DeBouncer:\\latchSled:0:DeBounce\"" {  } { { "../vhdl/SLEDInterface.vhd" "\\latchSled:0:DeBounce" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FastFaultInterface FastFaultInterface:u_FastFault " "Elaborating entity \"FastFaultInterface\" for hierarchy \"FastFaultInterface:u_FastFault\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_FastFault" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModFlt ModFlt:u_ModFlt " "Elaborating entity \"ModFlt\" for hierarchy \"ModFlt:u_ModFlt\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_ModFlt" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SysInfo SysInfo:u_SysInfo " "Elaborating entity \"SysInfo\" for hierarchy \"SysInfo:u_SysInfo\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u_SysInfo" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Lkup PWM_Lkup:u0 " "Elaborating entity \"PWM_Lkup\" for hierarchy \"PWM_Lkup:u0\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "u0" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Lkup_ufm_parallel_0 PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0 " "Elaborating entity \"PWM_Lkup_ufm_parallel_0\" for hierarchy \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\"" {  } { { "PWM_Lkup/synthesis/PWM_Lkup.vhd" "ufm_parallel_0" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\"" {  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "cntr2" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\"" {  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 301 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2 " "Instantiated megafunction \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607187978494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 28 " "Parameter \"lpm_modulus\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607187978494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607187978494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607187978494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607187978494 ""}  } { { "PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v" 301 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607187978494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q4j " "Found entity 1: cntr_q4j" {  } { { "db/cntr_q4j.tdf" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cntr_q4j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q4j PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\|cntr_q4j:auto_generated " "Elaborating entity \"cntr_q4j\" for hierarchy \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\|cntr_q4j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6sb " "Found entity 1: cmpr_6sb" {  } { { "db/cmpr_6sb.tdf" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cmpr_6sb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607187978676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187978676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6sb PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\|cntr_q4j:auto_generated\|cmpr_6sb:cmpr1 " "Elaborating entity \"cmpr_6sb\" for hierarchy \"PWM_Lkup:u0\|PWM_Lkup_ufm_parallel_0:ufm_parallel_0\|lpm_counter:cntr2\|cntr_q4j:auto_generated\|cmpr_6sb:cmpr1\"" {  } { { "db/cntr_q4j.tdf" "cmpr1" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cntr_q4j.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607187978676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_Mod_Spare_Out GND " "Pin \"n_Mod_Spare_Out\" is stuck at GND" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607187979367 "|RFInterlockRTM_a|n_Mod_Spare_Out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607187979367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607187979459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "n_Beam_I_Under " "No output dependent on input pin \"n_Beam_I_Under\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607187979494 "|RFInterlockRTM_a|n_Beam_I_Under"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mod_Status " "No output dependent on input pin \"Mod_Status\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607187979494 "|RFInterlockRTM_a|Mod_Status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SSSB_Trigger " "No output dependent on input pin \"SSSB_Trigger\"" {  } { { "../vhdl/RFInterlockRTM_a.vhd" "" { Text "C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd" 76 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607187979494 "|RFInterlockRTM_a|SSSB_Trigger"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607187979494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607187979494 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607187979494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607187979494 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1607187979494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607187979494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2101950 " "Peak virtual memory: 2101950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607187979834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 09:06:19 2020 " "Processing ended: Sat Dec 05 09:06:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607187979834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607187979834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607187979834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607187979834 ""}
