;; Pipeline description for PowerPC ppcz410n3 core.

(define_automaton "ppcz410n3")

;; Common resources
(define_cpu_unit "ppcz410n3_decode,ppcz410n3_writeback1,ppcz410n3_writeback2" "ppcz410n3")

;; Make the writeback deterministic
(define_cpu_unit "present_ppcz410n3_writeback1" "ppcz410n3")
(presence_set "present_ppcz410n3_writeback1" "ppcz410n3_writeback1")
(define_reservation "ppcz410n3_writeback" "ppcz410n3_writeback1|ppcz410n3_writeback2+present_ppcz410n3_writeback1")

;; Scalar integer unit
(define_cpu_unit "ppcz410n3_SIU_1" "ppcz410n3")
(define_cpu_unit "ppcz410n3_SIU_2_mul" "ppcz410n3")
(define_cpu_unit "ppcz410n3_SIU_div" "ppcz410n3")
(exclusion_set "ppcz410n3_SIU_div" "ppcz410n3_SIU_1,ppcz410n3_SIU_2_mul")

;; Load/store unit
;; TODO: Can be optimized for load/store multiple
(define_cpu_unit "ppcz410n3_LSU_mem0" "ppcz410n3")

;; Branch unit
(define_cpu_unit "ppcz410n3_BU" "ppcz410n3")

;; Single-precision scalar Embedded Floating-point unit
(define_cpu_unit "ppcz410n3_EFPU_1" "ppcz410n3")
(define_cpu_unit "ppcz410n3_EFPU_2" "ppcz410n3")
(exclusion_set "ppcz410n3_EFPU_1,ppcz410n3_EFPU_2" "ppcz410n3_LSU_mem0")
(define_reservation "ppcz410n3_EFPU_pipeline" "ppcz410n3_EFPU_1,ppcz410n3_EFPU_2")
(define_reservation "ppcz410n3_EFPU_whole" "ppcz410n3_EFPU_1+ppcz410n3_EFPU_2")


;; Simple SIU insns.
(define_insn_reservation "ppcz410n3_siu" 2
  (and (eq_attr "type" "integer,shift,var_shift_rotate,cntlz,exts,isel,insert_word,compare,var_delayed_compare,delayed_compare,insert_dword")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_SIU_1,nothing,ppcz410n3_writeback")

;; Simple integer compare insns.
(define_insn_reservation "ppcz410n3_siucmp" 2
  (and (eq_attr "type" "cmp,fast_compare")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_SIU_1,nothing,ppcz410n3_writeback")

;; Branch instructions
(define_insn_reservation "ppcz410n3_branch" 3
  (and (eq_attr "type" "branch,jmpreg")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_BU,nothing,ppcz410n3_writeback")

;; Integer multiply
(define_insn_reservation "ppcz410n3_multiply" 3
  (and (eq_attr "type" "imul,imul2,imul3,lmul,imul_compare,lmul_compare")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_SIU_1,ppcz410n3_SIU_2_mul,ppcz410n3_writeback")

;; Saturating multiply
(define_insn_reservation "ppcz410n3_satmultiply" 3
  (and (eq_attr "type" "satmul")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_SIU_1,ppcz410n3_SIU_2_mul,ppcz410n3_writeback")

;; Integer divide
;; TODO: Assumed average completion
(define_insn_reservation "ppcz410n3_divide" 8
  (and (eq_attr "type" "idiv,ldiv")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_SIU_div*7,ppcz410n3_writeback")

;; CR logical
(define_insn_reservation "ppcz410n3_crlogical" 2
  (and (eq_attr "type" "cr_logical,delayed_cr")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_BU,nothing,ppcz410n3_writeback")

;; Load non-multiple
(define_insn_reservation "ppcz410n3_load" 3
  (and (eq_attr "type" "load,load_ext,load_ext_u,load_ext_ux,load_u,load_l,fpload,fpload_u,load_ux,fpload_ux")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_LSU_mem0,nothing,ppcz410n3_writeback")

;; Load multiple
;; TODO: Assumed fastest execution
(define_insn_reservation "ppcz410n3_loadn" 4
  (and (eq_attr "type" "load_n")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_LSU_mem0*3,ppcz410n3_writeback")

;; Store non-multiple
(define_insn_reservation "ppcz410n3_store" 3
  (and (eq_attr "type" "store,store_u,store_c,fpstore,fpstore_u,store_ux,fpstore_ux")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_LSU_mem0,nothing,ppcz410n3_writeback")

;; Store multiple
;; TODO: Assumed fastest execution
(define_insn_reservation "ppcz410n3_storen" 4
  (and (eq_attr "type" "store_n")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_LSU_mem0*3,ppcz410n3_writeback")

;; Multi instructions
(define_insn_reservation "ppcz410n3_two" 3
  (and (eq_attr "type" "two")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_decode+ppcz410n3_SIU_1,ppcz410n3_SIU_1,ppcz410n3_writeback*2")

(define_insn_reservation "ppcz410n3_three" 4
  (and (eq_attr "type" "three")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_decode+ppcz410n3_SIU_1,ppcz410n3_decode+ppcz410n3_SIU_1,ppcz410n3_SIU_1+ppcz410n3_writeback,ppcz410n3_writeback*2")

;; Special cases

;; mtcr insn
(define_insn_reservation "ppcz410n3_mtcr" 2
  (and (eq_attr "type" "mtcr")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_BU,nothing,ppcz410n3_writeback")

;; mfcr insn
;; mfcr is followed by an rlwinm in most cases, therefore we schedule accordingly
(define_insn_reservation "ppcz410n3_mfcr" 3
  (and (eq_attr "type" "mfcr,mfcrf")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_decode+ppcz410n3_BU,ppcz410n3_SIU_1,ppcz410n3_writeback*2")

;; Synchronization inhibit dispatching of subsequent instructions and force a
;; pipeline refill. Make them very costly by marking the start of the pipeline
;; (ppcz410n3_decode) as busy.
(define_insn_reservation "ppcz410n3_sync" 6
  (and (eq_attr "type" "isync,sync")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode*5")

;; memcpy
;; assumed 4 regs
(define_insn_reservation "ppcz410n3_memcpy" 8
  (and (eq_attr "type" "memcpy")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_LSU_mem0*2,ppcz410n3_decode+ppcz410n3_LSU_mem0,ppcz410n3_LSU_mem0*3,nothing,ppcz410n3_writeback")

;; EFPU
(define_insn_reservation "ppcz410n3_efpu" 3
  (and (eq_attr "type" "fp,fpsimple,fpcompare,dmul")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_EFPU_pipeline,ppcz410n3_writeback")

;; EFPU div
(define_insn_reservation "ppcz410n3_floatdiv" 14
  (and (eq_attr "type" "sdiv,ddiv")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_EFPU_whole*13,ppcz410n3_writeback")

;; EFPU sqrt
(define_insn_reservation "ppcz410n3_floatsqrt" 12
  (and (eq_attr "type" "ssqrt,dsqrt")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode,ppcz410n3_EFPU_whole*11,ppcz410n3_writeback")

;; Trap
;; Stop the pipeline
(define_insn_reservation "ppcz410n3_trap" 5
  (and (eq_attr "type" "trap")
       (eq_attr "cpu" "ppcz410n3"))
  "ppcz410n3_decode*5")

;; This processor has no vector unit
;; vecload,vecstore,vecsimple,veccomplex,vecdiv,veccmp,veccmpsimple,vecperm,vecfloat,vecfdiv

;; Other non supported instruction types
;; mffgpr,mftgpr,mfjmpr,mtjmpr,brinc

;; Not emitted by cc: mtmsr, wrtee, wrteei, mfspr, mtspr, se_rfi, se_rfci, se_rfdi, se_rfmci, se_sc, e_sc, e_tw
