Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr 22 19:00:16 2024
| Host         : P2-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2308)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6233)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2308)
---------------------------
 There are 2208 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: combook/clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6233)
---------------------------------------------------
 There are 6233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.027    -1638.644                    142                  147        0.278        0.000                      0                  147        4.500        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.027    -1638.644                    142                  147        0.278        0.000                      0                  147        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -12.027ns,  Total Violation    -1638.644ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.027ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.509ns  (logic 14.482ns (67.331%)  route 7.027ns (32.669%))
  Logic Levels:           12  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 15.053 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.142 f  vga2/address__1/P[17]
                         net (fo=9, routed)           1.022    26.164    vga2/Sprites/P[17]
    SLICE_X81Y79         LUT4 (Prop_lut4_I1_O)        0.124    26.288 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.590    26.878    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X3Y14         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.631    15.053    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y14         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.276    15.329    
                         clock uncertainty           -0.035    15.294    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.851    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -26.878    
  -------------------------------------------------------------------
                         slack                                -12.027    

Slack (VIOLATED) :        -12.003ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.483ns  (logic 14.482ns (67.411%)  route 7.001ns (32.589%))
  Logic Levels:           12  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.142 r  vga2/address__1/P[17]
                         net (fo=9, routed)           1.038    26.180    vga2/Sprites/P[17]
    SLICE_X81Y85         LUT4 (Prop_lut4_I0_O)        0.124    26.304 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.548    26.852    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X3Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.646    15.068    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism              0.259    15.327    
                         clock uncertainty           -0.035    15.292    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.849    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -26.852    
  -------------------------------------------------------------------
                         slack                                -12.003    

Slack (VIOLATED) :        -11.978ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.336ns  (logic 14.358ns (67.296%)  route 6.978ns (32.704%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    25.142 r  vga2/address__1/P[5]
                         net (fo=8, routed)           1.562    26.705    vga2/Sprites/P[5]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.705    
  -------------------------------------------------------------------
                         slack                                -11.978    

Slack (VIOLATED) :        -11.904ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.262ns  (logic 14.358ns (67.530%)  route 6.904ns (32.470%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    25.142 r  vga2/address__1/P[14]
                         net (fo=8, routed)           1.489    26.631    vga2/Sprites/P[14]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.631    
  -------------------------------------------------------------------
                         slack                                -11.904    

Slack (VIOLATED) :        -11.878ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.287ns  (logic 14.358ns (67.449%)  route 6.929ns (32.551%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    25.142 r  vga2/address__1/P[15]
                         net (fo=12, routed)          1.514    26.656    vga2/Sprites/P[15]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.778    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -26.656    
  -------------------------------------------------------------------
                         slack                                -11.878    

Slack (VIOLATED) :        -11.874ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.231ns  (logic 14.358ns (67.626%)  route 6.873ns (32.374%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    25.142 r  vga2/address__1/P[9]
                         net (fo=8, routed)           1.458    26.601    vga2/Sprites/P[9]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.601    
  -------------------------------------------------------------------
                         slack                                -11.874    

Slack (VIOLATED) :        -11.869ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.227ns  (logic 14.358ns (67.641%)  route 6.869ns (32.359%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.142 r  vga2/address__1/P[3]
                         net (fo=8, routed)           1.453    26.596    vga2/Sprites/P[3]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.596    
  -------------------------------------------------------------------
                         slack                                -11.869    

Slack (VIOLATED) :        -11.863ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.343ns  (logic 14.482ns (67.852%)  route 6.861ns (32.148%))
  Logic Levels:           12  (DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    25.142 f  vga2/address__1/P[16]
                         net (fo=9, routed)           0.697    25.840    vga2/Sprites/P[16]
    SLICE_X78Y85         LUT2 (Prop_lut2_I1_O)        0.124    25.964 r  vga2/Sprites/MemoryArray_reg_4_i_1/O
                         net (fo=2, routed)           0.749    26.713    vga2/Sprites/MemoryArray_reg_4_i_1_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.850    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -26.713    
  -------------------------------------------------------------------
                         slack                                -11.863    

Slack (VIOLATED) :        -11.861ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.219ns  (logic 14.358ns (67.667%)  route 6.861ns (32.333%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.142 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.445    26.588    vga2/Sprites/P[6]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.588    
  -------------------------------------------------------------------
                         slack                                -11.861    

Slack (VIOLATED) :        -11.851ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.208ns  (logic 14.358ns (67.700%)  route 6.850ns (32.300%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 15.069 - 10.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.767     5.369    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.241 r  vga2/ImageData/MemoryArray_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.306    vga2/ImageData/MemoryArray_reg_0_5_n_0
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.731 r  vga2/ImageData/MemoryArray_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.388    10.119    vga2/ImageData/colorAddr[5]
    SLICE_X72Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.243 r  vga2/ImageData/address1_i_9/O
                         net (fo=35, routed)          0.751    10.994    vga2/ImageData/address1_i_9_n_0
    SLICE_X74Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.118 f  vga2/ImageData/address1_i_33/O
                         net (fo=7, routed)           0.600    11.718    vga2/Display/sel0[1]
    SLICE_X75Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.842 r  vga2/Display/address1_i_45_comp_2/O
                         net (fo=1, routed)           0.305    12.148    vga2/Display/address1_i_45_n_0_repN
    SLICE_X74Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.272 r  vga2/Display/address1_i_26_comp_8/O
                         net (fo=1, routed)           0.165    12.437    vga2/Display/address1_i_26_n_0
    SLICE_X74Y59         LUT6 (Prop_lut6_I5_O)        0.124    12.561 r  vga2/Display/address1_i_25_comp_1/O
                         net (fo=1, routed)           0.406    12.966    vga2/Display/address1_i_25_n_0
    SLICE_X77Y60         LUT6 (Prop_lut6_I3_O)        0.124    13.090 r  vga2/Display/address1_i_8_comp/O
                         net (fo=1, routed)           0.561    13.651    vga2/final_ascii[0]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    18.721 r  vga2/address1/P[7]
                         net (fo=1, routed)           1.170    19.891    vga2/address1_n_98
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    21.907 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.909    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.622 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.624    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.142 r  vga2/address__1/P[1]
                         net (fo=8, routed)           1.435    26.577    vga2/Sprites/P[1]
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.647    15.069    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y19         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_5/CLKARDCLK
                         clock pessimism              0.259    15.328    
                         clock uncertainty           -0.035    15.293    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.727    vga2/Sprites/MemoryArray_reg_5
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                -11.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clock_reg/Q
                         net (fo=7, routed)           0.183     1.807    clock
    SLICE_X47Y88         LUT2 (Prop_lut2_I1_O)        0.045     1.852 r  clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.852    clock_i_1__1_n_0
    SLICE_X47Y88         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.091     1.574    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.219     1.843    counter_reg_n_0_[0]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.043     1.886 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    counter[1]_i_1_n_0
    SLICE_X47Y88         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.483    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.219     1.843    counter_reg_n_0_[0]
    SLICE_X47Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    counter[0]_i_1_n_0
    SLICE_X47Y88         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.835     2.000    clk_IBUF_BUFG
    SLICE_X47Y88         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.092     1.575    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.185ns (35.433%)  route 0.337ns (64.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.480    vga2/clk_IBUF_BUFG
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.337     1.958    vga2/pixCounter_reg_n_0_[0]
    SLICE_X69Y68         LUT2 (Prop_lut2_I0_O)        0.044     2.002 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.002    vga2/pixCounter[1]_i_1_n_0
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.996    vga2/clk_IBUF_BUFG
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X69Y68         FDRE (Hold_fdre_C_D)         0.107     1.587    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.557%)  route 0.337ns (64.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.480    vga2/clk_IBUF_BUFG
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.337     1.958    vga2/pixCounter_reg_n_0_[0]
    SLICE_X69Y68         LUT1 (Prop_lut1_I0_O)        0.045     2.003 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    vga2/pixCounter[0]_i_1_n_0
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.996    vga2/clk_IBUF_BUFG
    SLICE_X69Y68         FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X69Y68         FDRE (Hold_fdre_C_D)         0.091     1.571    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.236%)  route 0.482ns (69.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X78Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y85         FDCE (Prop_fdce_C_Q)         0.164     1.679 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.328     2.007    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.045     2.052 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.154     2.207    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.909     2.074    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.691    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.566%)  route 0.514ns (73.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.596     1.515    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X79Y85         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.280     1.936    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X81Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.234     2.215    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X3Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.916     2.081    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y18         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.479     1.602    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.698    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.509%)  route 0.516ns (73.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.511    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X73Y87         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.344     1.996    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X75Y82         LUT4 (Prop_lut4_I3_O)        0.045     2.041 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.172     2.213    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.902     2.067    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.501     1.566    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.662    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.659%)  route 0.539ns (74.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.511    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X81Y78         FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDCE (Prop_fdce_C_Q)         0.141     1.652 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.273     1.926    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X81Y79         LUT4 (Prop_lut4_I3_O)        0.045     1.971 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.266     2.236    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X3Y14         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.066    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y14         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.479     1.587    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.683    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             3.428ns  (arrival time - required time)
  Source:                 vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.061ns (56.413%)  route 1.592ns (43.587%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.633     1.553    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.138 r  vga2/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=4, routed)           0.434     2.572    vga2/ImageData/colorAddr[7]
    SLICE_X78Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.617 r  vga2/ImageData/address1_i_1/O
                         net (fo=1, routed)           0.303     2.920    vga2/final_ascii[7]
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_D[7]_P[1])
                                                      0.587     3.507 r  vga2/address1/P[1]
                         net (fo=1, routed)           0.517     4.025    vga2/address1_n_104
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_C[1]_PCOUT[47])
                                                      0.331     4.356 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002     4.358    vga2/address_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     4.625 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.627    vga2/address__0_n_106
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      0.246     4.873 r  vga2/address__1/P[14]
                         net (fo=8, routed)           0.334     5.206    vga2/Sprites/P[14]
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.909     2.074    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y16         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.595    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.778    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           5.206    
  -------------------------------------------------------------------
                         slack                                  3.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13  vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y12  vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10  vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y88  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y68  vga2/pixCounter_reg[1]/C



