verilog xil_defaultlib --include "D:/Program/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../prototype.gen/sources_1/bd/Intellight/ipshared/ec67/hdl" --include "../../../../prototype.gen/sources_1/bd/Intellight/ipshared/5765/hdl" \
"../../../bd/Intellight/ip/Intellight_action_ram_0_0/sim/Intellight_action_ram_0_0.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_1_0/sim/Intellight_action_ram_1_0.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_2_0/sim/Intellight_action_ram_2_0.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_3_0/sim/Intellight_action_ram_3_0.v" \
"../../../bd/Intellight/ip/Intellight_const_1_1bit_0/sim/Intellight_const_1_1bit_0.v" \
"../../../bd/Intellight/ip/Intellight_const_0_8bit_0/sim/Intellight_const_0_8bit_0.v" \
"../../../bd/Intellight/ip/Intellight_Accelerator_0_0/sim/Intellight_Accelerator_0_0.v" \
"../../../bd/Intellight/ipshared/8c88/hdl/database_v1_0_S00_AXI.v" \
"../../../bd/Intellight/ipshared/8c88/hdl/database_v1_0.v" \
"../../../bd/Intellight/ip/Intellight_database_0_0/sim/Intellight_database_0_0.v" \
"../../../bd/Intellight/ip/Intellight_processing_system7_0_0/sim/Intellight_processing_system7_0_0.v" \
"../../../bd/Intellight/ip/Intellight_xbar_0/sim/Intellight_xbar_0.v" \
"../../../bd/Intellight/sim/Intellight.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_0_1/sim/Intellight_action_ram_0_1.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_1_1/sim/Intellight_action_ram_1_1.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_2_1/sim/Intellight_action_ram_2_1.v" \
"../../../bd/Intellight/ip/Intellight_action_ram_3_1/sim/Intellight_action_ram_3_1.v" \
"../../../bd/Intellight/ip/Intellight_auto_pc_2/sim/Intellight_auto_pc_2.v" \
"../../../bd/Intellight/ip/Intellight_auto_us_0/sim/Intellight_auto_us_0.v" \
"../../../bd/Intellight/ip/Intellight_auto_ds_0/sim/Intellight_auto_ds_0.v" \
"../../../bd/Intellight/ip/Intellight_auto_pc_0/sim/Intellight_auto_pc_0.v" \
"../../../bd/Intellight/ip/Intellight_auto_ds_1/sim/Intellight_auto_ds_1.v" \
"../../../bd/Intellight/ip/Intellight_auto_pc_1/sim/Intellight_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
