from modules.log import logger
from modules.testModule import thimg
from modules.latch import latch
from modules import utils
from modules.interface import interface
from modules import everyInterface as cons
from modules import registers as r
from modules import busses as b
from modules.PCInterfaces import PCInterface
from modules.alu import ALU
import traceback


logger.setLoggingLevel(1)


def main():
    alUnit = ALU()
    thimg.doIt()
    register1 = latch()
    register1.setData(17)
    register2 = latch()
    register2.setData(31)
    bus = latch()
    bus.setData(0)
    a = register1.getData()
    logger.debug('output ='+utils.arrToHex(a))
    a = register2.getData()
    logger.debug('output ='+utils.arrToHex(a))
    bridge1 = interface(register1, bus, name='[R1-B]')
    bridge2 = interface(register2, bus, name='[R2-B]')
    bridge1.writeToBus()
    bridge2.readFromBus()
    a = register1.getData()
    logger.debug('output ='+utils.arrToHex(a))
    a = register2.getData()
    logger.debug('output =', utils.arrToHex(a))
    PC = PCInterface(name='PC')
    for i in range(0, 30):
        PC.inc()
    logger.info('PC count test complete. beginning alu test...')
    r.aInReg.setData([0, 0, 0, 1, 0, 0, 0, 1])
    r.bInReg.setData([0, 1, 0, 0, 1, 1, 1, 1])
    alUnit.add()
    out = r.sumReg.getData()
    logger.info('ALU output: ', out)


def run():
    try:
        main()
    except Exception as e:
        logger.error(e, traceback.format_exc())
    logger.saveLog()


if __name__ == "__main__":
    run()
