// Seed: 3463263998
module module_0 (
    output supply0 id_0
    , id_8,
    input supply0 id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4,
    input wor id_5,
    output tri0 id_6
);
  wire [1 : -1] id_9;
  wire id_10;
  assign module_1.id_6 = 0;
  always repeat (-1) id_8 = #1 -1'd0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wand id_10,
    input wor id_11
    , id_14,
    output tri id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_12,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign id_2 = 1;
  logic id_16;
  ;
endmodule
