#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x221d0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2268830 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x221b410 .functor NOT 1, L_0x2292e40, C4<0>, C4<0>, C4<0>;
L_0x2234960 .functor XOR 8, L_0x22929d0, L_0x2292b90, C4<00000000>, C4<00000000>;
L_0x2269c50 .functor XOR 8, L_0x2234960, L_0x2292cd0, C4<00000000>, C4<00000000>;
v0x22905b0_0 .net *"_ivl_10", 7 0, L_0x2292cd0;  1 drivers
v0x22906b0_0 .net *"_ivl_12", 7 0, L_0x2269c50;  1 drivers
v0x2290790_0 .net *"_ivl_2", 7 0, L_0x2292930;  1 drivers
v0x2290850_0 .net *"_ivl_4", 7 0, L_0x22929d0;  1 drivers
v0x2290930_0 .net *"_ivl_6", 7 0, L_0x2292b90;  1 drivers
v0x2290a60_0 .net *"_ivl_8", 7 0, L_0x2234960;  1 drivers
v0x2290b40_0 .net "areset", 0 0, L_0x221b820;  1 drivers
v0x2290be0_0 .var "clk", 0 0;
v0x2290c80_0 .net "predict_history_dut", 6 0, v0x228f940_0;  1 drivers
v0x2290dd0_0 .net "predict_history_ref", 6 0, L_0x22927a0;  1 drivers
v0x2290e70_0 .net "predict_pc", 6 0, L_0x2291a30;  1 drivers
v0x2290f10_0 .net "predict_taken_dut", 0 0, v0x228fb80_0;  1 drivers
v0x2290fb0_0 .net "predict_taken_ref", 0 0, L_0x22925e0;  1 drivers
v0x2291050_0 .net "predict_valid", 0 0, v0x228cc50_0;  1 drivers
v0x22910f0_0 .var/2u "stats1", 223 0;
v0x2291190_0 .var/2u "strobe", 0 0;
v0x2291250_0 .net "tb_match", 0 0, L_0x2292e40;  1 drivers
v0x2291400_0 .net "tb_mismatch", 0 0, L_0x221b410;  1 drivers
v0x22914a0_0 .net "train_history", 6 0, L_0x2291fe0;  1 drivers
v0x2291560_0 .net "train_mispredicted", 0 0, L_0x2291e80;  1 drivers
v0x2291600_0 .net "train_pc", 6 0, L_0x2292170;  1 drivers
v0x22916c0_0 .net "train_taken", 0 0, L_0x2291c60;  1 drivers
v0x2291760_0 .net "train_valid", 0 0, v0x228d5d0_0;  1 drivers
v0x2291800_0 .net "wavedrom_enable", 0 0, v0x228d6a0_0;  1 drivers
v0x22918a0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x228d740_0;  1 drivers
v0x2291940_0 .net "wavedrom_title", 511 0, v0x228d820_0;  1 drivers
L_0x2292930 .concat [ 7 1 0 0], L_0x22927a0, L_0x22925e0;
L_0x22929d0 .concat [ 7 1 0 0], L_0x22927a0, L_0x22925e0;
L_0x2292b90 .concat [ 7 1 0 0], v0x228f940_0, v0x228fb80_0;
L_0x2292cd0 .concat [ 7 1 0 0], L_0x22927a0, L_0x22925e0;
L_0x2292e40 .cmp/eeq 8, L_0x2292930, L_0x2269c50;
S_0x221a790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2268830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2267120 .param/l "LNT" 0 3 22, C4<01>;
P_0x2267160 .param/l "LT" 0 3 22, C4<10>;
P_0x22671a0 .param/l "SNT" 0 3 22, C4<00>;
P_0x22671e0 .param/l "ST" 0 3 22, C4<11>;
P_0x2267220 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x221bd00 .functor XOR 7, v0x228adf0_0, L_0x2291a30, C4<0000000>, C4<0000000>;
L_0x2245c90 .functor XOR 7, L_0x2291fe0, L_0x2292170, C4<0000000>, C4<0000000>;
v0x2258760_0 .net *"_ivl_11", 0 0, L_0x22924f0;  1 drivers
L_0x7f31b8b631c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2258a30_0 .net *"_ivl_12", 0 0, L_0x7f31b8b631c8;  1 drivers
L_0x7f31b8b63210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x221b480_0 .net *"_ivl_16", 6 0, L_0x7f31b8b63210;  1 drivers
v0x221b6c0_0 .net *"_ivl_4", 1 0, L_0x2292300;  1 drivers
v0x221b890_0 .net *"_ivl_6", 8 0, L_0x2292400;  1 drivers
L_0x7f31b8b63180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x221bdf0_0 .net *"_ivl_9", 1 0, L_0x7f31b8b63180;  1 drivers
v0x228aad0_0 .net "areset", 0 0, L_0x221b820;  alias, 1 drivers
v0x228ab90_0 .net "clk", 0 0, v0x2290be0_0;  1 drivers
v0x228ac50 .array "pht", 0 127, 1 0;
v0x228ad10_0 .net "predict_history", 6 0, L_0x22927a0;  alias, 1 drivers
v0x228adf0_0 .var "predict_history_r", 6 0;
v0x228aed0_0 .net "predict_index", 6 0, L_0x221bd00;  1 drivers
v0x228afb0_0 .net "predict_pc", 6 0, L_0x2291a30;  alias, 1 drivers
v0x228b090_0 .net "predict_taken", 0 0, L_0x22925e0;  alias, 1 drivers
v0x228b150_0 .net "predict_valid", 0 0, v0x228cc50_0;  alias, 1 drivers
v0x228b210_0 .net "train_history", 6 0, L_0x2291fe0;  alias, 1 drivers
v0x228b2f0_0 .net "train_index", 6 0, L_0x2245c90;  1 drivers
v0x228b3d0_0 .net "train_mispredicted", 0 0, L_0x2291e80;  alias, 1 drivers
v0x228b490_0 .net "train_pc", 6 0, L_0x2292170;  alias, 1 drivers
v0x228b570_0 .net "train_taken", 0 0, L_0x2291c60;  alias, 1 drivers
v0x228b630_0 .net "train_valid", 0 0, v0x228d5d0_0;  alias, 1 drivers
E_0x222b5e0 .event posedge, v0x228aad0_0, v0x228ab90_0;
L_0x2292300 .array/port v0x228ac50, L_0x2292400;
L_0x2292400 .concat [ 7 2 0 0], L_0x221bd00, L_0x7f31b8b63180;
L_0x22924f0 .part L_0x2292300, 1, 1;
L_0x22925e0 .functor MUXZ 1, L_0x7f31b8b631c8, L_0x22924f0, v0x228cc50_0, C4<>;
L_0x22927a0 .functor MUXZ 7, L_0x7f31b8b63210, v0x228adf0_0, v0x228cc50_0, C4<>;
S_0x2220b50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x221a790;
 .timescale -12 -12;
v0x2258340_0 .var/i "i", 31 0;
S_0x228b850 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2268830;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x228ba00 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x221b820 .functor BUFZ 1, v0x228cd20_0, C4<0>, C4<0>, C4<0>;
L_0x7f31b8b630a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x228c4e0_0 .net *"_ivl_10", 0 0, L_0x7f31b8b630a8;  1 drivers
L_0x7f31b8b630f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x228c5c0_0 .net *"_ivl_14", 6 0, L_0x7f31b8b630f0;  1 drivers
L_0x7f31b8b63138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x228c6a0_0 .net *"_ivl_18", 6 0, L_0x7f31b8b63138;  1 drivers
L_0x7f31b8b63018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x228c760_0 .net *"_ivl_2", 6 0, L_0x7f31b8b63018;  1 drivers
L_0x7f31b8b63060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x228c840_0 .net *"_ivl_6", 0 0, L_0x7f31b8b63060;  1 drivers
v0x228c970_0 .net "areset", 0 0, L_0x221b820;  alias, 1 drivers
v0x228ca10_0 .net "clk", 0 0, v0x2290be0_0;  alias, 1 drivers
v0x228cae0_0 .net "predict_pc", 6 0, L_0x2291a30;  alias, 1 drivers
v0x228cbb0_0 .var "predict_pc_r", 6 0;
v0x228cc50_0 .var "predict_valid", 0 0;
v0x228cd20_0 .var "reset", 0 0;
v0x228cdc0_0 .net "tb_match", 0 0, L_0x2292e40;  alias, 1 drivers
v0x228ce80_0 .net "train_history", 6 0, L_0x2291fe0;  alias, 1 drivers
v0x228cf70_0 .var "train_history_r", 6 0;
v0x228d030_0 .net "train_mispredicted", 0 0, L_0x2291e80;  alias, 1 drivers
v0x228d100_0 .var "train_mispredicted_r", 0 0;
v0x228d1a0_0 .net "train_pc", 6 0, L_0x2292170;  alias, 1 drivers
v0x228d3a0_0 .var "train_pc_r", 6 0;
v0x228d460_0 .net "train_taken", 0 0, L_0x2291c60;  alias, 1 drivers
v0x228d530_0 .var "train_taken_r", 0 0;
v0x228d5d0_0 .var "train_valid", 0 0;
v0x228d6a0_0 .var "wavedrom_enable", 0 0;
v0x228d740_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x228d820_0 .var "wavedrom_title", 511 0;
E_0x222aa80/0 .event negedge, v0x228ab90_0;
E_0x222aa80/1 .event posedge, v0x228ab90_0;
E_0x222aa80 .event/or E_0x222aa80/0, E_0x222aa80/1;
L_0x2291a30 .functor MUXZ 7, L_0x7f31b8b63018, v0x228cbb0_0, v0x228cc50_0, C4<>;
L_0x2291c60 .functor MUXZ 1, L_0x7f31b8b63060, v0x228d530_0, v0x228d5d0_0, C4<>;
L_0x2291e80 .functor MUXZ 1, L_0x7f31b8b630a8, v0x228d100_0, v0x228d5d0_0, C4<>;
L_0x2291fe0 .functor MUXZ 7, L_0x7f31b8b630f0, v0x228cf70_0, v0x228d5d0_0, C4<>;
L_0x2292170 .functor MUXZ 7, L_0x7f31b8b63138, v0x228d3a0_0, v0x228d5d0_0, C4<>;
S_0x228bac0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x228b850;
 .timescale -12 -12;
v0x228bd20_0 .var/2u "arfail", 0 0;
v0x228be00_0 .var "async", 0 0;
v0x228bec0_0 .var/2u "datafail", 0 0;
v0x228bf60_0 .var/2u "srfail", 0 0;
E_0x222a830 .event posedge, v0x228ab90_0;
E_0x220d9f0 .event negedge, v0x228ab90_0;
TD_tb.stim1.reset_test ;
    %wait E_0x222a830;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222a830;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x220d9f0;
    %load/vec4 v0x228cdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x228bec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %wait E_0x222a830;
    %load/vec4 v0x228cdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x228bd20_0, 0, 1;
    %wait E_0x222a830;
    %load/vec4 v0x228cdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x228bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %load/vec4 v0x228bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x228bd20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x228be00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x228bec0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x228be00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x228c020 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x228b850;
 .timescale -12 -12;
v0x228c220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x228c300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x228b850;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x228daa0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2268830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x228dc60 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x228e5c0_0 .net "areset", 0 0, L_0x221b820;  alias, 1 drivers
v0x228e6d0_0 .net "clk", 0 0, v0x2290be0_0;  alias, 1 drivers
v0x228e7e0_0 .var "history", 6 0;
v0x228e880 .array "pht", 0 127, 1 0;
v0x228f940_0 .var "predict_history", 6 0;
v0x228fa70_0 .net "predict_pc", 6 0, L_0x2291a30;  alias, 1 drivers
v0x228fb80_0 .var "predict_taken", 0 0;
v0x228fc40_0 .net "predict_valid", 0 0, v0x228cc50_0;  alias, 1 drivers
v0x228fd30_0 .net "train_history", 6 0, L_0x2291fe0;  alias, 1 drivers
v0x228fdf0_0 .net "train_mispredicted", 0 0, L_0x2291e80;  alias, 1 drivers
v0x228fee0_0 .net "train_pc", 6 0, L_0x2292170;  alias, 1 drivers
v0x228fff0_0 .net "train_taken", 0 0, L_0x2291c60;  alias, 1 drivers
v0x22900e0_0 .net "train_valid", 0 0, v0x228d5d0_0;  alias, 1 drivers
v0x228e880_0 .array/port v0x228e880, 0;
E_0x22706b0/0 .event anyedge, v0x228b150_0, v0x228afb0_0, v0x228e7e0_0, v0x228e880_0;
v0x228e880_1 .array/port v0x228e880, 1;
v0x228e880_2 .array/port v0x228e880, 2;
v0x228e880_3 .array/port v0x228e880, 3;
v0x228e880_4 .array/port v0x228e880, 4;
E_0x22706b0/1 .event anyedge, v0x228e880_1, v0x228e880_2, v0x228e880_3, v0x228e880_4;
v0x228e880_5 .array/port v0x228e880, 5;
v0x228e880_6 .array/port v0x228e880, 6;
v0x228e880_7 .array/port v0x228e880, 7;
v0x228e880_8 .array/port v0x228e880, 8;
E_0x22706b0/2 .event anyedge, v0x228e880_5, v0x228e880_6, v0x228e880_7, v0x228e880_8;
v0x228e880_9 .array/port v0x228e880, 9;
v0x228e880_10 .array/port v0x228e880, 10;
v0x228e880_11 .array/port v0x228e880, 11;
v0x228e880_12 .array/port v0x228e880, 12;
E_0x22706b0/3 .event anyedge, v0x228e880_9, v0x228e880_10, v0x228e880_11, v0x228e880_12;
v0x228e880_13 .array/port v0x228e880, 13;
v0x228e880_14 .array/port v0x228e880, 14;
v0x228e880_15 .array/port v0x228e880, 15;
v0x228e880_16 .array/port v0x228e880, 16;
E_0x22706b0/4 .event anyedge, v0x228e880_13, v0x228e880_14, v0x228e880_15, v0x228e880_16;
v0x228e880_17 .array/port v0x228e880, 17;
v0x228e880_18 .array/port v0x228e880, 18;
v0x228e880_19 .array/port v0x228e880, 19;
v0x228e880_20 .array/port v0x228e880, 20;
E_0x22706b0/5 .event anyedge, v0x228e880_17, v0x228e880_18, v0x228e880_19, v0x228e880_20;
v0x228e880_21 .array/port v0x228e880, 21;
v0x228e880_22 .array/port v0x228e880, 22;
v0x228e880_23 .array/port v0x228e880, 23;
v0x228e880_24 .array/port v0x228e880, 24;
E_0x22706b0/6 .event anyedge, v0x228e880_21, v0x228e880_22, v0x228e880_23, v0x228e880_24;
v0x228e880_25 .array/port v0x228e880, 25;
v0x228e880_26 .array/port v0x228e880, 26;
v0x228e880_27 .array/port v0x228e880, 27;
v0x228e880_28 .array/port v0x228e880, 28;
E_0x22706b0/7 .event anyedge, v0x228e880_25, v0x228e880_26, v0x228e880_27, v0x228e880_28;
v0x228e880_29 .array/port v0x228e880, 29;
v0x228e880_30 .array/port v0x228e880, 30;
v0x228e880_31 .array/port v0x228e880, 31;
v0x228e880_32 .array/port v0x228e880, 32;
E_0x22706b0/8 .event anyedge, v0x228e880_29, v0x228e880_30, v0x228e880_31, v0x228e880_32;
v0x228e880_33 .array/port v0x228e880, 33;
v0x228e880_34 .array/port v0x228e880, 34;
v0x228e880_35 .array/port v0x228e880, 35;
v0x228e880_36 .array/port v0x228e880, 36;
E_0x22706b0/9 .event anyedge, v0x228e880_33, v0x228e880_34, v0x228e880_35, v0x228e880_36;
v0x228e880_37 .array/port v0x228e880, 37;
v0x228e880_38 .array/port v0x228e880, 38;
v0x228e880_39 .array/port v0x228e880, 39;
v0x228e880_40 .array/port v0x228e880, 40;
E_0x22706b0/10 .event anyedge, v0x228e880_37, v0x228e880_38, v0x228e880_39, v0x228e880_40;
v0x228e880_41 .array/port v0x228e880, 41;
v0x228e880_42 .array/port v0x228e880, 42;
v0x228e880_43 .array/port v0x228e880, 43;
v0x228e880_44 .array/port v0x228e880, 44;
E_0x22706b0/11 .event anyedge, v0x228e880_41, v0x228e880_42, v0x228e880_43, v0x228e880_44;
v0x228e880_45 .array/port v0x228e880, 45;
v0x228e880_46 .array/port v0x228e880, 46;
v0x228e880_47 .array/port v0x228e880, 47;
v0x228e880_48 .array/port v0x228e880, 48;
E_0x22706b0/12 .event anyedge, v0x228e880_45, v0x228e880_46, v0x228e880_47, v0x228e880_48;
v0x228e880_49 .array/port v0x228e880, 49;
v0x228e880_50 .array/port v0x228e880, 50;
v0x228e880_51 .array/port v0x228e880, 51;
v0x228e880_52 .array/port v0x228e880, 52;
E_0x22706b0/13 .event anyedge, v0x228e880_49, v0x228e880_50, v0x228e880_51, v0x228e880_52;
v0x228e880_53 .array/port v0x228e880, 53;
v0x228e880_54 .array/port v0x228e880, 54;
v0x228e880_55 .array/port v0x228e880, 55;
v0x228e880_56 .array/port v0x228e880, 56;
E_0x22706b0/14 .event anyedge, v0x228e880_53, v0x228e880_54, v0x228e880_55, v0x228e880_56;
v0x228e880_57 .array/port v0x228e880, 57;
v0x228e880_58 .array/port v0x228e880, 58;
v0x228e880_59 .array/port v0x228e880, 59;
v0x228e880_60 .array/port v0x228e880, 60;
E_0x22706b0/15 .event anyedge, v0x228e880_57, v0x228e880_58, v0x228e880_59, v0x228e880_60;
v0x228e880_61 .array/port v0x228e880, 61;
v0x228e880_62 .array/port v0x228e880, 62;
v0x228e880_63 .array/port v0x228e880, 63;
v0x228e880_64 .array/port v0x228e880, 64;
E_0x22706b0/16 .event anyedge, v0x228e880_61, v0x228e880_62, v0x228e880_63, v0x228e880_64;
v0x228e880_65 .array/port v0x228e880, 65;
v0x228e880_66 .array/port v0x228e880, 66;
v0x228e880_67 .array/port v0x228e880, 67;
v0x228e880_68 .array/port v0x228e880, 68;
E_0x22706b0/17 .event anyedge, v0x228e880_65, v0x228e880_66, v0x228e880_67, v0x228e880_68;
v0x228e880_69 .array/port v0x228e880, 69;
v0x228e880_70 .array/port v0x228e880, 70;
v0x228e880_71 .array/port v0x228e880, 71;
v0x228e880_72 .array/port v0x228e880, 72;
E_0x22706b0/18 .event anyedge, v0x228e880_69, v0x228e880_70, v0x228e880_71, v0x228e880_72;
v0x228e880_73 .array/port v0x228e880, 73;
v0x228e880_74 .array/port v0x228e880, 74;
v0x228e880_75 .array/port v0x228e880, 75;
v0x228e880_76 .array/port v0x228e880, 76;
E_0x22706b0/19 .event anyedge, v0x228e880_73, v0x228e880_74, v0x228e880_75, v0x228e880_76;
v0x228e880_77 .array/port v0x228e880, 77;
v0x228e880_78 .array/port v0x228e880, 78;
v0x228e880_79 .array/port v0x228e880, 79;
v0x228e880_80 .array/port v0x228e880, 80;
E_0x22706b0/20 .event anyedge, v0x228e880_77, v0x228e880_78, v0x228e880_79, v0x228e880_80;
v0x228e880_81 .array/port v0x228e880, 81;
v0x228e880_82 .array/port v0x228e880, 82;
v0x228e880_83 .array/port v0x228e880, 83;
v0x228e880_84 .array/port v0x228e880, 84;
E_0x22706b0/21 .event anyedge, v0x228e880_81, v0x228e880_82, v0x228e880_83, v0x228e880_84;
v0x228e880_85 .array/port v0x228e880, 85;
v0x228e880_86 .array/port v0x228e880, 86;
v0x228e880_87 .array/port v0x228e880, 87;
v0x228e880_88 .array/port v0x228e880, 88;
E_0x22706b0/22 .event anyedge, v0x228e880_85, v0x228e880_86, v0x228e880_87, v0x228e880_88;
v0x228e880_89 .array/port v0x228e880, 89;
v0x228e880_90 .array/port v0x228e880, 90;
v0x228e880_91 .array/port v0x228e880, 91;
v0x228e880_92 .array/port v0x228e880, 92;
E_0x22706b0/23 .event anyedge, v0x228e880_89, v0x228e880_90, v0x228e880_91, v0x228e880_92;
v0x228e880_93 .array/port v0x228e880, 93;
v0x228e880_94 .array/port v0x228e880, 94;
v0x228e880_95 .array/port v0x228e880, 95;
v0x228e880_96 .array/port v0x228e880, 96;
E_0x22706b0/24 .event anyedge, v0x228e880_93, v0x228e880_94, v0x228e880_95, v0x228e880_96;
v0x228e880_97 .array/port v0x228e880, 97;
v0x228e880_98 .array/port v0x228e880, 98;
v0x228e880_99 .array/port v0x228e880, 99;
v0x228e880_100 .array/port v0x228e880, 100;
E_0x22706b0/25 .event anyedge, v0x228e880_97, v0x228e880_98, v0x228e880_99, v0x228e880_100;
v0x228e880_101 .array/port v0x228e880, 101;
v0x228e880_102 .array/port v0x228e880, 102;
v0x228e880_103 .array/port v0x228e880, 103;
v0x228e880_104 .array/port v0x228e880, 104;
E_0x22706b0/26 .event anyedge, v0x228e880_101, v0x228e880_102, v0x228e880_103, v0x228e880_104;
v0x228e880_105 .array/port v0x228e880, 105;
v0x228e880_106 .array/port v0x228e880, 106;
v0x228e880_107 .array/port v0x228e880, 107;
v0x228e880_108 .array/port v0x228e880, 108;
E_0x22706b0/27 .event anyedge, v0x228e880_105, v0x228e880_106, v0x228e880_107, v0x228e880_108;
v0x228e880_109 .array/port v0x228e880, 109;
v0x228e880_110 .array/port v0x228e880, 110;
v0x228e880_111 .array/port v0x228e880, 111;
v0x228e880_112 .array/port v0x228e880, 112;
E_0x22706b0/28 .event anyedge, v0x228e880_109, v0x228e880_110, v0x228e880_111, v0x228e880_112;
v0x228e880_113 .array/port v0x228e880, 113;
v0x228e880_114 .array/port v0x228e880, 114;
v0x228e880_115 .array/port v0x228e880, 115;
v0x228e880_116 .array/port v0x228e880, 116;
E_0x22706b0/29 .event anyedge, v0x228e880_113, v0x228e880_114, v0x228e880_115, v0x228e880_116;
v0x228e880_117 .array/port v0x228e880, 117;
v0x228e880_118 .array/port v0x228e880, 118;
v0x228e880_119 .array/port v0x228e880, 119;
v0x228e880_120 .array/port v0x228e880, 120;
E_0x22706b0/30 .event anyedge, v0x228e880_117, v0x228e880_118, v0x228e880_119, v0x228e880_120;
v0x228e880_121 .array/port v0x228e880, 121;
v0x228e880_122 .array/port v0x228e880, 122;
v0x228e880_123 .array/port v0x228e880, 123;
v0x228e880_124 .array/port v0x228e880, 124;
E_0x22706b0/31 .event anyedge, v0x228e880_121, v0x228e880_122, v0x228e880_123, v0x228e880_124;
v0x228e880_125 .array/port v0x228e880, 125;
v0x228e880_126 .array/port v0x228e880, 126;
v0x228e880_127 .array/port v0x228e880, 127;
E_0x22706b0/32 .event anyedge, v0x228e880_125, v0x228e880_126, v0x228e880_127;
E_0x22706b0 .event/or E_0x22706b0/0, E_0x22706b0/1, E_0x22706b0/2, E_0x22706b0/3, E_0x22706b0/4, E_0x22706b0/5, E_0x22706b0/6, E_0x22706b0/7, E_0x22706b0/8, E_0x22706b0/9, E_0x22706b0/10, E_0x22706b0/11, E_0x22706b0/12, E_0x22706b0/13, E_0x22706b0/14, E_0x22706b0/15, E_0x22706b0/16, E_0x22706b0/17, E_0x22706b0/18, E_0x22706b0/19, E_0x22706b0/20, E_0x22706b0/21, E_0x22706b0/22, E_0x22706b0/23, E_0x22706b0/24, E_0x22706b0/25, E_0x22706b0/26, E_0x22706b0/27, E_0x22706b0/28, E_0x22706b0/29, E_0x22706b0/30, E_0x22706b0/31, E_0x22706b0/32;
S_0x228e2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x228daa0;
 .timescale 0 0;
v0x228e4c0_0 .var/2s "i", 31 0;
S_0x2290390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2268830;
 .timescale -12 -12;
E_0x22709a0 .event anyedge, v0x2291190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2291190_0;
    %nor/r;
    %assign/vec4 v0x2291190_0, 0;
    %wait E_0x22709a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x228b850;
T_4 ;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d100_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x228d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cc50_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x228cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x228be00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x228bac0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x228c300;
    %join;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cc50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x228cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cc50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x228d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d100_0, 0;
    %wait E_0x220d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222a830;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222a830;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x228c300;
    %join;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x228cbb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228cc50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x228d3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d100_0, 0;
    %wait E_0x220d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228cd20_0, 0;
    %wait E_0x222a830;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222a830;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x228cf70_0, 0;
    %wait E_0x222a830;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222a830;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x228c300;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x222aa80;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x228d5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x228d530_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x228d3a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x228cbb0_0, 0;
    %assign/vec4 v0x228cc50_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x228cf70_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x228d100_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x221a790;
T_5 ;
    %wait E_0x222b5e0;
    %load/vec4 v0x228aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x2220b50;
    %jmp t_0;
    .scope S_0x2220b50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2258340_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x2258340_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2258340_0;
    %store/vec4a v0x228ac50, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x2258340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2258340_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x221a790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x228adf0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x228b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x228adf0_0;
    %load/vec4 v0x228b090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x228adf0_0, 0;
T_5.5 ;
    %load/vec4 v0x228b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228ac50, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x228b570_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228ac50, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x228ac50, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228ac50, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x228b570_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228ac50, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x228b2f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x228ac50, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x228b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x228b210_0;
    %load/vec4 v0x228b570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x228adf0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x228daa0;
T_6 ;
    %wait E_0x22706b0;
    %load/vec4 v0x228fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x228fa70_0;
    %load/vec4 v0x228e7e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228e880, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x228fb80_0, 0, 1;
    %load/vec4 v0x228e7e0_0;
    %store/vec4 v0x228f940_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x228fb80_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x228f940_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x228daa0;
T_7 ;
    %wait E_0x222b5e0;
    %load/vec4 v0x228e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x228e7e0_0, 0;
    %fork t_3, S_0x228e2c0;
    %jmp t_2;
    .scope S_0x228e2c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x228e4c0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x228e4c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x228e4c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x228e880, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x228e4c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x228e4c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x228daa0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x22900e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x228fff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228e880, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228e880, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x228e880, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228e880, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x228e880, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x228fee0_0;
    %load/vec4 v0x228fd30_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x228e880, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x228fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x228fd30_0;
    %assign/vec4 v0x228e7e0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x228e7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x228fff0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x228e7e0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2268830;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2290be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2291190_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2268830;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2290be0_0;
    %inv;
    %store/vec4 v0x2290be0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2268830;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x228ca10_0, v0x2291400_0, v0x2290be0_0, v0x2290b40_0, v0x2291050_0, v0x2290e70_0, v0x2291760_0, v0x22916c0_0, v0x2291560_0, v0x22914a0_0, v0x2291600_0, v0x2290fb0_0, v0x2290f10_0, v0x2290dd0_0, v0x2290c80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2268830;
T_11 ;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2268830;
T_12 ;
    %wait E_0x222aa80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22910f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
    %load/vec4 v0x2291250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22910f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2290fb0_0;
    %load/vec4 v0x2290fb0_0;
    %load/vec4 v0x2290f10_0;
    %xor;
    %load/vec4 v0x2290fb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2290dd0_0;
    %load/vec4 v0x2290dd0_0;
    %load/vec4 v0x2290c80_0;
    %xor;
    %load/vec4 v0x2290dd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x22910f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22910f0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/gshare/iter2/response4/top_module.sv";
