Oh no...

Cycle: 2
MARS instruction number: 3	Instruction: ori $1,$1,0
Expected:	Register Write to Reg: 0x01 Val: 0x80000000
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 4	Instruction: add $20,$0,$1
Expected:	Register Write to Reg: 0x14 Val: 0x80000000
Got     :	Register Write to Reg: 0x14 Val: 0x00000000
Incorrect write

Cycle: na
MARS instruction number: 5	Instruction: srlv $20,$20,$5
Expected:	Register Write to Reg: 0x14 Val: 0x00000001
Got     :	Execution stopped
Student execution ended prematurely

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


