5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.vcd) 2 -v (exclude10.3.v) 2 -o (exclude10.3.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.3.v 8 30 1 
2 1 13 13 13 f000f 2 1 100c 0 0 1 1 e
2 2 13 13 13 b000b 1 1 1004 0 0 1 1 d
2 3 13 13 13 b000f 2 8 3184 1 2 1 18 0 1 1 1 0 0
2 4 13 13 13 70007 0 1 1410 0 0 1 1 a
2 5 13 13 13 7000f 2 35 6 3 4
2 6 14 14 14 f000f 2 1 100c 0 0 1 1 e
2 7 14 14 14 b000b 1 1 1004 0 0 1 1 d
2 8 14 14 14 b000f 2 9 10cc 6 7 1 18 0 1 0 1 1 0
2 9 14 14 14 70007 0 1 1410 0 0 1 1 b
2 10 14 14 14 7000f 3 35 e 8 9
2 11 15 15 15 f000f 2 1 100c 0 0 1 1 e
2 12 15 15 15 b000b 1 1 1004 0 0 1 1 d
2 13 15 15 15 b000f 2 2 30cc 11 12 1 18 0 1 1 1 0 0
2 14 15 15 15 70007 0 1 1410 0 0 1 1 c
2 15 15 15 15 7000f 3 35 e 13 14
2 16 17 17 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 10 60008 1 0 0 0 1 17 1 1 0 1 0 0
1 c 3 10 6000b 1 0 0 0 1 17 1 1 0 1 0 0
1 d 4 11 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 e 5 11 1070008 1 0 0 0 1 17 0 1 0 1 0 0
4 5 f 5 5 5
4 10 f 10 10 10
4 15 f 15 15 15
4 16 1 0 0 16
13 E 3 1263095372 This logic is not needed
13 E 13 1263095372 This logic is also not needed
3 1 main.u$0 "main.u$0" 0 exclude10.3.v 17 28 1 
2 17 22 22 22 50008 1 0 21004 0 0 1 16 0 0
2 18 22 22 22 10001 0 1 1410 0 0 1 1 d
2 19 22 22 22 10008 1 37 16 17 18
2 20 23 23 23 50008 1 0 21004 0 0 1 16 0 0
2 21 23 23 23 10001 0 1 1410 0 0 1 1 e
2 22 23 23 23 10008 1 37 16 20 21
2 23 24 24 24 20002 1 0 1008 0 0 32 48 5 0
2 24 24 24 24 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 25 25 25 50008 1 0 21008 0 0 1 16 1 0
2 26 25 25 25 10001 0 1 1410 0 0 1 1 e
2 27 25 25 25 10008 1 37 1a 25 26
2 28 26 26 26 9000a 1 0 1008 0 0 32 48 a 0
2 29 26 26 26 8000a 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 30 0 0 0 19
4 19 11 22 22 19
4 22 0 24 24 19
4 24 0 27 0 19
4 27 0 29 29 19
4 29 0 30 0 19
