Release 13.4 Map O.87xd (nt)
Xilinx Mapping Report File for Design 'CPU'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Dec 14 13:28:38 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:   16
Slice Logic Utilization:
  Number of Slice Registers:                   579 out of  18,224    3%
    Number used as Flip Flops:                 578
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        601 out of   9,112    6%
    Number used as logic:                      426 out of   9,112    4%
      Number using O6 output only:             301
      Number using O5 output only:              71
      Number using O5 and O6:                   54
      Number used as ROM:                        0
    Number used as Memory:                     142 out of   2,176    6%
      Number used as Dual Port RAM:             32
        Number using O6 output only:            32
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:           16
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            94
        Number using O6 output only:            75
        Number using O5 output only:             1
        Number using O5 and O6:                 18
    Number used exclusively as route-thrus:     33
      Number with same-slice register load:     26
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   291 out of   2,278   12%
  Nummber of MUXCYs used:                      260 out of   4,556    5%
  Number of LUT Flip Flop pairs used:          852
    Number with an unused Flip Flop:           324 out of     852   38%
    Number with an unused LUT:                 251 out of     852   29%
    Number of fully used LUT-FF pairs:         277 out of     852   32%
    Number of unique control sets:              55
    Number of slice register sites lost
      to control set restrictions:             277 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       177 out of     232   76%
    Number of LOCed IOBs:                        6 out of     177    3%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         2 out of      32    6%
  Number of RAMB8BWERs:                          3 out of      64    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                2.89

Peak Memory Usage:  341 MB
Total REAL time to MAP completion:  35 secs 
Total CPU time to MAP completion:   35 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: npc<31>
   	 Comp: npc<30>
   	 Comp: npc<29>
   	 Comp: npc<28>
   	 Comp: npc<27>
   	 Comp: npc<26>
   	 Comp: npc<25>
   	 Comp: npc<24>
   	 Comp: npc<23>
   	 Comp: npc<22>
   	 Comp: npc<21>
   	 Comp: npc<20>
   	 Comp: npc<19>
   	 Comp: npc<18>
   	 Comp: npc<17>
   	 Comp: npc<16>
   	 Comp: npc<15>
   	 Comp: npc<14>
   	 Comp: npc<13>
   	 Comp: npc<12>
   	 Comp: npc<11>
   	 Comp: npc<10>
   	 Comp: npc<9>
   	 Comp: npc<8>
   	 Comp: npc<7>
   	 Comp: npc<6>
   	 Comp: npc<5>
   	 Comp: npc<4>
   	 Comp: npc<3>
   	 Comp: npc<2>
   	 Comp: npc<1>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: npc<0>   IOSTANDARD = LVCMOS33
   	 Comp: npc<1>   IOSTANDARD = LVCMOS25
   	 Comp: npc<2>   IOSTANDARD = LVCMOS25
   	 Comp: npc<3>   IOSTANDARD = LVCMOS25
   	 Comp: npc<4>   IOSTANDARD = LVCMOS25
   	 Comp: npc<5>   IOSTANDARD = LVCMOS25
   	 Comp: npc<6>   IOSTANDARD = LVCMOS25
   	 Comp: npc<7>   IOSTANDARD = LVCMOS25
   	 Comp: npc<8>   IOSTANDARD = LVCMOS25
   	 Comp: npc<9>   IOSTANDARD = LVCMOS25
   	 Comp: npc<10>   IOSTANDARD = LVCMOS25
   	 Comp: npc<11>   IOSTANDARD = LVCMOS25
   	 Comp: npc<12>   IOSTANDARD = LVCMOS25
   	 Comp: npc<13>   IOSTANDARD = LVCMOS25
   	 Comp: npc<14>   IOSTANDARD = LVCMOS25
   	 Comp: npc<15>   IOSTANDARD = LVCMOS25
   	 Comp: npc<16>   IOSTANDARD = LVCMOS25
   	 Comp: npc<17>   IOSTANDARD = LVCMOS25
   	 Comp: npc<18>   IOSTANDARD = LVCMOS25
   	 Comp: npc<19>   IOSTANDARD = LVCMOS25
   	 Comp: npc<20>   IOSTANDARD = LVCMOS25
   	 Comp: npc<21>   IOSTANDARD = LVCMOS25
   	 Comp: npc<22>   IOSTANDARD = LVCMOS25
   	 Comp: npc<23>   IOSTANDARD = LVCMOS25
   	 Comp: npc<24>   IOSTANDARD = LVCMOS25
   	 Comp: npc<25>   IOSTANDARD = LVCMOS25
   	 Comp: npc<26>   IOSTANDARD = LVCMOS25
   	 Comp: npc<27>   IOSTANDARD = LVCMOS25
   	 Comp: npc<28>   IOSTANDARD = LVCMOS25
   	 Comp: npc<29>   IOSTANDARD = LVCMOS25
   	 Comp: npc<30>   IOSTANDARD = LVCMOS25
   	 Comp: npc<31>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: immediate<15>
   	 Comp: immediate<14>
   	 Comp: immediate<13>
   	 Comp: immediate<12>
   	 Comp: immediate<11>
   	 Comp: immediate<10>
   	 Comp: immediate<9>
   	 Comp: immediate<8>
   	 Comp: immediate<7>
   	 Comp: immediate<6>
   	 Comp: immediate<5>
   	 Comp: immediate<4>
   	 Comp: immediate<3>
   	 Comp: immediate<2>
   	 Comp: immediate<1>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: immediate<0>   IOSTANDARD = LVCMOS33
   	 Comp: immediate<1>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<2>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<3>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<4>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<5>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<6>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<7>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<8>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<9>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<10>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<11>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<12>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<13>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<14>   IOSTANDARD = LVCMOS25
   	 Comp: immediate<15>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: IR<31>
   	 Comp: IR<30>
   	 Comp: IR<29>
   	 Comp: IR<28>
   	 Comp: IR<27>
   	 Comp: IR<26>
   	 Comp: IR<25>
   	 Comp: IR<24>
   	 Comp: IR<23>
   	 Comp: IR<22>
   	 Comp: IR<21>
   	 Comp: IR<20>
   	 Comp: IR<19>
   	 Comp: IR<18>
   	 Comp: IR<17>
   	 Comp: IR<16>
   	 Comp: IR<15>
   	 Comp: IR<14>
   	 Comp: IR<13>
   	 Comp: IR<12>
   	 Comp: IR<11>
   	 Comp: IR<10>
   	 Comp: IR<9>
   	 Comp: IR<8>
   	 Comp: IR<7>
   	 Comp: IR<6>
   	 Comp: IR<5>
   	 Comp: IR<4>
   	 Comp: IR<3>
   	 Comp: IR<2>
   	 Comp: IR<1>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: IR<0>   IOSTANDARD = LVCMOS33
   	 Comp: IR<1>   IOSTANDARD = LVCMOS25
   	 Comp: IR<2>   IOSTANDARD = LVCMOS25
   	 Comp: IR<3>   IOSTANDARD = LVCMOS25
   	 Comp: IR<4>   IOSTANDARD = LVCMOS25
   	 Comp: IR<5>   IOSTANDARD = LVCMOS25
   	 Comp: IR<6>   IOSTANDARD = LVCMOS25
   	 Comp: IR<7>   IOSTANDARD = LVCMOS25
   	 Comp: IR<8>   IOSTANDARD = LVCMOS25
   	 Comp: IR<9>   IOSTANDARD = LVCMOS25
   	 Comp: IR<10>   IOSTANDARD = LVCMOS25
   	 Comp: IR<11>   IOSTANDARD = LVCMOS25
   	 Comp: IR<12>   IOSTANDARD = LVCMOS25
   	 Comp: IR<13>   IOSTANDARD = LVCMOS25
   	 Comp: IR<14>   IOSTANDARD = LVCMOS25
   	 Comp: IR<15>   IOSTANDARD = LVCMOS25
   	 Comp: IR<16>   IOSTANDARD = LVCMOS25
   	 Comp: IR<17>   IOSTANDARD = LVCMOS25
   	 Comp: IR<18>   IOSTANDARD = LVCMOS25
   	 Comp: IR<19>   IOSTANDARD = LVCMOS25
   	 Comp: IR<20>   IOSTANDARD = LVCMOS25
   	 Comp: IR<21>   IOSTANDARD = LVCMOS25
   	 Comp: IR<22>   IOSTANDARD = LVCMOS25
   	 Comp: IR<23>   IOSTANDARD = LVCMOS25
   	 Comp: IR<24>   IOSTANDARD = LVCMOS25
   	 Comp: IR<25>   IOSTANDARD = LVCMOS25
   	 Comp: IR<26>   IOSTANDARD = LVCMOS25
   	 Comp: IR<27>   IOSTANDARD = LVCMOS25
   	 Comp: IR<28>   IOSTANDARD = LVCMOS25
   	 Comp: IR<29>   IOSTANDARD = LVCMOS25
   	 Comp: IR<30>   IOSTANDARD = LVCMOS25
   	 Comp: IR<31>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: MEM_Data<31>
   	 Comp: MEM_Data<30>
   	 Comp: MEM_Data<29>
   	 Comp: MEM_Data<28>
   	 Comp: MEM_Data<27>
   	 Comp: MEM_Data<26>
   	 Comp: MEM_Data<25>
   	 Comp: MEM_Data<24>
   	 Comp: MEM_Data<23>
   	 Comp: MEM_Data<22>
   	 Comp: MEM_Data<21>
   	 Comp: MEM_Data<20>
   	 Comp: MEM_Data<19>
   	 Comp: MEM_Data<18>
   	 Comp: MEM_Data<17>
   	 Comp: MEM_Data<16>
   	 Comp: MEM_Data<15>
   	 Comp: MEM_Data<14>
   	 Comp: MEM_Data<13>
   	 Comp: MEM_Data<12>
   	 Comp: MEM_Data<11>
   	 Comp: MEM_Data<10>
   	 Comp: MEM_Data<9>
   	 Comp: MEM_Data<8>
   	 Comp: MEM_Data<7>
   	 Comp: MEM_Data<6>
   	 Comp: MEM_Data<5>
   	 Comp: MEM_Data<4>
   	 Comp: MEM_Data<3>
   	 Comp: MEM_Data<2>
   	 Comp: MEM_Data<1>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: MEM_Data<0>   IOSTANDARD = LVCMOS33
   	 Comp: MEM_Data<1>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<2>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<3>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<4>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<5>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<6>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<7>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<8>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<9>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<10>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<11>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<12>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<13>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<14>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<15>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<16>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<17>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<18>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<19>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<20>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<21>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<22>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<23>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<24>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<25>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<26>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<27>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<28>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<29>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<30>   IOSTANDARD = LVCMOS25
   	 Comp: MEM_Data<31>   IOSTANDARD = LVCMOS25


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: MDR_out<31>
   	 Comp: MDR_out<30>
   	 Comp: MDR_out<29>
   	 Comp: MDR_out<28>
   	 Comp: MDR_out<27>
   	 Comp: MDR_out<26>
   	 Comp: MDR_out<25>
   	 Comp: MDR_out<24>
   	 Comp: MDR_out<23>
   	 Comp: MDR_out<22>
   	 Comp: MDR_out<21>
   	 Comp: MDR_out<20>
   	 Comp: MDR_out<19>
   	 Comp: MDR_out<18>
   	 Comp: MDR_out<17>
   	 Comp: MDR_out<16>
   	 Comp: MDR_out<15>
   	 Comp: MDR_out<14>
   	 Comp: MDR_out<13>
   	 Comp: MDR_out<12>
   	 Comp: MDR_out<11>
   	 Comp: MDR_out<10>
   	 Comp: MDR_out<9>
   	 Comp: MDR_out<8>
   	 Comp: MDR_out<7>
   	 Comp: MDR_out<6>
   	 Comp: MDR_out<5>
   	 Comp: MDR_out<4>
   	 Comp: MDR_out<3>
   	 Comp: MDR_out<2>
   	 Comp: MDR_out<1>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: MDR_out<0>   IOSTANDARD = LVCMOS33
   	 Comp: MDR_out<1>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<2>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<3>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<4>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<5>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<6>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<7>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<8>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<9>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<10>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<11>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<12>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<13>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<14>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<15>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<16>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<17>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<18>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<19>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<20>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<21>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<22>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<23>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<24>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<25>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<26>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<27>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<28>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<29>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<30>   IOSTANDARD = LVCMOS25
   	 Comp: MDR_out<31>   IOSTANDARD = LVCMOS25


WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   MDR_out<0>_PULLDOWN is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   IR<0>_PULLDOWN is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   immediate<0>_PULLDOWN is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp
   MEM_Data<0>_PULLDOWN is set but the tri state is not configured. 
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem2" (output signal=IR_24_OBUF)
   INITSTATE has been changed from 0000000002280808 to 000000000AA00000 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem3" (output signal=IR_25_OBUF)
   INITSTATE has been changed from 0000000080000880 to 0000000000000000 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem4" (output signal=IR_26_OBUF)
   INITSTATE has been changed from 0000000000088000 to 0000000000000000 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem5" (output signal=IR_27_OBUF)
   INITSTATE has been changed from 0000000094011111 to 0000000050055555 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem7" (output signal=IR_29_OBUF)
   INITSTATE has been changed from 0000000022020202 to 00000000AA0A0A0A because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem8" (output signal=IR_30_OBUF)
   INITSTATE has been changed from 0000000000000220 to 0000000000000AA0 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:MapLib:825 - RAM64X1D symbol "mar/Mram_mem9" (output signal=IR_31_OBUF)
   INITSTATE has been changed from 0000000002222000 to 000000000AAAA000 because
   pin A1 is driven by GND. This pin has been connected to VCC instead, in order
   to relieve routing congestion.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 177 IOs, 6 are locked
   and 171 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  51 block(s) removed
  61 block(s) optimized away
  35 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<35>" is sourceless and has been removed.
 Sourceless block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113" (ROM)
removed.
  The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112" is
sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
 Sourceless block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112" (ROM)
removed.
  The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111" is
sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
 Sourceless block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19" (ROM)
removed.
  The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18" is
sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
 Sourceless block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18" (ROM)
removed.
  The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17" is
sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
 Sourceless block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111" (ROM)
removed.
  The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110" is
sourceless and has been removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block "npc<0>_PULLDOWN" (PULLDOWN) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
LUT6 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
   optimized to 1
LUT6 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
   optimized to 1
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATA<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<3>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<5>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<6>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<7>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<8>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<9>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<10>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<11>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<12>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<13>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<14>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<15>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<16>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<17>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<18>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<19>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<20>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<21>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<22>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<23>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<24>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<25>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<26>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<27>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<28>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<29>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<30>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA<31>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW |              | PULLDOWN |          |
| IR<1>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<2>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<3>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<4>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<5>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<6>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<7>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<8>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<9>                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<10>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<11>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<12>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<13>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<14>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<15>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<16>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<17>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<18>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<19>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<20>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<21>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<22>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<23>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<24>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<25>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<26>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<27>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<28>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<29>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<30>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| IR<31>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<0>                         | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW |              | PULLDOWN |          |
| MDR_out<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<8>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<9>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<10>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<11>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<12>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<13>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<14>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<15>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<16>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<17>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<18>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<19>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<20>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<21>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<22>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<23>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<24>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<25>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<26>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<27>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<28>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<29>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<30>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MDR_out<31>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<0>                        | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW |              | PULLDOWN |          |
| MEM_Data<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<8>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<9>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<10>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<11>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<12>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<13>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<14>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<15>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<16>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<17>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<18>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<19>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<20>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<21>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<22>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<23>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<24>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<25>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<26>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<27>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<28>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<29>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<30>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MEM_Data<31>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| immediate<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW |              | PULLDOWN |          |
| immediate<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| immediate<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 2        | SLOW |              |          |          |
| npc<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<8>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<9>                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<10>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<11>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<12>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<13>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<14>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<15>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<16>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<17>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<18>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<19>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<20>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<21>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<22>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<23>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<24>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<25>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<26>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<27>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<28>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<29>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<30>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| npc<31>                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
