#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000230acc14cb0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_00000230acc3f5f0 .functor BUFZ 32, L_00000230acca3bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230acc3f270 .functor BUFZ 32, L_00000230acca3d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230acca4520_0 .var "ALUControl", 2 0;
v00000230acca3b20_0 .net "Overflow", 0 0, L_00000230acc3f9e0;  1 drivers
v00000230acca4980_0 .net "Result", 31 0, v00000230acc46630_0;  1 drivers
v00000230acca4160_0 .net "Zero", 0 0, L_00000230acca31c0;  1 drivers
v00000230acca45c0_0 .net *"_ivl_0", 31 0, L_00000230acca3bc0;  1 drivers
v00000230acca4a20_0 .net *"_ivl_10", 3 0, L_00000230acca3260;  1 drivers
L_00000230accd0430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230acca36c0_0 .net *"_ivl_13", 1 0, L_00000230accd0430;  1 drivers
v00000230acca3440_0 .net *"_ivl_2", 3 0, L_00000230acca3c60;  1 drivers
L_00000230accd03e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230acca33a0_0 .net *"_ivl_5", 1 0, L_00000230accd03e8;  1 drivers
v00000230acca3940_0 .net *"_ivl_8", 31 0, L_00000230acca3d00;  1 drivers
v00000230acca3f80_0 .var "addr1", 1 0;
v00000230acca3760_0 .var "addr2", 1 0;
v00000230acca4020_0 .var "addr3", 1 0;
v00000230acca34e0_0 .var "clk", 0 0;
v00000230acca3580_0 .var "rst", 0 0;
v00000230acca3080_0 .net "valA", 31 0, L_00000230acc3f5f0;  1 drivers
v00000230acca4ac0_0 .net "valB", 31 0, L_00000230acc3f270;  1 drivers
v00000230acca3800_0 .var "wr", 0 0;
L_00000230acca3bc0 .array/port v00000230acc473f0, L_00000230acca3c60;
L_00000230acca3c60 .concat [ 2 2 0 0], v00000230acca3f80_0, L_00000230accd03e8;
L_00000230acca3d00 .array/port v00000230acc473f0, L_00000230acca3260;
L_00000230acca3260 .concat [ 2 2 0 0], v00000230acca3760_0, L_00000230accd0430;
S_00000230acbcd910 .scope module, "uut" "datapath" 2 14, 3 1 0, S_00000230acc14cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v00000230acca1250_0 .net "ALUControl", 2 0, v00000230acca4520_0;  1 drivers
v00000230acca2010_0 .net "Overflow", 0 0, L_00000230acc3f9e0;  alias, 1 drivers
v00000230acca1cf0_0 .net "Result", 31 0, v00000230acc46630_0;  alias, 1 drivers
v00000230acca1610_0 .net "Zero", 0 0, L_00000230acca31c0;  alias, 1 drivers
v00000230acca2650_0 .net "addr1", 1 0, v00000230acca3f80_0;  1 drivers
v00000230acca20b0_0 .net "addr2", 1 0, v00000230acca3760_0;  1 drivers
v00000230acca21f0_0 .net "addr3", 1 0, v00000230acca4020_0;  1 drivers
v00000230acca2290_0 .net "clk", 0 0, v00000230acca34e0_0;  1 drivers
v00000230acca2330_0 .net "data1", 31 0, L_00000230acc3fcf0;  1 drivers
v00000230acca2790_0 .net "data2", 31 0, L_00000230acc3fb30;  1 drivers
v00000230acca39e0_0 .net "rst", 0 0, v00000230acca3580_0;  1 drivers
v00000230acca4b60_0 .net "wr", 0 0, v00000230acca3800_0;  1 drivers
S_00000230acbcdaa0 .scope module, "RF" "regfile" 3 15, 4 4 0, S_00000230acbcd910;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_00000230acc3fcf0 .functor BUFZ 32, L_00000230acca4840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000230acc3fb30 .functor BUFZ 32, L_00000230acca4340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230acc47990_0 .net *"_ivl_0", 31 0, L_00000230acca4840;  1 drivers
v00000230acc47850_0 .net *"_ivl_10", 3 0, L_00000230acca4660;  1 drivers
L_00000230accd00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230acc466d0_0 .net *"_ivl_13", 1 0, L_00000230accd00d0;  1 drivers
v00000230acc47cb0_0 .net *"_ivl_2", 3 0, L_00000230acca42a0;  1 drivers
L_00000230accd0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230acc46db0_0 .net *"_ivl_5", 1 0, L_00000230accd0088;  1 drivers
v00000230acc47490_0 .net *"_ivl_8", 31 0, L_00000230acca4340;  1 drivers
v00000230acc46f90_0 .net "addr1", 1 0, v00000230acca3f80_0;  alias, 1 drivers
v00000230acc475d0_0 .net "addr2", 1 0, v00000230acca3760_0;  alias, 1 drivers
v00000230acc47670_0 .net "addr3", 1 0, v00000230acca4020_0;  alias, 1 drivers
v00000230acc46770_0 .net "clk", 0 0, v00000230acca34e0_0;  alias, 1 drivers
v00000230acc46810_0 .net "data1", 31 0, L_00000230acc3fcf0;  alias, 1 drivers
v00000230acc478f0_0 .net "data2", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acc46090_0 .net "data3", 31 0, v00000230acc46630_0;  alias, 1 drivers
v00000230acc473f0 .array "register", 0 3, 31 0;
v00000230acc47b70_0 .net "rst", 0 0, v00000230acca3580_0;  alias, 1 drivers
v00000230acc47a30_0 .net "wr", 0 0, v00000230acca3800_0;  alias, 1 drivers
E_00000230acc44b80 .event posedge, v00000230acc46770_0;
L_00000230acca4840 .array/port v00000230acc473f0, L_00000230acca42a0;
L_00000230acca42a0 .concat [ 2 2 0 0], v00000230acca3f80_0, L_00000230accd0088;
L_00000230acca4340 .array/port v00000230acc473f0, L_00000230acca4660;
L_00000230acca4660 .concat [ 2 2 0 0], v00000230acca3760_0, L_00000230accd00d0;
S_00000230acc34250 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_00000230acbcd910;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v00000230acca1430_0 .net "A", 31 0, L_00000230acc3fcf0;  alias, 1 drivers
v00000230acca17f0_0 .net "ALUControl", 2 0, v00000230acca4520_0;  alias, 1 drivers
v00000230acca1e30_0 .net "B", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acca28d0_0 .net "B_mux", 31 0, L_00000230acca2fe0;  1 drivers
v00000230acca2e70_0 .net "Bnot", 31 0, L_00000230acc3fc80;  1 drivers
v00000230acca2a10_0 .net "Cout", 0 0, L_00000230acca3620;  1 drivers
v00000230acca23d0_0 .net "LT", 31 0, L_00000230acca4de0;  1 drivers
v00000230acca2ab0_0 .net "LT_1", 0 0, L_00000230acc3fc10;  1 drivers
v00000230acca0fd0_0 .net "Overflow", 0 0, L_00000230acc3f9e0;  alias, 1 drivers
v00000230acca2dd0_0 .net "Result", 31 0, v00000230acc46630_0;  alias, 1 drivers
v00000230acca1570_0 .net "Sum", 31 0, L_00000230acca38a0;  1 drivers
v00000230acca19d0_0 .net "Zero", 0 0, L_00000230acca31c0;  alias, 1 drivers
L_00000230accd0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acca1110_0 .net/2u *"_ivl_16", 31 0, L_00000230accd0310;  1 drivers
v00000230acca14d0_0 .net *"_ivl_18", 0 0, L_00000230acca4e80;  1 drivers
L_00000230accd0358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000230acca1890_0 .net/2u *"_ivl_20", 0 0, L_00000230accd0358;  1 drivers
L_00000230accd03a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000230acca1a70_0 .net/2u *"_ivl_22", 0 0, L_00000230accd03a0;  1 drivers
v00000230acca26f0_0 .net "and_Result", 31 0, L_00000230acc3f820;  1 drivers
v00000230acca11b0_0 .net "or_Result", 31 0, L_00000230acc3f0b0;  1 drivers
L_00000230acca4c00 .part v00000230acca4520_0, 0, 1;
L_00000230acca48e0 .part v00000230acca4520_0, 0, 1;
L_00000230acca4d40 .part L_00000230acc3fcf0, 31, 1;
L_00000230acca4480 .part L_00000230acc3fb30, 31, 1;
L_00000230acca3a80 .part L_00000230acca38a0, 31, 1;
L_00000230acca4e80 .cmp/eq 32, v00000230acc46630_0, L_00000230accd0310;
L_00000230acca31c0 .functor MUXZ 1, L_00000230accd03a0, L_00000230accd0358, L_00000230acca4e80, C4<>;
S_00000230acc343e0 .scope module, "adder" "Adder" 5 43, 6 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v00000230acc464f0_0 .net "A", 31 0, L_00000230acc3fcf0;  alias, 1 drivers
v00000230acc47ad0_0 .net "B", 31 0, L_00000230acca2fe0;  alias, 1 drivers
v00000230acc46a90_0 .net "Cin", 0 0, L_00000230acca48e0;  1 drivers
v00000230acc46590_0 .net "Cout", 0 0, L_00000230acca3620;  alias, 1 drivers
v00000230acc47530_0 .net "Sum", 31 0, L_00000230acca38a0;  alias, 1 drivers
L_00000230accd0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000230acc47710_0 .net *"_ivl_10", 0 0, L_00000230accd0160;  1 drivers
v00000230acc463b0_0 .net *"_ivl_11", 32 0, L_00000230acca4200;  1 drivers
v00000230acc47f30_0 .net *"_ivl_13", 32 0, L_00000230acca47a0;  1 drivers
L_00000230accd01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acc461d0_0 .net *"_ivl_16", 31 0, L_00000230accd01a8;  1 drivers
v00000230acc477b0_0 .net *"_ivl_17", 32 0, L_00000230acca4ca0;  1 drivers
v00000230acc47e90_0 .net *"_ivl_3", 32 0, L_00000230acca4700;  1 drivers
L_00000230accd0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000230acc46130_0 .net *"_ivl_6", 0 0, L_00000230accd0118;  1 drivers
v00000230acc472b0_0 .net *"_ivl_7", 32 0, L_00000230acca40c0;  1 drivers
L_00000230acca3620 .part L_00000230acca4ca0, 32, 1;
L_00000230acca38a0 .part L_00000230acca4ca0, 0, 32;
L_00000230acca4700 .concat [ 32 1 0 0], L_00000230acc3fcf0, L_00000230accd0118;
L_00000230acca40c0 .concat [ 32 1 0 0], L_00000230acca2fe0, L_00000230accd0160;
L_00000230acca4200 .arith/sum 33, L_00000230acca4700, L_00000230acca40c0;
L_00000230acca47a0 .concat [ 1 32 0 0], L_00000230acca48e0, L_00000230accd01a8;
L_00000230acca4ca0 .arith/sum 33, L_00000230acca4200, L_00000230acca47a0;
S_00000230acc28e60 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_00000230acc3f820 .functor AND 32, L_00000230acc3fcf0, L_00000230acc3fb30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000230acc47c10_0 .net "A", 31 0, L_00000230acc3fcf0;  alias, 1 drivers
v00000230acc47d50_0 .net "B", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acc46e50_0 .net "Result", 31 0, L_00000230acc3f820;  alias, 1 drivers
S_00000230acc28ff0 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v00000230acc47350_0 .net "in0", 31 0, L_00000230acca38a0;  alias, 1 drivers
v00000230acc46950_0 .net "in1", 31 0, L_00000230acca38a0;  alias, 1 drivers
v00000230acc47030_0 .net "in2", 31 0, L_00000230acc3f820;  alias, 1 drivers
v00000230acc46270_0 .net "in3", 31 0, L_00000230acc3f0b0;  alias, 1 drivers
L_00000230accd0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acc470d0_0 .net "in4", 31 0, L_00000230accd0238;  1 drivers
v00000230acc47df0_0 .net "in5", 31 0, L_00000230acca4de0;  alias, 1 drivers
L_00000230accd0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acc46310_0 .net "in6", 31 0, L_00000230accd0280;  1 drivers
L_00000230accd02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acc46450_0 .net "in7", 31 0, L_00000230accd02c8;  1 drivers
v00000230acc46630_0 .var "out", 31 0;
v00000230acc468b0_0 .net "sel", 2 0, v00000230acca4520_0;  alias, 1 drivers
E_00000230acc44fc0/0 .event anyedge, v00000230acc468b0_0, v00000230acc47530_0, v00000230acc47530_0, v00000230acc46e50_0;
E_00000230acc44fc0/1 .event anyedge, v00000230acc46270_0, v00000230acc470d0_0, v00000230acc47df0_0, v00000230acc46310_0;
E_00000230acc44fc0/2 .event anyedge, v00000230acc46450_0;
E_00000230acc44fc0 .event/or E_00000230acc44fc0/0, E_00000230acc44fc0/1, E_00000230acc44fc0/2;
S_00000230acc1e2e0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v00000230acc46bd0_0 .net "a", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acc469f0_0 .net "b", 31 0, L_00000230acc3fc80;  alias, 1 drivers
v00000230acc46c70_0 .net "sel", 0 0, L_00000230acca4c00;  1 drivers
v00000230acc46b30_0 .net "y", 31 0, L_00000230acca2fe0;  alias, 1 drivers
L_00000230acca2fe0 .functor MUXZ 32, L_00000230acc3fb30, L_00000230acc3fc80, L_00000230acca4c00, C4<>;
S_00000230acc1e470 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_00000230acc3fc80 .functor NOT 32, L_00000230acc3fb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230acca1bb0_0 .net "A", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acca1b10_0 .net "Result", 31 0, L_00000230acc3fc80;  alias, 1 drivers
S_00000230acc20110 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_00000230acc3f0b0 .functor OR 32, L_00000230acc3fcf0, L_00000230acc3fb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000230acca16b0_0 .net "A", 31 0, L_00000230acc3fcf0;  alias, 1 drivers
v00000230acca2830_0 .net "B", 31 0, L_00000230acc3fb30;  alias, 1 drivers
v00000230acca2b50_0 .net "Result", 31 0, L_00000230acc3f0b0;  alias, 1 drivers
S_00000230acc202a0 .scope module, "slt" "SLT" 5 64, 12 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_00000230acc3fd60 .functor XOR 1, L_00000230acca43e0, L_00000230acca4480, C4<0>, C4<0>;
L_00000230acc3fe40 .functor XOR 1, L_00000230acc3fd60, L_00000230acca4d40, C4<0>, C4<0>;
L_00000230acc3f040 .functor NOT 1, L_00000230acc3fe40, C4<0>, C4<0>, C4<0>;
L_00000230acc3f190 .functor XOR 1, L_00000230acca3a80, L_00000230acca4d40, C4<0>, C4<0>;
L_00000230acc3f4a0 .functor NOT 1, L_00000230acca3120, C4<0>, C4<0>, C4<0>;
L_00000230acc3f200 .functor AND 1, L_00000230acc3f040, L_00000230acc3f190, C4<1>, C4<1>;
L_00000230acc3f9e0 .functor AND 1, L_00000230acc3f200, L_00000230acc3f4a0, C4<1>, C4<1>;
L_00000230acc3fc10 .functor XOR 1, L_00000230acca3a80, L_00000230acc3f9e0, C4<0>, C4<0>;
v00000230acca1070_0 .net "A", 0 0, L_00000230acca4d40;  1 drivers
v00000230acca1d90_0 .net "ALUControl", 2 0, v00000230acca4520_0;  alias, 1 drivers
v00000230acca2bf0_0 .net "B", 0 0, L_00000230acca4480;  1 drivers
v00000230acca1750_0 .net "LT", 0 0, L_00000230acc3fc10;  alias, 1 drivers
v00000230acca1ed0_0 .net "Overflow", 0 0, L_00000230acc3f9e0;  alias, 1 drivers
v00000230acca1390_0 .net "Sum", 0 0, L_00000230acca3a80;  1 drivers
v00000230acca1f70_0 .net *"_ivl_1", 0 0, L_00000230acca43e0;  1 drivers
v00000230acca2510_0 .net *"_ivl_11", 0 0, L_00000230acca3120;  1 drivers
v00000230acca12f0_0 .net *"_ivl_14", 0 0, L_00000230acc3f200;  1 drivers
v00000230acca1c50_0 .net *"_ivl_2", 0 0, L_00000230acc3fd60;  1 drivers
v00000230acca2150_0 .net *"_ivl_4", 0 0, L_00000230acc3fe40;  1 drivers
v00000230acca2c90_0 .net "gate1", 0 0, L_00000230acc3f040;  1 drivers
v00000230acca2970_0 .net "gate2", 0 0, L_00000230acc3f190;  1 drivers
v00000230acca2d30_0 .net "gate3", 0 0, L_00000230acc3f4a0;  1 drivers
L_00000230acca43e0 .part v00000230acca4520_0, 0, 1;
L_00000230acca3120 .part v00000230acca4520_0, 1, 1;
S_00000230acc23660 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_00000230acc34250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_00000230accd01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000230acca1930_0 .net/2u *"_ivl_0", 30 0, L_00000230accd01f0;  1 drivers
v00000230acca2470_0 .net "in", 0 0, L_00000230acc3fc10;  alias, 1 drivers
v00000230acca25b0_0 .net "out", 31 0, L_00000230acca4de0;  alias, 1 drivers
L_00000230acca4de0 .concat [ 1 31 0 0], L_00000230acc3fc10, L_00000230accd01f0;
    .scope S_00000230acbcdaa0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230acc473f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000230acbcdaa0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230acc473f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000230acbcdaa0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230acc473f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000230acbcdaa0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230acc473f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000230acbcdaa0;
T_4 ;
    %wait E_00000230acc44b80;
    %load/vec4 v00000230acc47b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230acc473f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230acc473f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230acc473f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230acc473f0, 0, 4;
T_4.0 ;
    %load/vec4 v00000230acc47a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000230acc46090_0;
    %load/vec4 v00000230acc47670_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000230acc473f0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000230acc28ff0;
T_5 ;
    %wait E_00000230acc44fc0;
    %load/vec4 v00000230acc468b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v00000230acc47350_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v00000230acc46950_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v00000230acc47030_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v00000230acc46270_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v00000230acc470d0_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v00000230acc47df0_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v00000230acc46310_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v00000230acc46450_0;
    %store/vec4 v00000230acc46630_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000230acc14cb0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000230acc14cb0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v00000230acca4520_0, v00000230acca3f80_0, v00000230acca3760_0, v00000230acca4020_0, v00000230acca3080_0, v00000230acca4ac0_0, v00000230acca4980_0, v00000230acca4160_0, v00000230acca3b20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acca34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acca3580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acca3800_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acca34e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acca34e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000230acca4520_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acca3800_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000230acca3f80_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000230acca3760_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000230acca4020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230acca34e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230acca34e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_4.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
