// ------------------------------------------------------------------------------
// 
// Copyright 2002 - 2020 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// 
// Component Name   : DWC_pcie_ctl
// Component Version: 5.90a
// Release Type     : GA
// ------------------------------------------------------------------------------



// -------------------------------------------------------------------------
// ---  RCS information: ARCT generated file. Do not manually edit. (generator -> gen_all_incs.pl)
// ---    $DateTime: 2020/06/26 01:14:06 $
// ---    $Revision: #7 $
// ---    $Id: //dwh/pcie_iip/main/DWC_pcie/DWC_pcie_ctl/bin/gen_all_incs.pl#7 $
// -------------------------------------------------------------------------
`ifndef __GUARD__DWC_PCIE_CTL_ALL_DEFS__SVH__
`define __GUARD__DWC_PCIE_CTL_ALL_DEFS__SVH__


`include "DWC_pcie_ctl_cc_constants.svh"
`include "include/pcie_defs.svh"
`include "include/cxpl_defs.svh"
`include "include/adm_defs.svh"
`include "include/radm_defs.svh"






`include "include/port_cfg.svh"
`include "include/cap_port_cfg.svh"

`include "include/pipe_defines.svh"
`endif // __GUARD__DWC_PCIE_CTL_ALL_DEFS__SVH__
