*** Start analyzing build configuration ***
Auto-config - Scanning: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VLOG: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - VHDL: F:\FPGA_prj\Fast_ref\FPGA-FAST
Auto-config - Wrote:
    F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build
    -f F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 9
Invocation #2 +dvt_init+dvt in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build.auto.1 at line 17
*** Done analyzing build configuration [249 ms] ***
*** Start VHDL build ***
*** Loading top files ***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS.vhd [25 ms, 149 lines, VHDL_2008] ...
Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_FIFO.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_FIFO.vhd [15 ms, 240 lines, VHDL_2008] ...
Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_top.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\NMS_top.vhd [17 ms, 228 lines, VHDL_2008] ...
Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\contig_processor.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\contig_processor.vhd [8 ms, 171 lines, VHDL_2008] ...
Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\corner_score.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\corner_score.vhd [15 ms, 137 lines, VHDL_2008] ...
Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\fast_main_top.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\fast_main_top.vhd [15 ms, 276 lines, VHDL_2008] ...
Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\input_fifo.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\input_fifo.vhd [22 ms, 346 lines, VHDL_2008] ...
Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\main_part.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\main_part.vhd [33 ms, 426 lines, VHDL_2008] ...
Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\x_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\x_shifter.vhd [3 ms, 58 lines, VHDL_2008] ...
Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\y_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\y_shifter.vhd [3 ms, 58 lines, VHDL_2008] ...
Loading (11) F:\FPGA_prj\Fast_ref\FPGA-FAST\yx_shifter.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\yx_shifter.vhd [4 ms, 58 lines, VHDL_2008] ...
Loading (12) F:\FPGA_prj\Fast_ref\FPGA-FAST\FAST_with_NMS.vhd ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\FAST_with_NMS.vhd [4 ms, 99 lines, VHDL_2008] ...
*** Done parsing [472.0 ms] ***
*** Total number of lines [2 246] ***
Performing post full build step 1 (VHDL - RU) [7 ms] ...
*** Done VHDL build [487 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv ...
Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [110 ms, 41 lines, SystemVerilog_2012] ...
*** Done parsing [LT 11.0 ms, PT 35.0 ms, SGT 2%, UGT 0%] ***
*** Total number of lines [41] ***
*** Error: SYSTEM_VERILOG_2012: Unexpected token ':'
    at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [compile index 1][invocation 1]
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [121 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [11 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [118 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [4 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [246 ms] ...
Performing mixed post full build step 5 (VHDL - US) [18 ms] ...
Performing mixed post full build step 6 (VHDL - RPC) [12 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [3 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [41 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [67 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [62 ms] ...
Performing mixed post full build step 7 (Verilog - US) [61 ms] ...
*** Done mixed mode extension build [719 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [8 ms] ***
*** Total build time [1s.583ms] ***
