/home/reddot/Documentos/ENSEA/Project/verilog/alureg/regs.v {1 {vlog -work work -stats=none /home/reddot/Documentos/ENSEA/Project/verilog/alureg/regs.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
-- Compiling module regs

Top level modules:
	regs

} {} {}} /home/reddot/Documentos/ENSEA/Project/verilog/alureg/alu.v {1 {vlog -work work -stats=none /home/reddot/Documentos/ENSEA/Project/verilog/alureg/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
-- Compiling module ALU

Top level modules:
	ALU

} {} {}}
