PPA Report for dual_clock_reset_detector.v (Module: dual_clock_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 6
IO Count: 6
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 271.21 MHz
Reg-to-Reg Critical Path Delay: 3.000 ns

POWER METRICS:
-------------
Total Power Consumption: 0.830 W
