{
	"author": ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"],
	"booktitle": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/BeniniMMPS97",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582409",
	"pages": "514-520",
	"title": "Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks",
	"type": "inproceedings",
	"url": "db/conf/date/edtc1997.html#BeniniMMPS97",
	"year": "1997"
}
