import{_ as e,c as t,o as a,a as i}from"./app.caac86f1.js";const v=JSON.parse('{"title":"VHDL Tutorial, Greg Stitt","description":"","frontmatter":{},"headers":[{"level":2,"title":"Introduction","slug":"introduction","link":"#introduction","children":[]},{"level":2,"title":"Prerequisites","slug":"prerequisites","link":"#prerequisites","children":[]},{"level":2,"title":"Methodology: design the circuit, then write the code.","slug":"methodology-design-the-circuit-then-write-the-code","link":"#methodology-design-the-circuit-then-write-the-code","children":[]},{"level":2,"title":"VHDL vs. Verilog vs. SystemVerilog","slug":"vhdl-vs-verilog-vs-systemverilog","link":"#vhdl-vs-verilog-vs-systemverilog","children":[]},{"level":2,"title":"Suggested Study Order","slug":"suggested-study-order","link":"#suggested-study-order","children":[]}],"relativePath":"index.md"}'),o={name:"index.md"},s=i("",15),r=[s];function n(d,l,h,c,u,g){return a(),t("div",null,r)}const f=e(o,[["render",n],["__scopeId","data-v-62291bae"]]);export{v as __pageData,f as default};
