-- $Header: /local/Projects/CVS/P1/zpu_SoC/sources/xilinx/XilinxCoreLib/xbip_pipe_v1_0.vhd,v 1.1 2010-07-10 21:43:29 mmartinez Exp $
--
--  Copyright(C) 2008 by Xilinx, Inc. All rights reserved.
--  This text/file contains proprietary, confidential
--  information of Xilinx, Inc., is distributed under license
--  from Xilinx, Inc., and may be used, copied and/or
--  disclosed only pursuant to the terms of a valid license
--  agreement with Xilinx, Inc.  Xilinx hereby grants you
--  a license to use this text/file solely for design, simulation,
--  implementation and creation of design files limited
--  to Xilinx devices or technologies. Use with non-Xilinx
--  devices or technologies is expressly prohibited and
--  immediately terminates your license unless covered by
--  a separate agreement.
--
--  Xilinx is providing this design, code, or information
--  "as is" solely for use in developing programs and
--  solutions for Xilinx devices.  By providing this design,
--  code, or information as one possible implementation of
--  this feature, application or standard, Xilinx is making no
--  representation that this implementation is free from any
--  claims of infringement.  You are responsible for
--  obtaining any rights you may require for your implementation.
--  Xilinx expressly disclaims any warranty whatsoever with
--  respect to the adequacy of the implementation, including
--  but not limited to any warranties or representations that this
--  implementation is free from claims of infringement, implied
--  warranties of merchantability or fitness for a particular
--  purpose.
--
--  Xilinx products are not intended for use in life support
--  appliances, devices, or systems. Use in such applications are
--  expressly prohibited.
--
--  This copyright and support notice must be retained as part
--  of this text at all times. (c) Copyright 2008 Xilinx, Inc.
--  All rights reserved.
-------------------------------------------------------------------------------

-- ###############################################################################

-- ### WARNING! DO NOT HAND-EDIT THIS FILE! USE cp_to_sim.sh IN hdl/ INSTEAD! ###

-- ###############################################################################


library ieee;
use ieee.std_logic_1164.all;

library xilinxcorelib;
use xilinxcorelib.bip_utils_pkg_v1_0.all;

entity xbip_pipe_v1_0 is
  GENERIC (
    C_LATENCY             : integer:= 0;
    C_HAS_CE              : integer:= 0;
    C_CE_OVERRIDES_SYNC   : integer:= 0;
    C_SSET_OVERRIDES_SCLR : integer:= 0;
    C_HAS_SCLR            : integer:= 0;
    C_HAS_SSET            : integer:= 0;
    C_HAS_SINIT           : integer:= 0;
    C_SINIT_VAL           : string := "0";
    C_AINIT_VAL           : string := "0";
    C_WIDTH               : integer:= 1;
    C_FAST_IP             : integer:= 1
    );
  PORT (
    CLK   : in  std_logic := '0';
    CE    : in  std_logic := '0';
    SCLR  : in  std_logic := '0';
    SSET  : in  std_logic := '0';
    SINIT : in  std_logic := '0';
    D     : in  std_logic_vector(C_WIDTH-1 downto 0) := (others => '0');
    Q     : out std_logic_vector(C_WIDTH-1 downto 0) := (others => '0')
    );
end xbip_pipe_v1_0;

architecture behavioral of xbip_pipe_v1_0 is
  CONSTANT ainit_val : STD_LOGIC_VECTOR(c_width DOWNTO 1) := str_to_bound_slv_0(c_ainit_val, c_width);
  CONSTANT sinit_val : STD_LOGIC_VECTOR(c_width DOWNTO 1) := str_to_bound_slv_0(c_sinit_val, c_width);
  function fn_get_por (
    p_ainit_val : STD_LOGIC_VECTOR(c_width DOWNTO 1);
    p_has_sclr  : integer;
    p_has_sset  : integer;
    p_has_sinit : integer;
    p_sinit_val : STD_LOGIC_VECTOR(c_width DOWNTO 1)
    )
    return std_logic_vector is
      variable ret_val : std_logic_vector(C_WIDTH-1 downto 0);
      variable v_zeroes : std_logic_vector(C_WIDTH-1 downto 0) := (others => '0');
      variable v_ones : std_logic_vector(C_WIDTH-1 downto 0) := (others => '1');
  begin  -- fn_get_por
    ret_val := p_ainit_val;
    if p_has_sclr = 1 then
      ret_val := v_zeroes;
    elsif p_has_sset = 1 then
      ret_val := v_ones;
    elsif p_has_sinit = 1 then
      ret_val := p_sinit_val;
    end if;
    return ret_val;
  end fn_get_por;
  constant c_por : std_logic_vector(C_WIDTH-1 downto 0) := fn_get_por(ainit_val, C_HAS_SCLR,C_HAS_SSET, C_HAS_SINIT, sinit_val);

begin
  --there are only three numbers in the universe: 0, 1 and many.
  --0 gets a simple wirethrough
  --1 gets a single register
  --2 gets a for-next loop of registers.

  opt_no_reg: if C_LATENCY = 0 generate
    Q <= D;
  end generate opt_no_reg;
  
  opt_has_pipe: if C_LATENCY > 0  generate
    signal ce_i    : std_logic := '0';        
    signal sclr_i  : std_logic := '0';        
    signal sset_i  : std_logic := '0';        
    signal sinit_i : std_logic := '0';        

    type t_pipe is array (0 to C_LATENCY)  of std_logic_vector(C_WIDTH-1 downto 0);
    function fn_pipe_clean (
      p_por : std_logic_vector(C_WIDTH-1 downto 0)
      )
      return t_pipe is
      variable ret_val : t_pipe;
    begin  -- fn_pipe_clean
      for i in 0 to C_LATENCY loop
        ret_val(i) := p_por;
      end loop;
      return ret_val;
    end fn_pipe_clean;
    constant c_pipe_init : t_pipe := fn_pipe_clean(c_por);
    signal pipe  : t_pipe := c_pipe_init;

    signal first_q : std_logic_vector(C_WIDTH-1 downto 0) := c_por;  -- the first reg stage also gets the PowerOnReset
  
    -- purpose: set attribute for fast ip (keep register)
    function fn_fast_ip_attr (
      p_fast_ip : integer)
      return string is
    begin  -- fn_fast_ip_attr
      if p_fast_ip = 1 then
        return "true";
      end if;
      return "false";
    end fn_fast_ip_attr;
    attribute keep : string;
    attribute keep of first_q : signal is fn_fast_ip_attr(C_FAST_IP);
  begin

    i_ce: if C_HAS_CE = 1 generate
      ce_i <= ce;
    end generate i_ce;
    i_no_ce: if C_HAS_CE = 0 generate
      ce_i <= '1';
    end generate i_no_ce;
    i_sync_over_ce: if C_CE_OVERRIDES_SYNC = 0 generate
      i_sclr_overrides_sset: if C_SSET_OVERRIDES_SCLR = 0 generate
        sclr_i <= sclr;
      end generate i_sclr_overrides_sset;
      i_sset_overrides_sclr: if C_SSET_OVERRIDES_SCLR = 1 generate
        sclr_i <= sclr when sset = '0' else '0';
      end generate i_sset_overrides_sclr;
      sset_i <= sset;                   -- sset always has lower priority than sclr on the FD primitive
      sinit_i <= sinit;
    end generate i_sync_over_ce;
    i_ce_over_sync: if C_CE_OVERRIDES_SYNC = 1 generate
      i_sclr_overrides_sset: if C_SSET_OVERRIDES_SCLR = 0 generate
        sclr_i <= sclr when ce_i = '1' else '0';
      end generate i_sclr_overrides_sset;
      i_sset_overrides_sclr: if C_SSET_OVERRIDES_SCLR = 1 generate
        sclr_i <= sclr when ce_i = '1' and sset = '0' else '0';        
      end generate i_sset_overrides_sclr;
      sset_i <= sset when ce_i = '1' else '0';  -- sset always has lower priority than sclr on the FD primitive      
      sinit_i <= sinit when ce_i = '1' else '0';
    end generate i_ce_over_sync;

    
    -------------------------------------------------------------------------------
    -- IMPORTANT - C_SYNC_ENABLE NOT HANDLED. IT IS REQUIRED THAT A HIGHER LEVEL PASS
                  --APPROPRIATELY MODIFIED CE AND SCLR
    -------------------------------------------------------------------------------
    i_first_reg: process(clk)
    begin
      -- PROCESS reg
      IF rising_edge(clk) THEN
        IF C_HAS_SCLR = 1 and sclr_i = '1' THEN
          first_q <= (OTHERS => '0');
        ELSIF C_HAS_SSET = 1 and sset_i = '1' THEN
          first_q <= (OTHERS => '1');
        ELSIF C_HAS_SINIT = 1 and sinit_i = '1' THEN
          first_q <= sinit_val;
        ELSIF ce_i = '1' THEN
          first_q <= d;
        END IF;
      END IF;
    END PROCESS i_first_reg;

    pipe(1) <= first_q;
    
    i_pipe : for stage in 2 to C_LATENCY generate
      reg : process(clk)
      BEGIN  -- PROCESS reg
        IF rising_edge(clk) THEN
          IF C_HAS_SCLR = 1 and sclr_i = '1' THEN
            pipe(stage) <= (OTHERS => '0');
          ELSIF C_HAS_SSET = 1 and sset_i = '1' THEN
            pipe(stage) <= (OTHERS => '1');
          ELSIF C_HAS_SINIT = 1 and sinit_i = '1' THEN
            pipe(stage) <= sinit_val;
          ELSIF ce_i = '1' THEN
            pipe(stage) <= pipe(stage-1);
          END IF;
        END IF;
      END PROCESS reg;
    end generate i_pipe;

    q <= pipe(C_LATENCY);

  end generate opt_has_pipe;
  
end behavioral;
