
---------- Begin Simulation Statistics ----------
final_tick                               70892966153500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53090                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791892                       # Number of bytes of host memory used
host_op_rate                                    85095                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   188.36                       # Real time elapsed on the host
host_tick_rate                               14636286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002757                       # Number of seconds simulated
sim_ticks                                  2756877250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       610944                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18995                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858924                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494588                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       610944                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       116356                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          937935                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39116                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2285                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093276                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119026                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19022                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1273550                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1192785                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5344965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.998777                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.136349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1107060     20.71%     20.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1874552     35.07%     55.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       399742      7.48%     63.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       194618      3.64%     66.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       136753      2.56%     69.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       165564      3.10%     72.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       144645      2.71%     75.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48481      0.91%     76.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1273550     23.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5344965                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.551373                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.551373                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2623310                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17554063                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           552662                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1518396                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19248                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        790919                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3689133                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    72                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1409581                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    97                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              937935                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            844298                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4628345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10915366                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           38496                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170109                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       856757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533704                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.979669                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5504541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.230053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.542696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2712877     49.28%     49.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135989      2.47%     51.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            99976      1.82%     53.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147155      2.67%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176782      3.21%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           338859      6.16%     65.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170671      3.10%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           200752      3.65%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1521480     27.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5504541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2735038                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1362449                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32737                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           776550                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.033916                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5093274                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1409581                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          143643                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3715086                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1423838                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17221165                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3683693                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        30344                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16728205                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        100822                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19248                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        102115                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          185                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       391521                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       105497                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        24739                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          261                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26952550                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16712451                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497979                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13421806                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.031059                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16719021                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28986904                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13061495                       # number of integer regfile writes
system.switch_cpus.ipc                       1.813653                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.813653                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99861      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10370924     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85898      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34557      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341376      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128743      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159967      0.95%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63476      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138734      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           50      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175600      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23026      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12814      0.08%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3412788     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1410705      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278489      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          400      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16758550                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1575053                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3132155                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1540019                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1887180                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              185932                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011095                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112946     60.75%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             67      0.04%     60.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3392      1.82%     62.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            29      0.02%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2736      1.47%     64.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9925      5.34%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53325     28.68%     98.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1357      0.73%     98.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2155      1.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15269568                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36152576                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15172432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16526993                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17221148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16758550                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           17                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1192750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77159                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1725605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5504541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.044495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.306667                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1021001     18.55%     18.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       577992     10.50%     29.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       863105     15.68%     44.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       841469     15.29%     60.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       714939     12.99%     73.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       625086     11.36%     84.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       340710      6.19%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       261417      4.75%     95.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       258822      4.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5504541                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.039419                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              844326                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       322206                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       236222                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3715086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1423838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6715604                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5513734                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          293965                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         137342                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           875215                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         435657                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2825                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54814331                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17443378                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22418013                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1976282                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1490116                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19248                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2339825                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1693369                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      2999923                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29956214                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4286114                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21292559                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34602500                       # The number of ROB writes
system.switch_cpus.timesIdled                     128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3201                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50310                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3201                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1291                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2609                       # Transaction distribution
system.membus.trans_dist::CleanEvict              691                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4219                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4219                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1291                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        14320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  519616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5510                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20838500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2756877250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19880                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19879                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           332                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2877056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2911424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5910                       # Total snoops (count)
system.tol2bus.snoopTraffic                    166976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.101166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28440     89.88%     89.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3201     10.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44912000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38088000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            495499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          196                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        20025                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20221                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          196                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        20025                       # number of overall hits
system.l2.overall_hits::total                   20221                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5368                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5510                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          134                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5368                       # number of overall misses
system.l2.overall_misses::total                  5510                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10723500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    423568000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        434291500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10723500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    423568000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       434291500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25731                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25731                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.406061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.211397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.406061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.211397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80026.119403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78906.110283                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78818.784029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80026.119403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78906.110283                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78818.784029                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2609                       # number of writebacks
system.l2.writebacks::total                      2609                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5502                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    369888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    379271500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    369888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    379271500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.406061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.211397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213828                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.406061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.211397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213828                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70026.119403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68906.110283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68933.387859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70026.119403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68906.110283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68933.387859                       # average overall mshr miss latency
system.l2.replacements                           5910                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19556                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          205                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          591                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           591                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15661                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    324776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     324776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.212144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.212223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77015.888072                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76979.379000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    282606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    282606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.212144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.212123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67015.888072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67015.888072                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10723500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.406061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80026.119403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78849.264706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.406061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.403614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70026.119403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70026.119403                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     98792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98792000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.208704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.209277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85831.450912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85534.199134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1151                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     87282000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     87282000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.208704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.208552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75831.450912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75831.450912                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1886.173371                       # Cycle average of tags in use
system.l2.tags.total_refs                        9827                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.662775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     174.133668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.617660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.583970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.387312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1681.450762                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.085026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.821021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.920983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    209198                       # Number of tag accesses
system.l2.tags.data_accesses                   209198                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             352640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       166976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          166976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             46429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            139288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3110766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    124616357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127912841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        46429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3110766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3157195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60567078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60567078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60567078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            46429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           139288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3110766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    124616357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188479919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558194750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5502                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2609                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    175                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     54930750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   26635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               154812000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10311.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29061.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2127                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5502                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.910402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.818151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.741237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          628     32.34%     32.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          670     34.50%     66.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185      9.53%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          167      8.60%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      4.07%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      1.65%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.08%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      1.96%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122      6.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1942                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.465753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.994975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            137     93.84%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.05%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.37%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      2.05%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.739726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.716579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     17.81%     17.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.37%     19.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104     71.23%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      8.22%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 340928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  165760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  352128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               166976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       123.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    127.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2756313500                       # Total gap between requests
system.mem_ctrls.avgGap                     339824.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       332352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       165760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3110765.994387309067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 120553789.618308186531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60125999.443754710257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3865250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    150946750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60066594250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28845.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28119.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23022841.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5212200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2770350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14679840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3852360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     217582560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        563736270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        583886880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1391720460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.817710                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1512596750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     92040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1152230500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8653680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4599540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23354940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            9667440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     217582560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        736482180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        438417120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1438757460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.879405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1132952000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     92040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1531875250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2756867250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       843913                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           843926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       843913                       # number of overall hits
system.cpu.icache.overall_hits::total          843926                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          385                       # number of overall misses
system.cpu.icache.overall_misses::total           387                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15369000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15369000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15369000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15369000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       844298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       844313                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       844298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       844313                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000456                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000458                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000456                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000458                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39919.480519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39713.178295                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39919.480519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39713.178295                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.icache.writebacks::total               205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13290500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13290500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13290500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13290500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 40274.242424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40274.242424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 40274.242424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40274.242424                       # average overall mshr miss latency
system.cpu.icache.replacements                    205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       843913                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          843926                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           387                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       844298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       844313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000456                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000458                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39919.480519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39713.178295                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13290500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13290500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 40274.242424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40274.242424                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004687                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               205                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            186.404878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1688958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1688958                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4670170                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4670171                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4670170                       # number of overall hits
system.cpu.dcache.overall_hits::total         4670171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26435                       # number of overall misses
system.cpu.dcache.overall_misses::total         26441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    735845498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    735845498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    735845498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    735845498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4696605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4696612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4696605                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4696612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005629                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27836.031700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27829.715139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27836.031700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27829.715139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               224                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.919643                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19556                       # number of writebacks
system.cpu.dcache.writebacks::total             19556                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25393                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25393                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25393                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    673364998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    673364998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    673364998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    673364998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26517.741031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26517.741031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26517.741031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26517.741031                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24374                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3290986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3290987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    196553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    196553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3297538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3297543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29998.931624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29980.628432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5515                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154044500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154044500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27931.912965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27931.912965                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379184                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19885                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    539292498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    539292498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27123.296183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27120.568167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    519320498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    519320498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26125.389778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26125.389778                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892966153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.038636                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2270029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24374                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.133216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.038516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9418622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9418622                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901431682000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73071                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795824                       # Number of bytes of host memory used
host_op_rate                                   117214                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   547.41                       # Real time elapsed on the host
host_tick_rate                               15464581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008466                       # Number of seconds simulated
sim_ticks                                  8465528500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         33804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1862555                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57723                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2625569                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1527855                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1862555                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       334700                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2864624                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118060                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7116                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42343611                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21547109                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57723                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3856450                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4352863                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16339714                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.945959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.139488                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3655901     22.37%     22.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5572595     34.10%     56.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1218344      7.46%     63.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       577222      3.53%     67.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       454836      2.78%     70.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       447361      2.74%     72.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       411609      2.52%     75.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145396      0.89%     76.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3856450     23.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16339714                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.564369                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.564369                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8067896                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53742273                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1696185                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4723825                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          66953                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2364927                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11300307                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   198                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4530047                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   281                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2864624                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2605620                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14214391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               33300964                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          133906                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.169193                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2638438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1645915                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.966857                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16919786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.236287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.545541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8306978     49.10%     49.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           446119      2.64%     51.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308542      1.82%     53.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           453403      2.68%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           556532      3.29%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1019797      6.03%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           503067      2.97%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           612432      3.62%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4712916     27.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16919786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8438751                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4305456                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99145                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2367514                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.020985                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15813911                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4530047                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          526579                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11378109                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           35                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1633                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4575332                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52646273                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11283864                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        92775                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51148473                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        275778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66953                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        276991                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          544                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1167826                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          756                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       558881                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       361291                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          756                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84735                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81177481                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50996675                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500113                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40597917                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.012020                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51119761                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88308400                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39485832                       # number of integer regfile writes
system.switch_cpus.ipc                       1.771892                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.771892                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401850      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31427407     61.33%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259847      0.51%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104107      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023574      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388009      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482103      0.94%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189437      0.37%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       420341      0.82%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          167      0.00%     67.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531139      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69548      0.14%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38783      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10259684     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4327706      8.45%     97.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1047492      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206935      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51241253                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5231765                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10332298                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5048416                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6477387                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              697819                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013618                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          346905     49.71%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            188      0.03%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10257      1.47%     51.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            84      0.01%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         8860      1.27%     52.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30051      4.31%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         185932     26.64%     83.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32950      4.72%     88.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        73935     10.60%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8657      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46305457                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110001705                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45948259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50679773                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52646069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51241253                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          204                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4510143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       233897                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          198                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5247889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16919786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.028481                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.337339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3326950     19.66%     19.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1752011     10.35%     30.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2558342     15.12%     45.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2506593     14.81%     59.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2190637     12.95%     72.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1887268     11.15%     84.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1060355      6.27%     90.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       809279      4.78%     95.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       828351      4.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16919786                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.026465                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2605620                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1020481                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       785004                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11378109                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4575332                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20762156                       # number of misc regfile reads
system.switch_cpus.numCycles                 16931057                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          970206                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         399867                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2641304                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1319636                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9592                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166798101                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53322248                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67997204                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6103319                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4625753                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          66953                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7138004                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5804876                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9236815                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91264436                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12649280                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64860607                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105559748                       # The number of ROB writes
system.switch_cpus.timesIdled                     260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16455                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16455                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12166                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4587                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5083                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        50855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        50855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  50855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17051                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17051    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17051                       # Request fanout histogram
system.membus.reqLayer2.occupancy            87827500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           90509750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8465528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76409                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           835                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        98816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9209024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9307840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           29168                       # Total snoops (count)
system.tol2bus.snoopTraffic                    778624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.357140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93195     84.99%     84.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16455     15.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          145371500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119472499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1253997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          665                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        62766                       # number of demand (read+write) hits
system.l2.demand_hits::total                    63431                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          665                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        62766                       # number of overall hits
system.l2.overall_hits::total                   63431                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          170                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        16881                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17051                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          170                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        16881                       # number of overall misses
system.l2.overall_misses::total                 17051                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1326700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1340855500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1326700500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1340855500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79647                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80482                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79647                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80482                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.203593                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.211948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.203593                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.211948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83264.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78591.345299                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78637.939124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83264.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78591.345299                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78637.939124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12166                       # number of writebacks
system.l2.writebacks::total                     12166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        16881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17051                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        16881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17051                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12455000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1157890500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1170345500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12455000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1157890500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1170345500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.203593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.211948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.203593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.211948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73264.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68591.345299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68637.939124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73264.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68591.345299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68637.939124                       # average overall mshr miss latency
system.l2.replacements                          29168                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64243                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64243                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64243                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          709                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              709                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          709                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          709                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4040                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4040                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        49452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    920780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     920780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.194855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.194855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76936.831551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76936.831551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    801100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    801100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.194855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.194855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66936.831551                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66936.831551                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.203593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.203593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83264.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83264.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.203593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.203593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73264.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73264.705882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    405920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    405920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.269545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82621.717891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82621.717891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4913                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    356790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    356790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.269545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269545                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72621.717891                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72621.717891                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      196691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.300967                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     363.326255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.004442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.002771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1677.666532                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.177405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.819173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          784                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    672524                       # Number of tag accesses
system.l2.tags.data_accesses                   672524                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8465528500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1080384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1091264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       778624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          778624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        16881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12166                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12166                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1285212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    127621566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128906778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1285212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1285212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91975829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91975829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91975829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1285212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    127621566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            220882606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     16275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000731938500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          692                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          692                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17051                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12166                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17051                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    606                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              597                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    167501250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   82225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               475845000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10185.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28935.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.500855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.430229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.277913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2059     32.03%     32.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1805     28.08%     60.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          951     14.79%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          424      6.60%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          278      4.32%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          200      3.11%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          131      2.04%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          124      1.93%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          457      7.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.760116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.076796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              59      8.53%      8.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            141     20.38%     28.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           216     31.21%     60.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           124     17.92%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            63      9.10%     87.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      6.50%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      3.32%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.01%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.29%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.72%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.14%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           692                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.534682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.505584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              186     26.88%     26.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      2.46%     29.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              428     61.85%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      7.95%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           692                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1052480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  776576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1091264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               778624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       124.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8464401000                       # Total gap between requests
system.mem_ctrls.avgGap                     289708.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1041600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       776576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1285212.140033548931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 123040162.229682415724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91733906.512747555971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        16881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5448250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    470396750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 198135556000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32048.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27865.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16286006.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             19706400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             10474200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47181120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           20796480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1976196840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1586597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4329066000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.375752                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4106025750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4076882750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             26196660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13923855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            70236180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42543000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     668113680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2319593340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1297421280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4438027995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.247009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3351464750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    282620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4831443750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11222395750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3448593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3448606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3448593                       # number of overall hits
system.cpu.icache.overall_hits::total         3448606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1327                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1325                       # number of overall misses
system.cpu.icache.overall_misses::total          1327                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41518499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41518499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41518499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41518499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3449918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3449933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3449918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3449933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31334.716226                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31287.489827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31334.716226                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31287.489827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          914                       # number of writebacks
system.cpu.icache.writebacks::total               914                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1165                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1165                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1165                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1165                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     35723499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35723499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     35723499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35723499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000338                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000338                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30663.947639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30663.947639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30663.947639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30663.947639                       # average overall mshr miss latency
system.cpu.icache.replacements                    914                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3448593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3448606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1327                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41518499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41518499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3449918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3449933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31334.716226                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31287.489827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     35723499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35723499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30663.947639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30663.947639                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3449773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2956.103685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6901033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6901033                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18884199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18884200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18930949                       # number of overall hits
system.cpu.dcache.overall_hits::total        18930950                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       107335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       111961                       # number of overall misses
system.cpu.dcache.overall_misses::total        111967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2937655491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2937655491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2937655491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2937655491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18991534                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18991541                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19042910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19042917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005880                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27369.036111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27367.506274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26238.203401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26236.797369                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15471                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.989535                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83799                       # number of writebacks
system.cpu.dcache.writebacks::total             83799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105040                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2678882492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2678882492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2783129492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2783129492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26016.903396                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26016.903396                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26495.901485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26495.901485                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13352382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13352383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        26012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    803202000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    803202000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13378394                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13378399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 30878.133169                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30873.385609                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4343                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21669                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    626402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    626402000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28907.748396                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28907.748396                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2134453491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2134453491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26246.615238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26245.969763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2052480492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2052480492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014484                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25246.383576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25246.383576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        46750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46750                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4626                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4626                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.090042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.090042                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2073                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    104247000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    104247000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040350                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040350                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 50287.988423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50287.988423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901431682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.160895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19035996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105046                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.215810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.160481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38190880                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38190880                       # Number of data accesses

---------- End Simulation Statistics   ----------
