// Seed: 2601809756
module module_0;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input supply1 module_1,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4
);
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd91,
    parameter id_2  = 32'd88,
    parameter id_3  = 32'd35
) (
    input supply1 id_0,
    output tri1 id_1,
    input tri0 _id_2,
    input wor _id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output wire id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    output tri _id_11,
    input wire id_12
);
  assign id_1 = id_2;
  logic [id_2 : id_11] id_14;
  module_0 modCall_1 ();
  wire [id_3 : 1] id_15 = id_14;
endmodule
