Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/psf/Home/Google Drive/USF_Course_Docs/2017_SP_CDA4203L Computer System Design Lab/CDA4203L_wk4_Lab3/mf_lab3/proj_bcd_count_tb_isim_beh.exe -prj /media/psf/Home/Google Drive/USF_Course_Docs/2017_SP_CDA4203L Computer System Design Lab/CDA4203L_wk4_Lab3/mf_lab3/proj_bcd_count_tb_beh.prj work.proj_bcd_count_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/media/psf/Home/Google Drive/USF_Course_Docs/2017_SP_CDA4203L Computer System Design Lab/CDA4203L_wk4_Lab3/mf_lab3/proj_bcd_count.v" into library work
Analyzing Verilog file "/media/psf/Home/Google Drive/USF_Course_Docs/2017_SP_CDA4203L Computer System Design Lab/CDA4203L_wk4_Lab3/mf_lab3/proj_bcd_count_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94508 KB
Fuse CPU Usage: 1040 ms
Compiling module programmable_bcd_count
Compiling module proj_bcd_count_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /media/psf/Home/Google Drive/USF_Course_Docs/2017_SP_CDA4203L Computer System Design Lab/CDA4203L_wk4_Lab3/mf_lab3/proj_bcd_count_tb_isim_beh.exe
Fuse Memory Usage: 392536 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 290 ms
