-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod4_layer1_weights_1 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101100101101111110110000100", 
    1 => "10111111100001110100101001101111", 
    2 => "10111111010010101101010110100000", 
    3 => "10111111101101011101010011110001", 
    4 => "10111111001001100111110111011111", 
    5 => "10111111100011011010100011001011", 
    6 => "10111110111010001111010000110010", 
    7 => "10111110011011101111111111000101", 
    8 => "00111110101110010111000101000000", 
    9 => "00111111111010000101110100101010", 
    10 => "00111111001001000001100100100101", 
    11 => "00111111110111001000110000010111", 
    12 => "00111110110101010000110011111101", 
    13 => "00111101011010101101011111100010", 
    14 => "10111111000011001110011010001010", 
    15 => "00111110001000011101101111110011", 
    16 => "00111111000001000110001011100110", 
    17 => "00111110101111100000100001110110", 
    18 => "00111111010111010101111000100000", 
    19 => "00111111101011111011010100011110", 
    20 => "00111110110011111101010000000110", 
    21 => "00111111010111010110010110101000", 
    22 => "00111110010001010011100100011011", 
    23 => "10111110100100111011001101010000", 
    24 => "10111110111011100001010111001001", 
    25 => "00111101011001111001110110010110", 
    26 => "00111110010111011011111110001011", 
    27 => "00111110100100110011101100011011", 
    28 => "00111111000110110101001000110100", 
    29 => "00111111100001001000100011010111", 
    30 => "00111101101111111000010011110000", 
    31 => "00111110110100101111110111000110", 
    32 => "00111110000010101111001100011101", 
    33 => "10111110100010101011010011000111", 
    34 => "10111110010001111111110100010111", 
    35 => "00111110110001110011011010000100", 
    36 => "10111101101100101000010111010000", 
    37 => "10111110100110000110000110100101", 
    38 => "10111100101110011000000001111011", 
    39 => "00111110000110010001111010111000", 
    40 => "00111110101111000000101101010111", 
    41 => "00111110010000001000011100010110", 
    42 => "00111101101110011111001011111100", 
    43 => "00111101101011011110110000110101", 
    44 => "00111110110110100111110001101001", 
    45 => "10111110100011011011111011111001", 
    46 => "10111110100101011011000011111111", 
    47 => "10111111001011001000010011110110", 
    48 => "11000000000010000010000011011010", 
    49 => "10111111100100100110110111111011", 
    50 => "00111111101011001011111111001001", 
    51 => "00111110110101000111111011001111", 
    52 => "10111101111100111001101001110111", 
    53 => "10111110011011000001011110011000", 
    54 => "10111110000001111010101010011101", 
    55 => "10111110100011111011101011000111", 
    56 => "00111110100011101101101001111101", 
    57 => "00111111001111101011110011111101", 
    58 => "00111110100111001000010100101110", 
    59 => "10111111000111000100010011111110", 
    60 => "00111111010100101110111110101110", 
    61 => "00111110010011011101111100100101", 
    62 => "00111110100110001000110000010000", 
    63 => "00111110010100000001010101111111", 
    64 => "10111111000010111101110111101000", 
    65 => "00111110001000001111011010000110", 
    66 => "00111111010000001110111110000100", 
    67 => "00111110010011101000000010100111", 
    68 => "10111110101100110111000110010010", 
    69 => "10111111110100110111111100010100", 
    70 => "00111111011100100100111000110111", 
    71 => "10111111001100011010100010010000", 
    72 => "10111110100001111001001100000001", 
    73 => "00111110101100110001101010011110", 
    74 => "00111101111101000011000100011010", 
    75 => "00111110110001001011000001110100", 
    76 => "10111101100111100100010110011010", 
    77 => "00111110000011101000001001100001", 
    78 => "00111110110101110110110000000110", 
    79 => "10111111010011101010101111111011", 
    80 => "01000000001010100101111111010011", 
    81 => "10111111100110011010010101100100", 
    82 => "10111111100010101101001000100001", 
    83 => "10111110000011100110000001111011", 
    84 => "00111101010110101101001111100011", 
    85 => "00111111000001011111110011000000", 
    86 => "00111111001011110010011110100000", 
    87 => "00111110110011111010011001001100", 
    88 => "10111111001110110000000011011011", 
    89 => "10111111001100101011100001000010", 
    90 => "00111111100010001101010111010101", 
    91 => "00111110010001111110111101010110", 
    92 => "00111111101100111101001110101001", 
    93 => "00111111100001011011110111000100", 
    94 => "00111111011010110100000100100110", 
    95 => "00111111000101001100000101011001", 
    96 => "00111111010101101001110110111011", 
    97 => "00111110111101100001010111100111", 
    98 => "00111111100110101010100101101000", 
    99 => "10111111110010010111110010111011" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

