Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Mar 18 15:06:30 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: S1/L1/invert_temp_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: v1/VS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.714     -226.011                     37                  621        0.110        0.000                      0                  621        3.000        0.000                       0                   318  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.714     -226.011                     37                  621        0.110        0.000                      0                  621       19.020        0.000                       0                   314  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -6.714ns,  Total Violation     -226.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.714ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.054ns  (logic 29.156ns (63.309%)  route 16.898ns (36.691%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.420    45.112    S1/L1_n_70
    SLICE_X8Y47          FDSE                                         r  S1/Blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.451    38.456    S1/clk_out1
    SLICE_X8Y47          FDSE                                         r  S1/Blue_reg[2]/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    38.398    S1/Blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                         -45.112    
  -------------------------------------------------------------------
                         slack                                 -6.714    

Slack (VIOLATED) :        -6.714ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.054ns  (logic 29.156ns (63.309%)  route 16.898ns (36.691%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.420    45.112    S1/L1_n_70
    SLICE_X8Y47          FDSE                                         r  S1/Green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.451    38.456    S1/clk_out1
    SLICE_X8Y47          FDSE                                         r  S1/Green_reg[1]/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    38.398    S1/Green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                         -45.112    
  -------------------------------------------------------------------
                         slack                                 -6.714    

Slack (VIOLATED) :        -6.714ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.054ns  (logic 29.156ns (63.309%)  route 16.898ns (36.691%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.420    45.112    S1/L1_n_70
    SLICE_X8Y47          FDSE                                         r  S1/Red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.451    38.456    S1/clk_out1
    SLICE_X8Y47          FDSE                                         r  S1/Red_reg[2]/C
                         clock pessimism              0.564    39.019    
                         clock uncertainty           -0.098    38.922    
    SLICE_X8Y47          FDSE (Setup_fdse_C_S)       -0.524    38.398    S1/Red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.398    
                         arrival time                         -45.112    
  -------------------------------------------------------------------
                         slack                                 -6.714    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.004ns  (logic 29.156ns (63.377%)  route 16.848ns (36.623%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.371    45.063    S1/L1_n_70
    SLICE_X8Y46          FDSE                                         r  S1/Green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.450    38.455    S1/clk_out1
    SLICE_X8Y46          FDSE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y46          FDSE (Setup_fdse_C_S)       -0.524    38.397    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -45.063    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.004ns  (logic 29.156ns (63.377%)  route 16.848ns (36.623%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.371    45.063    S1/L1_n_70
    SLICE_X8Y46          FDSE                                         r  S1/Green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.450    38.455    S1/clk_out1
    SLICE_X8Y46          FDSE                                         r  S1/Green_reg[3]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y46          FDSE (Setup_fdse_C_S)       -0.524    38.397    S1/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -45.063    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.004ns  (logic 29.156ns (63.377%)  route 16.848ns (36.623%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.371    45.063    S1/L1_n_70
    SLICE_X8Y46          FDSE                                         r  S1/Red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.450    38.455    S1/clk_out1
    SLICE_X8Y46          FDSE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y46          FDSE (Setup_fdse_C_S)       -0.524    38.397    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -45.063    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.004ns  (logic 29.156ns (63.377%)  route 16.848ns (36.623%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.371    45.063    S1/L1_n_70
    SLICE_X8Y46          FDSE                                         r  S1/Red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.450    38.455    S1/clk_out1
    SLICE_X8Y46          FDSE                                         r  S1/Red_reg[1]/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y46          FDSE (Setup_fdse_C_S)       -0.524    38.397    S1/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.397    
                         arrival time                         -45.063    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.661ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.001ns  (logic 29.156ns (63.381%)  route 16.845ns (36.619%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.368    45.060    S1/L1_n_70
    SLICE_X10Y47         FDSE                                         r  S1/Blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.452    38.457    S1/clk_out1
    SLICE_X10Y47         FDSE                                         r  S1/Blue_reg[0]/C
                         clock pessimism              0.564    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X10Y47         FDSE (Setup_fdse_C_S)       -0.524    38.399    S1/Blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -45.060    
  -------------------------------------------------------------------
                         slack                                 -6.661    

Slack (VIOLATED) :        -6.661ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.001ns  (logic 29.156ns (63.381%)  route 16.845ns (36.619%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.368    45.060    S1/L1_n_70
    SLICE_X10Y47         FDSE                                         r  S1/Blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.452    38.457    S1/clk_out1
    SLICE_X10Y47         FDSE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.564    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X10Y47         FDSE (Setup_fdse_C_S)       -0.524    38.399    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -45.060    
  -------------------------------------------------------------------
                         slack                                 -6.661    

Slack (VIOLATED) :        -6.661ns  (required time - arrival time)
  Source:                 v1/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.001ns  (logic 29.156ns (63.381%)  route 16.845ns (36.619%))
  Logic Levels:           86  (CARRY4=61 DSP48E1=2 LUT2=10 LUT3=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.570    -0.942    v1/clk_out1
    SLICE_X10Y1          FDRE                                         r  v1/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  v1/hcounter_reg[0]/Q
                         net (fo=28, routed)          0.456     0.033    v1/d0__3_0[0]
    SLICE_X11Y1          LUT2 (Prop_lut2_I0_O)        0.124     0.157 r  v1/d0__2_i_14/O
                         net (fo=1, routed)           0.000     0.157    v1/d0__2_i_14_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.689 r  v1/d0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.689    v1/d0__2_i_3_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.803 r  v1/d0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.803    v1/d0__2_i_2_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.116 r  v1/d0__2_i_1/O[3]
                         net (fo=60, routed)          0.715     1.831    S1/O[3]
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218     6.049 r  S1/d0__3/PCOUT[47]
                         net (fo=1, routed)           0.002     6.051    S1/d0__3_n_106
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.569 r  S1/d0__4/P[0]
                         net (fo=2, routed)           0.942     8.511    S1/d0__4_n_105
    SLICE_X15Y3          LUT2 (Prop_lut2_I0_O)        0.124     8.635 r  S1/circle_on_i_988/O
                         net (fo=1, routed)           0.000     8.635    S1/circle_on_i_988_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.185 r  S1/circle_on_reg_i_871/CO[3]
                         net (fo=1, routed)           0.000     9.185    S1/circle_on_reg_i_871_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 r  S1/circle_on_reg_i_733/O[1]
                         net (fo=1, routed)           0.307     9.826    S1/circle_on_reg_i_733_n_6
    SLICE_X14Y5          LUT2 (Prop_lut2_I1_O)        0.303    10.129 r  S1/circle_on_i_581/O
                         net (fo=1, routed)           0.000    10.129    S1/circle_on_i_581_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.662 r  S1/circle_on_reg_i_469/CO[3]
                         net (fo=1, routed)           0.000    10.662    S1/circle_on_reg_i_469_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.779 r  S1/circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    10.779    S1/circle_on_reg_i_387_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.094 f  S1/circle_on_reg_i_313/O[3]
                         net (fo=20, routed)          1.089    12.182    S1_n_142
    SLICE_X11Y4          LUT2 (Prop_lut2_I0_O)        0.307    12.489 r  circle_on_i_477/O
                         net (fo=1, routed)           0.000    12.489    circle_on_i_477_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.890 r  circle_on_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    12.890    circle_on_reg_i_392_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.161 r  circle_on_reg_i_314/CO[0]
                         net (fo=19, routed)          0.668    13.829    circle_on_reg_i_314_n_3
    SLICE_X10Y3          LUT2 (Prop_lut2_I1_O)        0.373    14.202 r  circle_on_i_482/O
                         net (fo=1, routed)           0.000    14.202    circle_on_i_482_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.578 r  circle_on_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    14.578    circle_on_reg_i_393_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.695 r  circle_on_reg_i_315/CO[3]
                         net (fo=19, routed)          0.918    15.613    circle_on_reg_i_315_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.124    15.737 r  circle_on_i_491/O
                         net (fo=1, routed)           0.000    15.737    circle_on_i_491_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.269 r  circle_on_reg_i_397/CO[3]
                         net (fo=1, routed)           0.000    16.269    circle_on_reg_i_397_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.497 r  circle_on_reg_i_316/CO[2]
                         net (fo=19, routed)          0.664    17.161    circle_on_reg_i_316_n_1
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.313    17.474 r  circle_on_i_700/O
                         net (fo=1, routed)           0.000    17.474    circle_on_i_700_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.007 r  circle_on_reg_i_544/CO[3]
                         net (fo=1, routed)           0.000    18.007    circle_on_reg_i_544_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.330 r  circle_on_reg_i_435/O[1]
                         net (fo=3, routed)           0.773    19.103    circle_on_reg_i_435_n_6
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.306    19.409 r  circle_on_i_441/O
                         net (fo=1, routed)           0.000    19.409    circle_on_i_441_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.922 r  circle_on_reg_i_363/CO[3]
                         net (fo=17, routed)          0.845    20.767    circle_on_reg_i_363_n_0
    SLICE_X9Y12          LUT3 (Prop_lut3_I1_O)        0.124    20.891 r  circle_on_i_849/O
                         net (fo=1, routed)           0.000    20.891    circle_on_i_849_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.441 r  circle_on_reg_i_708/CO[3]
                         net (fo=1, routed)           0.000    21.441    circle_on_reg_i_708_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.555 r  circle_on_reg_i_554/CO[3]
                         net (fo=1, routed)           0.000    21.555    circle_on_reg_i_554_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.669 r  circle_on_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.669    circle_on_reg_i_442_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.891 r  circle_on_reg_i_364/O[0]
                         net (fo=18, routed)          0.597    22.488    circle_on_reg_i_364_n_7
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.299    22.787 r  circle_on_i_717/O
                         net (fo=1, routed)           0.000    22.787    circle_on_i_717_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.300 r  circle_on_reg_i_559/CO[3]
                         net (fo=1, routed)           0.000    23.300    circle_on_reg_i_559_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.417 r  circle_on_reg_i_444/CO[3]
                         net (fo=1, routed)           0.000    23.417    circle_on_reg_i_444_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.636 r  circle_on_reg_i_365/O[0]
                         net (fo=18, routed)          0.757    24.393    circle_on_reg_i_365_n_7
    SLICE_X8Y12          LUT3 (Prop_lut3_I1_O)        0.295    24.688 r  circle_on_i_927/O
                         net (fo=1, routed)           0.000    24.688    circle_on_i_927_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.221 r  circle_on_reg_i_797/CO[3]
                         net (fo=1, routed)           0.000    25.221    circle_on_reg_i_797_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.338 r  circle_on_reg_i_655/CO[3]
                         net (fo=1, routed)           0.000    25.338    circle_on_reg_i_655_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.455 r  circle_on_reg_i_528/CO[3]
                         net (fo=1, routed)           0.000    25.455    circle_on_reg_i_528_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.674 r  circle_on_reg_i_427/O[0]
                         net (fo=18, routed)          0.754    26.429    circle_on_reg_i_427_n_7
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.295    26.724 r  circle_on_i_1027/O
                         net (fo=1, routed)           0.000    26.724    circle_on_i_1027_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.125 r  circle_on_reg_i_929/CO[3]
                         net (fo=1, routed)           0.000    27.125    circle_on_reg_i_929_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.239 r  circle_on_reg_i_802/CO[3]
                         net (fo=1, routed)           0.000    27.239    circle_on_reg_i_802_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.353 r  circle_on_reg_i_660/CO[3]
                         net (fo=1, routed)           0.000    27.353    circle_on_reg_i_660_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.467 r  circle_on_reg_i_530/CO[3]
                         net (fo=1, routed)           0.000    27.467    circle_on_reg_i_530_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.689 r  circle_on_reg_i_428/O[0]
                         net (fo=18, routed)          0.602    28.291    circle_on_reg_i_428_n_7
    SLICE_X8Y18          LUT3 (Prop_lut3_I1_O)        0.299    28.590 r  circle_on_i_937/O
                         net (fo=1, routed)           0.000    28.590    circle_on_i_937_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.123 r  circle_on_reg_i_807/CO[3]
                         net (fo=1, routed)           0.000    29.123    circle_on_reg_i_807_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.240 r  circle_on_reg_i_665/CO[3]
                         net (fo=1, routed)           0.000    29.240    circle_on_reg_i_665_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.357 r  circle_on_reg_i_532/CO[3]
                         net (fo=1, routed)           0.000    29.357    circle_on_reg_i_532_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.576 r  circle_on_reg_i_429/O[0]
                         net (fo=18, routed)          0.609    30.185    circle_on_reg_i_429_n_7
    SLICE_X9Y23          LUT3 (Prop_lut3_I1_O)        0.295    30.480 r  circle_on_i_816/O
                         net (fo=1, routed)           0.000    30.480    circle_on_i_816_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.012 r  circle_on_reg_i_670/CO[3]
                         net (fo=1, routed)           0.000    31.012    circle_on_reg_i_670_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.126 r  circle_on_reg_i_534/CO[3]
                         net (fo=1, routed)           0.009    31.135    circle_on_reg_i_534_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.357 r  circle_on_reg_i_430/O[0]
                         net (fo=18, routed)          0.591    31.948    circle_on_reg_i_430_n_7
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.299    32.247 r  circle_on_i_947/O
                         net (fo=1, routed)           0.000    32.247    circle_on_i_947_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.780 r  circle_on_reg_i_817/CO[3]
                         net (fo=1, routed)           0.000    32.780    circle_on_reg_i_817_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.897 r  circle_on_reg_i_675/CO[3]
                         net (fo=1, routed)           0.000    32.897    circle_on_reg_i_675_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.014 r  circle_on_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    33.014    circle_on_reg_i_536_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.233 r  circle_on_reg_i_431/O[0]
                         net (fo=18, routed)          0.521    33.753    circle_on_reg_i_431_n_7
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.295    34.048 r  circle_on_i_1043/O
                         net (fo=1, routed)           0.000    34.048    circle_on_i_1043_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.424 r  circle_on_reg_i_949/CO[3]
                         net (fo=1, routed)           0.000    34.424    circle_on_reg_i_949_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.541 r  circle_on_reg_i_822/CO[3]
                         net (fo=1, routed)           0.000    34.541    circle_on_reg_i_822_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.658 r  circle_on_reg_i_680/CO[3]
                         net (fo=1, routed)           0.000    34.658    circle_on_reg_i_680_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.775 r  circle_on_reg_i_538/CO[3]
                         net (fo=1, routed)           0.000    34.775    circle_on_reg_i_538_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.994 r  circle_on_reg_i_432/O[0]
                         net (fo=17, routed)          0.691    35.685    circle_on_reg_i_432_n_7
    SLICE_X9Y31          LUT3 (Prop_lut3_I1_O)        0.295    35.980 r  circle_on_i_830/O
                         net (fo=1, routed)           0.000    35.980    circle_on_i_830_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.530 r  circle_on_reg_i_685/CO[3]
                         net (fo=1, routed)           0.000    36.530    circle_on_reg_i_685_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.644 r  circle_on_reg_i_540/CO[3]
                         net (fo=1, routed)           0.000    36.644    circle_on_reg_i_540_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.866 r  circle_on_reg_i_433/O[0]
                         net (fo=17, routed)          0.726    37.592    circle_on_reg_i_433_n_7
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.299    37.891 r  circle_on_i_836/O
                         net (fo=1, routed)           0.000    37.891    circle_on_i_836_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.404 r  circle_on_reg_i_691/CO[3]
                         net (fo=1, routed)           0.000    38.404    circle_on_reg_i_691_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.521 r  circle_on_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000    38.521    circle_on_reg_i_542_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.740 r  circle_on_reg_i_434/O[0]
                         net (fo=2, routed)           0.314    39.054    S1/rad_sqr_reg[30]_19[0]
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.295    39.349 r  S1/circle_on_i_422/O
                         net (fo=1, routed)           0.000    39.349    S1/circle_on_i_422_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.881 r  S1/circle_on_reg_i_329/CO[3]
                         net (fo=1, routed)           0.000    39.881    S1/circle_on_reg_i_329_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.995 r  S1/circle_on_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    39.995    S1/circle_on_reg_i_308_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.329 r  S1/circle_on_reg_i_200/O[1]
                         net (fo=7, routed)           1.104    41.433    S1/circle_on_reg_15[1]
    SLICE_X7Y39          LUT4 (Prop_lut4_I0_O)        0.303    41.736 r  S1/circle_on_i_255/O
                         net (fo=1, routed)           0.000    41.736    S1/circle_on_i_255_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.268 r  S1/circle_on_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    42.268    S1/circle_on_reg_i_150_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  S1/circle_on_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    42.382    S1/circle_on_reg_i_76_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  S1/circle_on_reg_i_27/CO[3]
                         net (fo=1, routed)           1.148    43.644    v1/y_pos_reg[8]_5[0]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    43.768 r  v1/circle_on_i_6/O
                         net (fo=14, routed)          0.348    44.116    v1/circle_on_i_6_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.124    44.240 f  v1/Red[3]_i_4/O
                         net (fo=2, routed)           0.328    44.568    S1/L1/blank_reg
    SLICE_X9Y47          LUT3 (Prop_lut3_I2_O)        0.124    44.692 r  S1/L1/Red[3]_i_1/O
                         net (fo=12, routed)          0.368    45.060    S1/L1_n_70
    SLICE_X10Y47         FDSE                                         r  S1/Green_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         1.452    38.457    S1/clk_out1
    SLICE_X10Y47         FDSE                                         r  S1/Green_reg[2]/C
                         clock pessimism              0.564    39.020    
                         clock uncertainty           -0.098    38.923    
    SLICE_X10Y47         FDSE (Setup_fdse_C_S)       -0.524    38.399    S1/Green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                         -45.060    
  -------------------------------------------------------------------
                         slack                                 -6.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.560    -0.621    W1/clk_out1
    SLICE_X9Y17          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.210    -0.271    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y19          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.212    -0.271    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.010%)  route 0.211ns (59.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.560    -0.621    W1/clk_out1
    SLICE_X9Y17          FDRE                                         r  W1/ROM_ADDRESS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  W1/ROM_ADDRESS_reg[6]/Q
                         net (fo=2, routed)           0.211    -0.269    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.785%)  route 0.213ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.558    -0.623    W1/clk_out1
    SLICE_X9Y19          FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.213    -0.269    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.064%)  route 0.217ns (56.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.561    -0.620    W1/clk_out1
    SLICE_X8Y16          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.217    -0.240    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.561    -0.620    W1/clk_out1
    SLICE_X8Y16          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.217    -0.239    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.564    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.381    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.869%)  route 0.219ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.561    -0.620    W1/clk_out1
    SLICE_X8Y16          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.219    -0.238    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.383    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.960%)  route 0.246ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X10Y15         FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.246    -0.209    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.871    -0.818    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.544    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.361    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.809%)  route 0.248ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.562    -0.619    W1/clk_out1
    SLICE_X10Y15         FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.248    -0.207    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.869    -0.820    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.546    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.363    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S1/L1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/L1/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.023%)  route 0.124ns (39.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.593    -0.588    S1/L1/clk_out1
    SLICE_X3Y11          FDCE                                         r  S1/L1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  S1/L1/FSM_sequential_state_reg[2]/Q
                         net (fo=21, routed)          0.124    -0.323    S1/L1/state__0[2]
    SLICE_X2Y11          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  S1/L1/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.278    S1/L1/FSM_sequential_state[4]_i_2_n_0
    SLICE_X2Y11          FDCE                                         r  S1/L1/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=312, routed)         0.864    -0.826    S1/L1/clk_out1
    SLICE_X2Y11          FDCE                                         r  S1/L1/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.121    -0.454    S1/L1/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y6      W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X10Y47     S1/Blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X10Y47     S1/Blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      S1/D1/DB_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y15      S1/D1/DB_count_reg[11]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y14      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X10Y47     S1/Blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X10Y47     S1/Blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



