

================================================================
== Vitis HLS Report for 'MAC'
================================================================
* Date:           Wed Oct 30 15:12:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74  |MAC_Pipeline_VITIS_LOOP_26_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87  |MAC_Pipeline_VITIS_LOOP_56_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  10|   1734|   1467|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    288|    -|
|Register         |        -|   -|     22|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   1756|   1755|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  11|      4|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74  |MAC_Pipeline_VITIS_LOOP_26_1        |        0|   0|  305|  331|    0|
    |grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87  |MAC_Pipeline_VITIS_LOOP_56_2        |        0|   2|  837|  625|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U25  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U24         |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U21       |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|  10| 1734| 1467|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  106|         21|    1|         21|
    |grp_fu_161_ce      |   13|          3|    1|          3|
    |grp_fu_161_p0      |   13|          3|   32|         96|
    |grp_fu_161_p1      |   13|          3|   32|         96|
    |grp_fu_165_ce      |   13|          3|    1|          3|
    |grp_fu_165_p0      |   13|          3|   32|         96|
    |grp_fu_165_p1      |   13|          3|   32|         96|
    |grp_fu_169_ce      |   13|          3|    1|          3|
    |grp_fu_169_opcode  |   13|          3|    5|         15|
    |grp_fu_169_p0      |   13|          3|   32|         96|
    |grp_fu_169_p1      |   13|          3|   32|         96|
    |grp_fu_173_ce      |   13|          3|    1|          3|
    |grp_fu_173_opcode  |   13|          3|    2|          6|
    |grp_fu_173_p0      |   13|          3|   32|         96|
    |grp_fu_173_p1      |   13|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  288|         63|  268|        822|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  20|   0|   20|          0|
    |grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  22|   0|   22|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           MAC|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           MAC|  return value|
|a          |   in|   32|     ap_none|             a|        scalar|
|b          |   in|   32|     ap_none|             b|        scalar|
|c          |   in|   32|     ap_none|             c|        scalar|
|j          |   in|   32|     ap_none|             j|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 21 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c"   --->   Operation 22 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b"   --->   Operation 23 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a"   --->   Operation 24 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_loc = alloca i64 1"   --->   Operation 25 'alloca' 'y_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_2_loc = alloca i64 1"   --->   Operation 26 'alloca' 'x_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%z_5_loc = alloca i64 1"   --->   Operation 27 'alloca' 'z_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.61ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_26_1, i32 %c_read, i32 %b_read, i32 %j_read, i32 %a_read, i32 %z_5_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_26_1, i32 %c_read, i32 %b_read, i32 %j_read, i32 %a_read, i32 %z_5_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%z_5_loc_load = load i32 %z_5_loc"   --->   Operation 30 'load' 'z_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.61ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_56_2, i32 %z_5_loc_load, i32 %j_read, i32 %x_2_loc, i32 %y_loc, i32 %MAC_tanh_in"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MAC_Pipeline_VITIS_LOOP_56_2, i32 %z_5_loc_load, i32 %j_read, i32 %x_2_loc, i32 %y_loc, i32 %MAC_tanh_in"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_loc_load = load i32 %x_2_loc"   --->   Operation 33 'load' 'x_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%y_loc_load = load i32 %y_loc"   --->   Operation 34 'load' 'y_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [16/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 35 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 36 [15/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 36 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 37 [14/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 37 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 38 [13/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 38 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 39 [12/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 39 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 40 [11/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 40 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 41 [10/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 41 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 42 [9/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 42 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 43 [8/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 43 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 44 [7/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 44 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 45 [6/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 45 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 46 [5/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 46 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 47 [4/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 47 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 48 [3/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 48 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.30>
ST_19 : Operation 49 [2/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 49 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.30>
ST_20 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MAC.c:7]   --->   Operation 51 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %j"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %j, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/16] (6.30ns)   --->   "%tanh = fdiv i32 %y_loc_load, i32 %x_2_loc_load" [MAC.c:75]   --->   Operation 60 'fdiv' 'tanh' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %tanh" [MAC.c:79]   --->   Operation 61 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MAC_tanh_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_read            (read         ) [ 001110000000000000000]
c_read            (read         ) [ 001000000000000000000]
b_read            (read         ) [ 001000000000000000000]
a_read            (read         ) [ 001000000000000000000]
y_loc             (alloca       ) [ 001111000000000000000]
x_2_loc           (alloca       ) [ 001111000000000000000]
z_5_loc           (alloca       ) [ 011100000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
z_5_loc_load      (load         ) [ 000010000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
x_2_loc_load      (load         ) [ 000000111111111111111]
y_loc_load        (load         ) [ 000000111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
spectopmodule_ln7 (spectopmodule) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
tanh              (fdiv         ) [ 000000000000000000000]
ret_ln79          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MAC_tanh_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAC_tanh_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAC_Pipeline_VITIS_LOOP_26_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAC_Pipeline_VITIS_LOOP_56_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="y_loc_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_loc/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="x_2_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="z_5_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_5_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="c_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="b_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="2"/>
<pin id="91" dir="0" index="3" bw="32" slack="2"/>
<pin id="92" dir="0" index="4" bw="32" slack="2"/>
<pin id="93" dir="0" index="5" bw="32" slack="0"/>
<pin id="94" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tanh/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="z_5_loc_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_5_loc_load/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_2_loc_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="4"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_loc_load/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="y_loc_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="4"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_loc_load/5 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="c_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="b_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="a_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="y_loc_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y_loc "/>
</bind>
</comp>

<comp id="140" class="1005" name="x_2_loc_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_2_loc "/>
</bind>
</comp>

<comp id="146" class="1005" name="z_5_loc_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z_5_loc "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="pow_1/2 mul/4 mul2/8 pow_1/2 mul1/4 mul7/5 mul3/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 mul5/4 mul6/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/2 tmp_3/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="z_1/8 y_1/12 z_1/9 x/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="56" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="50" pin="2"/><net_sink comp="74" pin=3"/></net>

<net id="86"><net_src comp="68" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="87" pin=5"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="108"><net_src comp="105" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="116"><net_src comp="50" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="127"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="137"><net_src comp="38" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="143"><net_src comp="42" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="149"><net_src comp="46" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MAC : a | {1 }
	Port: MAC : b | {1 }
	Port: MAC : c | {1 }
	Port: MAC : j | {1 }
	Port: MAC : MAC_tanh_in | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		tanh : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		ret_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 |    8    | 8.17971 |   1008  |   690   |
|          | grp_MAC_Pipeline_VITIS_LOOP_56_2_fu_87 |    10   | 13.0746 |   1446  |   956   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fmul   |               grp_fu_161               |    3    |    0    |   143   |   140   |
|          |               grp_fu_165               |    3    |    0    |   143   |   140   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fadd   |               grp_fu_173               |    2    |    0    |   306   |   231   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            j_read_read_fu_50           |    0    |    0    |    0    |    0    |
|   read   |            c_read_read_fu_56           |    0    |    0    |    0    |    0    |
|          |            b_read_read_fu_62           |    0    |    0    |    0    |    0    |
|          |            a_read_read_fu_68           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fdiv   |                grp_fu_97               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fcmp   |               grp_fu_169               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    26   | 21.2543 |   3046  |   2157  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|MAC_tanh_in|    0   |   32   |    7   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |    7   |
+-----------+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| a_read_reg_129|   32   |
| b_read_reg_124|   32   |
| c_read_reg_119|   32   |
| j_read_reg_113|   32   |
|x_2_loc_reg_140|   32   |
| y_loc_reg_134 |   32   |
|z_5_loc_reg_146|   32   |
+---------------+--------+
|     Total     |   224  |
+---------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
| grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 |  p2  |   2  |  32  |   64   ||    9    |
| grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 |  p3  |   2  |  32  |   64   ||    9    |
| grp_MAC_Pipeline_VITIS_LOOP_26_1_fu_74 |  p4  |   2  |  32  |   64   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   256  ||   6.44  ||    36   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   26   |   21   |  3046  |  2157  |
|   Memory  |    0   |    -   |    -   |   32   |    7   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    -   |   224  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   26   |   27   |  3302  |  2200  |
+-----------+--------+--------+--------+--------+--------+
