# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:11 on Dec 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:07:11 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/four_bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:11 on Dec 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/four_bit_adder.v 
# -- Compiling module full_adder
# -- Compiling module four_bit_adder
# 
# Top level modules:
# 	four_bit_adder
# End time: 15:07:12 on Dec 23,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:12 on Dec 23,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:07:12 on Dec 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:07:12 on Dec 23,2020
# Loading work.testbench
# Loading work.four_bit_adder
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 1. The output was correct!
#    Expected: sum = 0, cout = 0
#    Actual: sum = 0, cout = 0
# 2. The output was correct!
#    Expected: sum = 14, cout = 1
#    Actual: sum = 14, cout = 1
# 3. The output was correct!
#    Expected: sum = 15, cout = 1
#    Actual: sum = 15, cout = 1
# 4. The output was correct!
#    Expected: sum = 4, cout = 1
#    Actual: sum = 4, cout = 1
# 5. The output was correct!
#    Expected: sum = 0, cout = 1
#    Actual: sum = 0, cout = 1
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v(96)
#    Time: 50 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/2.Four_bit_adder/testbench.v line 96
# End time: 15:07:54 on Dec 23,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
