---
title: å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š
edit: 2022-07-28
status: completed
description: å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š
categories: wangzhi3-categories
tags: wangzhi3-tags
---

<iframe src='https://raw.githubusercontent.com/TX-Leo/TX-Leo.github.io/main/_posts/2022-07-28-å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š/file/å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š_f3Z-YZMXi1.pdf' frameborder='0' scrolling='no'>
<video src="https://raw.githubusercontent.com/TX-Leo/TX-Leo.github.io/main/_posts/2022-07-28-å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š/video/a51e92daa3c4c876d1a4bd389f6ed8fd_KK2rIDJWo1.mp4" width="40%">
<img src='https://raw.githubusercontent.com/TX-Leo/TX-Leo.github.io/main/_posts/2022-07-28-å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š/image/image_CFUMF-66yd.png' width="40%" alt="image_CFUMF-66yd.png">

# å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š

> ğŸ“Œç‹æ²»       æ— 03       2020010699

[å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š.pdf](file/å®éªŒäºŒ-ååº”é€Ÿåº¦æµ‹è¯•ä»ªå®éªŒæŠ¥å‘Š_f3Z-YZMXi1.pdf)

[Experiment\_02\_ReactionSpeedTester.zip](file/Experiment_02_ReactionSpeedTester__eSkLRyRin.zip)

# ä¸€ã€å®éªŒç›®çš„

> ğŸ“Œååº”é€Ÿåº¦æµ‹è¯•ä»ªå¯ä»¥æµ‹é‡äººä½“å¯¹ä¿¡å·çš„ååº”æ—¶é—´ï¼Œç”¨äºä¸ºåˆ¤æ–­ç–²åŠ³ç¨‹åº¦æˆ–ç›¸å…³åŒ»å­¦è¯Šæ–­ä½œä¸ºå‚è€ƒã€‚

***

# äºŒã€å®éªŒè¦æ±‚

*   ï¼ˆ1ï¼‰ ç³»ç»Ÿå¤ä½åï¼Œå»¶æ—¶ 1 ç§’ï¼Œç‚¹äº®æŸ LEDï¼Œè¢«æµ‹è¯•è€…è§‚å¯Ÿåˆ° LED ç‚¹äº®åï¼Œç«‹å³æŒ‰åŠ¨æŒ‰é’® S2ã€‚ç”µè·¯æµ‹é‡è‡ª LED äº®èµ·åˆ°æŒ‰é’®æŒ‰ä¸‹ä¹‹é—´çš„æ—¶é—´å·®ï¼Œå¹¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šï¼ŒæŒ‰æŒ‰é’® S4 åï¼Œç³»ç»Ÿå¤ä½ï¼Œå¹¶é‡å¤ä¸Šè¿°æµ‹è¯•è¿‡ç¨‹ã€‚

*   ï¼ˆ2ï¼‰ é‡‡ç”¨å…¨åŒæ­¥è®¾è®¡ï¼Œå³ç”µè·¯ä¸­æ‰€æœ‰è§¦å‘å™¨çš„æ—¶é’Ÿå‡ä¸ºç³»ç»Ÿæ—¶é’Ÿã€‚

*   ï¼ˆ3ï¼‰ é‡‡ç”¨ 4 ä½ä¸ƒæ®µæ•°ç ç®¡æ˜¾ç¤ºï¼Œé‡ç¨‹ä¸º 0.0ms\~999.9msã€‚

*   ï¼ˆ4ï¼‰ æŠ¥å‘Šä¸­ç»™å‡ºå ç”¨é€»è¾‘èµ„æºå’Œæ—¶åºæ€§èƒ½ã€‚

*   ï¼ˆ5ï¼‰ è¾“å…¥è¾“å‡ºåŠç®¡è„šç»‘å®š

***

# ä¸‰ã€è®¾è®¡æ–¹æ¡ˆ

## 1.æ¨¡å—åŒ–è®¾è®¡

*   è®¡æ•°å™¨åˆ†é¢‘DivisionClock

*   1så®šæ—¶å™¨DelayOneSecond

*   ä½¿èƒ½æ§åˆ¶ç”µè·¯CathodesEnableControl

*   ååº”é€Ÿåº¦è®¡æ—¶å™¨ReactionSpeedCount

*   å¤šè·¯é€‰æ‹©å™¨CathodesMultiplexer

*   4è¿›åˆ¶è®¡æ•°å™¨FourHexadecimalCounter

*   7æ®µè¯‘ç å™¨BCD7

![](image/image_CFUMF-66yd.png)

![](image/image_TFim-Frf7J.png)

***

## 2.ä¿¡å·æˆ–å™¨ä»¶-çº¦æŸæ–‡ä»¶XDC

```verilog
#System Clock
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS33} [get_ports {sysclk}]
#Reset
set_property -dict {PACKAGE_PIN U4 IOSTANDARD LVCMOS33} [get_ports {reset}]
#Press Input
set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {press}]
#Led
set_property -dict {PACKAGE_PIN F6 IOSTANDARD LVCMOS33} [get_ports {LED}]
#Enable the 4-bit Cathodes
set_property -dict {PACKAGE_PIN H1 IOSTANDARD LVCMOS33} [get_ports {AN[0]}]
set_property -dict {PACKAGE_PIN C1 IOSTANDARD LVCMOS33} [get_ports {AN[1]}]
set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports {AN[2]}]
set_property -dict {PACKAGE_PIN G2 IOSTANDARD LVCMOS33} [get_ports {AN[3]}]
#Cathodes
set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS33} [get_ports {leds[0]}]
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports {leds[1]}]
set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS33} [get_ports {leds[2]}]
set_property -dict {PACKAGE_PIN B1 IOSTANDARD LVCMOS33} [get_ports {leds[3]}]
set_property -dict {PACKAGE_PIN A1 IOSTANDARD LVCMOS33} [get_ports {leds[4]}]
set_property -dict {PACKAGE_PIN B3 IOSTANDARD LVCMOS33} [get_ports {leds[5]}]
set_property -dict {PACKAGE_PIN B2 IOSTANDARD LVCMOS33} [get_ports {leds[6]}]
#Decimal Point
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS33} [get_ports {point}]
#For Debug
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {press_IBUF}]
```

![](image/image_9x3MzsMcpV.png)

***

### 1ï¼‰è¾“å…¥

*   ç³»ç»Ÿæ—¶é’Ÿsysclk

*   å¤ä½ä¿¡å·reset

*   æŒ‰é”®è¾“å…¥press

***

### 2ï¼‰è¾“å‡º

*   LEDç¯LED

*   7æ®µæ•°ç ç®¡leds\[6:0]

*   å°æ•°ç‚¹point

*   4ä¸ªæ•°ç ç®¡ä½¿èƒ½AN\[3:0]

***

# å››ã€å…³é”®ä»£ç 

## 1.top.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: Top
// Function:
// ï¼ˆ1ï¼‰ ç³»ç»Ÿå¤ä½åï¼Œå»¶æ—¶ 1 ç§’ï¼Œç‚¹äº®æŸ LEDï¼Œè¢«æµ‹è¯•è€…è§‚å¯Ÿåˆ° LED ç‚¹äº®åï¼Œç«‹å³æŒ‰åŠ¨æŒ‰é’® S2ã€‚ç”µè·¯æµ‹é‡è‡ª LED äº®èµ·åˆ°æŒ‰é’®æŒ‰ä¸‹ä¹‹é—´çš„æ—¶é—´å·®ï¼Œå¹¶æ˜¾ç¤ºåœ¨æ•°ç ç®¡ä¸Šï¼ŒæŒ‰æŒ‰é’® S4 åï¼Œç³»ç»Ÿå¤ä½ï¼Œå¹¶é‡å¤ä¸Šè¿°æµ‹è¯•è¿‡ç¨‹ã€‚
// ï¼ˆ2ï¼‰ é‡‡ç”¨å…¨åŒæ­¥è®¾è®¡ï¼Œå³ç”µè·¯ä¸­æ‰€æœ‰è§¦å‘å™¨çš„æ—¶é’Ÿå‡ä¸ºç³»ç»Ÿæ—¶é’Ÿã€‚
// ï¼ˆ3ï¼‰ é‡‡ç”¨ 4 ä½ä¸ƒæ®µæ•°ç ç®¡æ˜¾ç¤ºï¼Œé‡ç¨‹ä¸º 0.0ms~999.9msã€‚
// ï¼ˆ4ï¼‰ æŠ¥å‘Šä¸­ç»™å‡ºå ç”¨é€»è¾‘èµ„æºå’Œæ—¶åºæ€§èƒ½ã€‚
// ï¼ˆ5ï¼‰ è¾“å…¥è¾“å‡ºåŠç®¡è„šç»‘å®š
//////////////////////////////////////////////

`timescale 1ns / 1ps

module top(input sysclk,      //ç³»ç»Ÿæ—¶é’Ÿ
           input reset,       //å¤ä½
           input press,       //æŒ‰é”®è¾“å…¥
           output LED,        //LEDæ˜¾ç¤º
           output [3:0] AN,   //æ•°ç ç®¡ä½¿ï¿½??
           output [6:0] leds, //7æ®µæ•°ç ç®¡
           output point);
    
    wire division_clk;//åˆ†é¢‘æ—¶é’Ÿ
    wire start_flag;//æ˜¯å¦æµ‹è¯•å¼€å§‹çš„æ ‡å¿—
    wire [3:0] number0,number1,number2,number3;//å››ä½æ•°ç ç®¡è¦æ˜¾ç¤ºçš„æ•°å­—
    wire [1:0] cnt;//å››è¿›åˆ¶è®¡æ•°å™¨
    wire [3:0] number;//è¦æ˜¾ç¤ºçš„æ•°å­—
    assign LED = start_flag;//LEDçš„äº®ä¸ç­
    //å¿½ç•¥vscodeé‡Œçš„æŠ¥é”™ï¼ˆåˆ°vivadoé‡Œæ²¡æœ‰é”™è¯¯ï¼‰
    DivisionClock division_clock (.sysclk(sysclk),.reset(reset),.division_clk(division_clk));//è¾“å‡ºclk(10kHZ)
    DelayOneSecond delay_one_second (.sysclk(sysclk),.reset(reset),.start_flag(start_flag));//1ç§’ç”µè·¯ï¼Œè¾“å‡ºstartï¼Œ1såstartä¸º0
    ReactionSpeedCount reaction_speed_count (.clk(division_clk),.reset(reset),.start_flag(start_flag),.press(press),.number0(number0),.number1(number1),.number2(number2),.number3(number3));//æµ‹è¯•å¼€å§‹è®¡æ—¶ï¼ˆ1khzï¼‰ï¼Œè¾“å‡ºå®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—
    FourHexadecimalCounter four_hexadecimalcounter (.clk(division_clk),.reset(reset),.cnt(cnt));//å››è¿›åˆ¶è®¡æ•°å™¨ è¾“å‡ºcnt
    CathodesEnableControl cathodes_enable_control (.cnt(cnt),.AN(AN),.point(point));//ä¾æ®cnt è¾“å‡ºANå’Œpoint
    CathodesMultiplexer cathodes_multiplexer (.cnt(cnt),.number0(number0),.number1(number1),.number2(number2),.number3(number3),.number(number));//ä¾æ®cnt è¾“å‡ºnumberï¼ˆnumber0,1,2,3å…¶ä¸­çš„ä¸€ä¸ªï¼‰
    BCD7 bcd7 (number,leds);//outå˜æˆ7æ®µæ•°ç ç®¡
    
endmodule
```

## 2.è®¡æ•°å™¨åˆ†é¢‘DivisionClock.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: DivisionClock
// Function: 100MHç³»ç»Ÿæ—¶é’Ÿå®ç°10000å€åˆ†é¢‘ä¸º10kHZ
//////////////////////////////////////////////

`timescale 1ns / 1ps

module DivisionClock(input sysclk,//ç³»ç»Ÿæ—¶é’Ÿ
                     input reset,//å¤ä½
                     output division_clk//åˆ†é¢‘æ—¶é’Ÿ
                    );

    reg division_clk;
    reg [12:0] cnt;//è®¡æ•°å™¨ï¼ˆä¸­é—´å˜é‡ï¼‰ï¼Œç”¨äºåˆ†é¢‘

    always @(posedge reset or posedge sysclk) begin
        if(reset) begin
                cnt <= 13'd0;
                division_clk <= 0;
            end
        else begin
            if(cnt == 13'd4999) begin
                cnt <= 13'd0;
                division_clk <= ~division_clk;
                end
            else begin 
                cnt <= cnt + 1;
            end
        end
    end

endmodule

```

## 3.1så®šæ—¶å™¨DelayOneSecond.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: DivisionClock
// Function: cntè®¡æ•°ï¼Œæ•°åˆ°100000000ï¼ˆ100MHZï¼‰åˆ™å¼€å§‹æµ‹è¯•æ ‡å¿—start_flagå˜ä¸º1
//////////////////////////////////////////////

`timescale 1ns / 1ps

module DelayOneSecond(input sysclk,//ç³»ç»Ÿæ—¶é’Ÿ
                      input reset,   //å¤ä½         
                      output start_flag//å¼€å§‹æµ‹è¯•æ ‡å¿—
                    );

    reg start_flag;
    reg [26:0] cnt;//è®¡æ•°ï¼ˆä¸­é—´å˜é‡ï¼‰ï¼Œæ•°åˆ°100000000ï¼ˆ100MHZï¼‰åˆ™å¼€å§‹æµ‹è¯•æ ‡å¿—start_flagå˜ä¸º1
    /*è‹¥æƒ³è‡ªå®šä¹‰å»¶æ—¶ï¼ˆç²¾ç¡®åˆ°0.1sï¼Œ0-10sï¼‰*/
    //ä¸¾ä¾‹ï¼šdelay=({$random} % 100)/10;
    always @(posedge reset or posedge sysclk) begin
        if(reset) begin 
            cnt <= 27'd0;
            start_flag <= 0;
        end
        else begin
            if(cnt == 27'd99999999) begin
            start_flag <= 1;
            end
            else begin
                cnt <= cnt + 1;
            end
        end
    end

endmodule
```

## 4.ååº”é€Ÿåº¦è®¡æ—¶å™¨ReactionSpeedCount.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: ReactionSpeedCount
// Function: 1såå¼€å§‹æµ‹è¯•å¹¶è®¡æ•°ï¼Œæ›´æ–°å®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—ï¼Œç›´åˆ°æŒ‰é”®äº†
//////////////////////////////////////////////

`timescale 1ns / 1ps

module ReactionSpeedCount(input clk,//æ—¶é’Ÿ
                          input reset,//å¤ä½
                          input start_flag,//å¼€å§‹æµ‹è¯•æ ‡å¿—
                          input press,//æŒ‰é”®è¾“å…¥
                          output [3:0] number0,//è¾“å‡ºå®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—0
                          output [3:0] number1,//è¾“å‡ºå®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—1
                          output [3:0] number2,//è¾“å‡ºå®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—2
                          output [3:0] number3 //è¾“å‡ºå®æ—¶æ¯ä½åº”è¯¥æ˜¾ç¤ºçš„æ•°å­—3
                          );


    reg [3:0] number0,number1,number2,number3;
    reg c0,c1,c2;//æ˜¯å¦æœ‰è¿›ä½ï¼ˆä¸­é—´å˜é‡ï¼‰
    reg label;//æ˜¯å¦æŒ‰é”®äº†

    always @(posedge reset or posedge clk or posedge press) begin
        if(reset) begin
            number0 <= 4'd0;
            number1 <= 4'd0;
            number2 <= 4'd0;
            number3 <= 4'd0;
            c0 <= 0;
            c1 <= 0;
            c2 <= 0;
            label <= 0;
        end
        else begin
            if(press) begin 
                label <= 1;
            end
            /*è‹¥æƒ³åœ¨1så†…æŒ‰é”®äº†ä¼šç»§ç»­è¿›è¡Œæµ‹è¯•ï¼Œå°†ä¸Šè¿°ä¸€è¡Œæ”¹ä¸ºï¼š*/
            // if(press) begin
            //     if(start_flag==0) label <= 0;
            //     else label <= 1;
            // end
            else begin
                if((start_flag == 1)&&(label ==0)) begin
                    if(number0 == 4'd9) begin
                        number0 <= 4'd0;
                        c0 <= 1;
                    end
                    else begin
                        number0 <= number0 + 1;
                    end
                    if(c0 == 1) begin
                        if(number1 == 4'd9) begin
                            number1 <= 4'd0;
                            c1 <= 1;
                        end
                        else begin
                            number1 <= number1 + 1;
                        end
                        c0 <= 0;
                    end
                    if(c1 == 1) begin
                        if(number2 == 4'd9) begin
                            number2 <= 4'd0;
                            c2 <= 1;
                        end
                        else begin
                            number2 <= number2 + 1;
                        end
                        c1 <= 0;
                    end
                    if(c2 == 1) begin
                        if(number3 == 4'd9) begin
                            number3 <= 4'd0;
                        end
                        else begin 
                            number3 <= number3 + 1;
                        end
                        c2 <= 0;
                    end
                end
            end
        end
    end

endmodule

```

## 5.4è¿›åˆ¶è®¡æ•°å™¨FourHexadecimalCounter.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: FourHexadecimalCounter
// Function: 4è¿›åˆ¶è®¡æ•°å™¨cnt
//////////////////////////////////////////////

`timescale 1ns / 1ps

module FourHexadecimalCounter(input clk,//è¾“å…¥æ—¶é’Ÿ
                              input reset,//å¤ä½
                              output [1:0] cnt//è®¡æ•°å™¨
                             );

    reg [1:0] cnt;

    always @(posedge reset or posedge clk) begin
        if(reset) begin
            cnt <= 2'b00;
        end
        else begin
            if(cnt == 2'b11) begin
                cnt <= 2'b00;
            end
            else begin
                cnt <= cnt + 1;
            end
        end
    end

endmodule

```

## 6.ä½¿èƒ½æ§åˆ¶ç”µè·¯CathodesEnableControl.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: CathodesEnableControl
// Function: 4è¿›åˆ¶è®¡æ•°å™¨cnt
//////////////////////////////////////////////

`timescale 1ns / 1ps

module CathodesEnableControl(input [1:0] cnt,//4è¿›åˆ¶è®¡æ•°å™¨
                             output [3:0] AN,//4ä¸ªæ•°ç ç®¡ä½¿èƒ½
                             output point//å°æ•°ç‚¹
                            );

    reg [3:0] AN;
    reg point;

    always @* begin
        case(cnt)
            2'b00: AN = 4'b0001;
            2'b01: AN = 4'b0010;
            2'b10: AN = 4'b0100;
            2'b11: AN = 4'b1000;
        endcase

        case(cnt)
            2'b00: point = 0;
            2'b01: point = 1;//å¼€å§‹äº®èµ·ç¬¬äºŒä¸ªæ•°ç ç®¡æ—¶æ˜¾ç¤ºå°æ•°ç‚¹
            2'b10: point = 0;
            2'b11: point = 0;
        endcase
    end

endmodule

```

## 7.å¤šè·¯é€‰æ‹©å™¨CathodesMultiplexer.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: CathodesMultiplexer
// Function: é€‰æ‹©æ˜¾ç¤ºå“ªä¸ªæ•°ç ç®¡
//////////////////////////////////////////////

`timescale 1ns / 1ps

module CathodesMultiplexer (input [1:0] cnt,
                            input [3:0] number0,
                            input [3:0] number1,
                            input [3:0] number2,
                            input [3:0] number3,
                            output [3:0] number
                            );

    reg [3:0] number;

    always @* begin
        case(cnt)
            2'b00: number = number0;
            2'b01: number = number1;
            2'b10: number = number2;
            2'b11: number = number3;
        endcase
    end

endmodule

```

## 8.7æ®µè¯‘ç å™¨BCD7.v

```verilog
///////////////////////////////////////////////
// Author:TX-Leo
// Target Devices: XILINX xc7A35TCSG324-1
// Tool Versions: Vivado 2019.2
// Create Date: 2022/04/25
// Project Name: ReactionSpeedTester
// Description: It's TX-Leo's Experiment_02
// Module Name: BCD7
// Function: æ•°ç ç®¡æ˜¾ç¤ºæ•°å­—
//////////////////////////////////////////////

`timescale 1ns / 1ps

module BCD7 (input [3:0] din,//è¾“å…¥æ•°å­—
             output [6:0] dout//è¾“å‡º7æ®µç 
            );

    reg [6:0] dout;

    always @*begin
        case(din)
        4'h0: dout = 7'b0111111;
        4'h1: dout = 7'b0000110;
        4'h2: dout = 7'b1011011;
        4'h3: dout = 7'b1001111;
        4'h4: dout = 7'b1100110;
        4'h5: dout = 7'b1101101;
        4'h6: dout = 7'b1111101;
        4'h7: dout = 7'b0000111;
        4'h8: dout = 7'b1111111;
        4'h9: dout = 7'b1101111;
        default: dout = 7'b0;
        endcase
    end

endmodule
```

# äº”ã€ç”µè·¯ä»¿çœŸ

## 1.ä»¿çœŸæ–‡ä»¶tb\_top.v

```verilog
`timescale 1ns/1ps
module tb_top;
    parameter PERIOD = 10;
    reg sysclk = 0;
    reg reset = 0;
    reg press = 0;
    wire LED;
    wire [3:0] AN;
    wire [6:0] leds;
    wire point;
    initial begin
        forever begin
            #(PERIOD/2)
            sysclk = ~sysclk;
        end
    end
    initial begin
        sysclk = 1'b1;
        press = 1'b0;
        reset = 1'b0;
        #(100)
        reset = 1'b1;
        #(1)
        reset = 1'b0;
        #(19999)
        press = 1'b1;
        #(1)
        press = 1'b0;
        #(200)
        $finish;
    end

    top u_top(
    .sysclk(sysclk),
    .reset(reset),
    .press(press),

    .LED(LED),
    .AN(AN[3:0]),
    .leds(leds[6:0]),
    .point(point)
    );
endmodule
```

***

## 2.ä»¿çœŸæ•ˆæœ

### 1ï¼‰å¤ä½

> ğŸ“Œ100nsåå¤ä½ä¸€ä¸‹ï¼Œå¦‚å›¾

![](image/image_oAKOZrWeoy.png)

***

### 2ï¼‰æŒ‰é”®

> ğŸ“Œ20100nsåæŒ‰é”®ï¼Œå¦‚å›¾ï¼š

![](image/image_gE0otke_ku.png)

***

# å…­ã€ç”µè·¯é€»è¾‘èµ„æºå ç”¨æƒ…å†µ&æ—¶åºæ€§èƒ½åˆ†æ

## 1.ç”µè·¯è®¾è®¡çš„é€»è¾‘èµ„æºå ç”¨æƒ…å†µ

![](image/image_H9f34326zM.png)

***

## 2.ç”µè·¯è®¾è®¡çš„æ—¶åºæ€§èƒ½åˆ†æ

![](image/image_AbImWa-h_o.png)

***

# ä¸ƒã€å®éªŒæ•ˆæœ

[https://cloud.tsinghua.edu.cn/f/c716fcf3ee2c4d89abec/](https://cloud.tsinghua.edu.cn/f/c716fcf3ee2c4d89abec/ "https://cloud.tsinghua.edu.cn/f/c716fcf3ee2c4d89abec/")


***

# å…«ã€å°ç»“

> ğŸ“Œåœ¨æ­¤æ¬¡å®éªŒä¸­ï¼Œæˆ‘æœ€å¤§çš„æ”¶è´§å°±æ˜¯æ¨¡å—åŒ–è®¾è®¡ï¼Œæ‡‚å¾—å°†ä¸€ä¸ªå¤æ‚çš„ç”µè·¯åˆ†æˆæœ‰æ•ˆä¸”å…³é”®çš„å‡ ä¸ªæ¨¡å—ååˆ†å¸ƒè®¾è®¡ï¼Œç„¶åå†å»ç»„åˆå®ç°å…¶ç›®æ ‡åŠŸèƒ½ï¼Œä»¥åŠå¯¹äºç”µè·¯çš„é™æ€æ—¶åºåˆ†æä»¥åŠä»¿çœŸçš„è¿›è¡Œã€‚

***

# ä¹ã€æ–‡ä»¶æ¸…å•

*   Experiment\_02\_ReactionSpeedTester

    *   src

        *   top.v

            *   DivisionClock.v

            *   DelayOneSecond.v

            *   CathodesEnableControl.v

            *   ReactionSpeedCount.v

            *   CathodesMultiplexer.v

            *   FourHexadecimalCounter.v

            *   BCD7.v

    *   constrain

        *   constrain.xdc

    *   sim

        *   tb\_top.v
