#pragma once
//
// MIPS32 (NSCSCC) ISA Emulator (Jasse)
//
// MIPS32-NSCSCC, event declarations
//

#include "mips32_nscscc_def_base.hpp"


#define eventdecl(name) \
    class name : public Base, public BullsEye::Event<name> { \
    public: \
        name(MIPS32Instance& instance, pc_t pc, MIPS32Instruction& insn) noexcept; \
    };


namespace Jasse::MIPS32PreExecutionEvents {

    class Base 
        : public MIPS32InstanceEventBase
        , public MIPS32PCEventBase
        , public MIPS32InstructionEventBase
        , public BullsEye::CancellableEvent {
    public:
        Base(MIPS32Instance& instance, pc_t pc, MIPS32Instruction& insn) noexcept;
    };


    eventdecl(ADD   );
    eventdecl(ADDI  );
    eventdecl(ADDU  );
    eventdecl(ADDIU );
    eventdecl(SUB   );
    eventdecl(SUBU  );
    eventdecl(SLT   );
    eventdecl(SLTI  );
    eventdecl(SLTU  );
    eventdecl(SLTIU );
    eventdecl(MUL   );

    eventdecl(AND   );
    eventdecl(ANDI  );
    eventdecl(LUI   );
    eventdecl(OR    );
    eventdecl(ORI   );
    eventdecl(XOR   );
    eventdecl(XORI  );

    eventdecl(SLL   );
    eventdecl(SLLV  );
    eventdecl(SRA   );
    eventdecl(SRAV  );
    eventdecl(SRL   );
    eventdecl(SRLV  );

    eventdecl(BEQ   );
    eventdecl(BNE   );
    eventdecl(BGEZ  );
    eventdecl(BGTZ  );
    eventdecl(BLEZ  );
    eventdecl(BLTZ  );
    eventdecl(J     );
    eventdecl(JAL   );
    eventdecl(JR    );
    eventdecl(JALR  );

    eventdecl(MFHI  );
    eventdecl(MFLO  );
    eventdecl(MTHI  );
    eventdecl(MTLO  );

    eventdecl(DIV   );
    eventdecl(DIVU  );
    eventdecl(MULT  );
    eventdecl(MULTU );

    eventdecl(LB    );
    eventdecl(LBU   );
    eventdecl(LH    );
    eventdecl(LHU   );
    eventdecl(LW    );

    eventdecl(SB    );
    eventdecl(SH    );
    eventdecl(SW    );

    eventdecl(TEQ   );
}

#undef eventdecl


#define eventdecl(name) \
    class name : public Base, public BullsEye::Event<name> { \
    public: \
        name(MIPS32Instance& instance, pc_t pc, const MIPS32Instruction& insn, MIPS32ExecOutcome outcome) noexcept; \
    };

namespace Jasse::MIPS32PostExecutionEvents {

    class Base 
        : public MIPS32InstanceEventBase
        , public MIPS32PCEventBase
        , public MIPS32ConstInstructionEventBase
        , public MIPS32ExecOutcomeEventBase {
    public:
        Base(MIPS32Instance& instance, pc_t pc, const MIPS32Instruction& insn, MIPS32ExecOutcome outcome) noexcept;
    };


    eventdecl(ADD   );
    eventdecl(ADDI  );
    eventdecl(ADDU  );
    eventdecl(ADDIU );
    eventdecl(SUB   );
    eventdecl(SUBU  );
    eventdecl(SLT   );
    eventdecl(SLTI  );
    eventdecl(SLTU  );
    eventdecl(SLTIU );
    eventdecl(MUL   );

    eventdecl(AND   );
    eventdecl(ANDI  );
    eventdecl(LUI   );
    eventdecl(OR    );
    eventdecl(ORI   );
    eventdecl(XOR   );
    eventdecl(XORI  );

    eventdecl(SLL   );
    eventdecl(SLLV  );
    eventdecl(SRA   );
    eventdecl(SRAV  );
    eventdecl(SRL   );
    eventdecl(SRLV  );

    eventdecl(BEQ   );
    eventdecl(BNE   );
    eventdecl(BGEZ  );
    eventdecl(BGTZ  );
    eventdecl(BLEZ  );
    eventdecl(BLTZ  );
    eventdecl(J     );
    eventdecl(JAL   );
    eventdecl(JR    );
    eventdecl(JALR  );

    eventdecl(MFHI  );
    eventdecl(MFLO  );
    eventdecl(MTHI  );
    eventdecl(MTLO  );

    eventdecl(DIV   );
    eventdecl(DIVU  );
    eventdecl(MULT  );
    eventdecl(MULTU );

    eventdecl(LB    );
    eventdecl(LBU   );
    eventdecl(LH    );
    eventdecl(LHU   );
    eventdecl(LW    );

    eventdecl(SB    );
    eventdecl(SH    );
    eventdecl(SW    );

    eventdecl(TEQ   );
}


#undef eventdecl
