$date
	Sat Oct 22 22:58:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1029651
b11110 !
1"
#1029654
b11110 &
b11110 %
1$
#1029655
0"
#1029658
b1111 &
b1111 %
#1029662
b101110 &
b101110 %
#1029666
b10111 &
b10111 %
#1029670
b1000110 &
b1000110 %
#1029674
b100011 &
b100011 %
#1029678
b1101010 &
b1101010 %
#1029682
b110101 &
b110101 %
#1029686
b10100000 &
b10100000 %
#1029690
b1010000 &
b1010000 %
#1029694
b101000 &
b101000 %
#1029698
b10100 &
b10100 %
#1029702
b1010 &
b1010 %
#1029706
b101 &
b101 %
#1029710
b10000 &
b10000 %
#1029714
b1000 &
b1000 %
#1029718
b100 &
b100 %
#1029722
b10 &
b10 %
#1029726
b1 &
1#
b1 %
#1029730
b0 &
b0 %
0#
0$
#1980077
b10000 !
1"
#1980078
b10000 &
b10000 %
1$
#1980079
0"
#1980082
b1000 &
b1000 %
#1980086
b100 &
b100 %
#1980090
b10 &
b10 %
#1980094
b1 &
1#
b1 %
#1980098
b0 &
b0 %
0#
0$
#2979987
b1100 !
1"
#2979990
b1100 &
b1100 %
1$
#2979991
0"
#2979994
b110 &
b110 %
#2979998
b11 &
b11 %
#2980002
b1010 &
b1010 %
#2980006
b101 &
b101 %
#2980010
b10000 &
b10000 %
#2980014
b1000 &
b1000 %
#2980018
b100 &
b100 %
#2980022
b10 &
b10 %
#2980026
b1 &
b1 %
1#
#2980030
b0 &
0#
b0 %
0$
#4500012
