Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  5 16:29:14 2022
| Host         : greeeenhandzpx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.880        0.000                      0                18480        0.201        0.000                      0                18480        2.633        0.000                       0                  9279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk                  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk_1  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk_1       64.880        0.000                      0                18480        0.201        0.000                      0                18480       48.750        0.000                       0                  9275  
  clkfbout_cpuclk_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk_1
  To Clock:  clk_out1_cpuclk_1

Setup :            0  Failing Endpoints,  Worst Slack       64.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.880ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 2.121ns (6.260%)  route 31.761ns (93.740%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.897    21.598    u_cpu/u_rf/spo[20]
    SLICE_X17Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.722 r  u_cpu/u_rf/dmem_i_184/O
                         net (fo=1, routed)           0.000    21.722    u_cpu/u_rf/dmem_i_184_n_1
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    21.934 r  u_cpu/u_rf/dmem_i_51/O
                         net (fo=1, routed)           0.811    22.745    u_cpu/u_rf/dmem_i_51_n_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.299    23.044 r  u_cpu/u_rf/dmem_i_6/O
                         net (fo=260, routed)         8.642    31.686    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/D
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.493    98.009    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/WCLK
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.508    97.501    
                         clock uncertainty           -0.211    97.291    
    SLICE_X60Y111        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    96.566    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         96.566    
                         arrival time                         -31.686    
  -------------------------------------------------------------------
                         slack                                 64.880    

Slack (MET) :             65.026ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.735ns  (logic 2.121ns (6.287%)  route 31.614ns (93.713%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 98.008 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.897    21.598    u_cpu/u_rf/spo[20]
    SLICE_X17Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.722 r  u_cpu/u_rf/dmem_i_184/O
                         net (fo=1, routed)           0.000    21.722    u_cpu/u_rf/dmem_i_184_n_1
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    21.934 r  u_cpu/u_rf/dmem_i_51/O
                         net (fo=1, routed)           0.811    22.745    u_cpu/u_rf/dmem_i_51_n_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.299    23.044 r  u_cpu/u_rf/dmem_i_6/O
                         net (fo=260, routed)         8.495    31.539    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/D
    SLICE_X58Y112        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.492    98.008    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/WCLK
    SLICE_X58Y112        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.508    97.500    
                         clock uncertainty           -0.211    97.290    
    SLICE_X58Y112        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    96.565    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         96.565    
                         arrival time                         -31.539    
  -------------------------------------------------------------------
                         slack                                 65.026    

Slack (MET) :             65.084ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        34.145ns  (logic 1.971ns (5.773%)  route 32.174ns (94.227%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 98.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       12.226    10.486    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X72Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.610 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103/O
                         net (fo=1, routed)           0.839    11.449    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103_n_0
    SLICE_X70Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.573 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43/O
                         net (fo=1, routed)           0.620    12.194    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43_n_0
    SLICE_X73Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.318 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    12.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16_n_0
    SLICE_X73Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    12.563 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.563    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5_n_0
    SLICE_X73Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    12.667 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.841    13.508    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I0_O)        0.316    13.824 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=14, routed)          2.710    16.534    inst[4]
    SLICE_X52Y31         LUT3 (Prop_lut3_I1_O)        0.152    16.686 r  dmem_i_34/O
                         net (fo=55, routed)          3.876    20.562    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.326    20.888 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1/O
                         net (fo=128, routed)        11.061    31.949    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WE
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.679    98.195    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WCLK
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.419    97.776    
                         clock uncertainty           -0.211    97.566    
    SLICE_X10Y29         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    97.033    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         97.033    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 65.084    

Slack (MET) :             65.084ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        34.145ns  (logic 1.971ns (5.773%)  route 32.174ns (94.227%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 98.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       12.226    10.486    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X72Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.610 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103/O
                         net (fo=1, routed)           0.839    11.449    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103_n_0
    SLICE_X70Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.573 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43/O
                         net (fo=1, routed)           0.620    12.194    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43_n_0
    SLICE_X73Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.318 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    12.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16_n_0
    SLICE_X73Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    12.563 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.563    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5_n_0
    SLICE_X73Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    12.667 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.841    13.508    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I0_O)        0.316    13.824 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=14, routed)          2.710    16.534    inst[4]
    SLICE_X52Y31         LUT3 (Prop_lut3_I1_O)        0.152    16.686 r  dmem_i_34/O
                         net (fo=55, routed)          3.876    20.562    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.326    20.888 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1/O
                         net (fo=128, routed)        11.061    31.949    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WE
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.679    98.195    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WCLK
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.419    97.776    
                         clock uncertainty           -0.211    97.566    
    SLICE_X10Y29         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    97.033    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         97.033    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 65.084    

Slack (MET) :             65.084ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        34.145ns  (logic 1.971ns (5.773%)  route 32.174ns (94.227%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 98.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       12.226    10.486    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X72Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.610 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103/O
                         net (fo=1, routed)           0.839    11.449    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103_n_0
    SLICE_X70Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.573 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43/O
                         net (fo=1, routed)           0.620    12.194    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43_n_0
    SLICE_X73Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.318 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    12.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16_n_0
    SLICE_X73Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    12.563 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.563    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5_n_0
    SLICE_X73Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    12.667 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.841    13.508    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I0_O)        0.316    13.824 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=14, routed)          2.710    16.534    inst[4]
    SLICE_X52Y31         LUT3 (Prop_lut3_I1_O)        0.152    16.686 r  dmem_i_34/O
                         net (fo=55, routed)          3.876    20.562    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.326    20.888 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1/O
                         net (fo=128, routed)        11.061    31.949    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WE
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.679    98.195    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WCLK
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.419    97.776    
                         clock uncertainty           -0.211    97.566    
    SLICE_X10Y29         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    97.033    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         97.033    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 65.084    

Slack (MET) :             65.084ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        34.145ns  (logic 1.971ns (5.773%)  route 32.174ns (94.227%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 98.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       12.226    10.486    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X72Y1          LUT6 (Prop_lut6_I0_O)        0.124    10.610 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103/O
                         net (fo=1, routed)           0.839    11.449    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_103_n_0
    SLICE_X70Y2          LUT6 (Prop_lut6_I0_O)        0.124    11.573 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43/O
                         net (fo=1, routed)           0.620    12.194    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_43_n_0
    SLICE_X73Y2          LUT6 (Prop_lut6_I4_O)        0.124    12.318 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    12.318    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_16_n_0
    SLICE_X73Y2          MUXF7 (Prop_muxf7_I1_O)      0.245    12.563 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.563    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_5_n_0
    SLICE_X73Y2          MUXF8 (Prop_muxf8_I0_O)      0.104    12.667 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.841    13.508    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X77Y5          LUT6 (Prop_lut6_I0_O)        0.316    13.824 f  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=14, routed)          2.710    16.534    inst[4]
    SLICE_X52Y31         LUT3 (Prop_lut3_I1_O)        0.152    16.686 r  dmem_i_34/O
                         net (fo=55, routed)          3.876    20.562    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X48Y73         LUT6 (Prop_lut6_I1_O)        0.326    20.888 r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1/O
                         net (fo=128, routed)        11.061    31.949    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WE
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.679    98.195    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/WCLK
    SLICE_X10Y29         RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.419    97.776    
                         clock uncertainty           -0.211    97.566    
    SLICE_X10Y29         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    97.033    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         97.033    
                         arrival time                         -31.949    
  -------------------------------------------------------------------
                         slack                                 65.084    

Slack (MET) :             65.167ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 2.121ns (6.260%)  route 31.761ns (93.740%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.897    21.598    u_cpu/u_rf/spo[20]
    SLICE_X17Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.722 r  u_cpu/u_rf/dmem_i_184/O
                         net (fo=1, routed)           0.000    21.722    u_cpu/u_rf/dmem_i_184_n_1
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    21.934 r  u_cpu/u_rf/dmem_i_51/O
                         net (fo=1, routed)           0.811    22.745    u_cpu/u_rf/dmem_i_51_n_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.299    23.044 r  u_cpu/u_rf/dmem_i_6/O
                         net (fo=260, routed)         8.642    31.686    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/D
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.493    98.009    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/WCLK
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.508    97.501    
                         clock uncertainty           -0.211    97.291    
    SLICE_X60Y111        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    96.853    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         96.853    
                         arrival time                         -31.686    
  -------------------------------------------------------------------
                         slack                                 65.167    

Slack (MET) :             65.168ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.882ns  (logic 2.121ns (6.260%)  route 31.761ns (93.740%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 98.009 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.897    21.598    u_cpu/u_rf/spo[20]
    SLICE_X17Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.722 r  u_cpu/u_rf/dmem_i_184/O
                         net (fo=1, routed)           0.000    21.722    u_cpu/u_rf/dmem_i_184_n_1
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    21.934 r  u_cpu/u_rf/dmem_i_51/O
                         net (fo=1, routed)           0.811    22.745    u_cpu/u_rf/dmem_i_51_n_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.299    23.044 r  u_cpu/u_rf/dmem_i_6/O
                         net (fo=260, routed)         8.642    31.686    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/D
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.493    98.009    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/WCLK
    SLICE_X60Y111        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.508    97.501    
                         clock uncertainty           -0.211    97.291    
    SLICE_X60Y111        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    96.854    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         96.854    
                         arrival time                         -31.686    
  -------------------------------------------------------------------
                         slack                                 65.168    

Slack (MET) :             65.175ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.585ns  (logic 2.121ns (6.315%)  route 31.464ns (93.685%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 98.007 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.897    21.598    u_cpu/u_rf/spo[20]
    SLICE_X17Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.722 r  u_cpu/u_rf/dmem_i_184/O
                         net (fo=1, routed)           0.000    21.722    u_cpu/u_rf/dmem_i_184_n_1
    SLICE_X17Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    21.934 r  u_cpu/u_rf/dmem_i_51/O
                         net (fo=1, routed)           0.811    22.745    u_cpu/u_rf/dmem_i_51_n_1
    SLICE_X20Y33         LUT6 (Prop_lut6_I0_O)        0.299    23.044 r  u_cpu/u_rf/dmem_i_6/O
                         net (fo=260, routed)         8.345    31.389    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/D
    SLICE_X58Y113        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.491    98.007    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/WCLK
    SLICE_X58Y113        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/RAMS64E_A/CLK
                         clock pessimism             -0.508    97.499    
                         clock uncertainty           -0.211    97.289    
    SLICE_X58Y113        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    96.564    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         96.564    
                         arrival time                         -31.389    
  -------------------------------------------------------------------
                         slack                                 65.175    

Slack (MET) :             65.258ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_cpuclk_1 rise@100.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        33.584ns  (logic 2.121ns (6.316%)  route 31.463ns (93.684%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.795    -2.196    u_cpu/u_pc/clk_out1
    SLICE_X43Y20         FDCE                                         r  u_cpu/u_pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456    -1.740 r  u_cpu/u_pc/pc_reg[2]/Q
                         net (fo=2893, routed)       11.977    10.237    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X77Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.361 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110/O
                         net (fo=2, routed)           0.948    11.309    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_110_n_0
    SLICE_X73Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.433 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42/O
                         net (fo=1, routed)           0.416    11.849    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_42_n_0
    SLICE_X72Y6          LUT5 (Prop_lut5_I2_O)        0.124    11.973 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    11.973    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_17_n_0
    SLICE_X72Y6          MUXF7 (Prop_muxf7_I0_O)      0.238    12.211 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    12.211    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_7_n_0
    SLICE_X72Y6          MUXF8 (Prop_muxf8_I0_O)      0.104    12.315 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           1.070    13.385    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.316    13.701 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         7.759    21.460    u_cpu/u_rf/spo[20]
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.124    21.584 r  u_cpu/u_rf/dmem_i_167/O
                         net (fo=1, routed)           0.000    21.584    u_cpu/u_rf/dmem_i_167_n_1
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.214    21.798 r  u_cpu/u_rf/dmem_i_42/O
                         net (fo=1, routed)           0.447    22.245    u_cpu/u_rf/dmem_i_42_n_1
    SLICE_X17Y31         LUT6 (Prop_lut6_I5_O)        0.297    22.542 r  u_cpu/u_rf/dmem_i_3/O
                         net (fo=261, routed)         8.846    31.388    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/D
    SLICE_X74Y120        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.655    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    94.800 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    96.425    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.516 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        1.573    98.089    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/WCLK
    SLICE_X74Y120        RAMS64E                                      r  dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/RAMS64E_A/CLK
                         clock pessimism             -0.508    97.581    
                         clock uncertainty           -0.211    97.371    
    SLICE_X74Y120        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    96.646    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         96.646    
                         arrival time                         -31.388    
  -------------------------------------------------------------------
                         slack                                 65.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/led_en_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.625    -0.425    u_res_display/clk_out1
    SLICE_X19Y25         FDPE                                         r  u_res_display/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.284 r  u_res_display/led_en_reg[6]/Q
                         net (fo=11, routed)          0.132    -0.152    u_res_display/Q[6]
    SLICE_X19Y25         FDPE                                         r  u_res_display/led_en_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.898    -0.193    u_res_display/clk_out1
    SLICE_X19Y25         FDPE                                         r  u_res_display/led_en_reg[7]_lopt_replica/C
                         clock pessimism             -0.232    -0.425    
    SLICE_X19Y25         FDPE (Hold_fdpe_C_D)         0.072    -0.353    u_res_display/led_en_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.634    -0.416    u_res_display/clk_out1
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_res_display/cnt_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.196    u_res_display/cnt_reg[0]
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.072 r  u_res_display/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.072    u_res_display/cnt_reg[0]_i_1_n_7
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.908    -0.183    u_res_display/clk_out1
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[1]/C
                         clock pessimism             -0.233    -0.416    
    SLICE_X19Y34         FDCE (Hold_fdce_C_D)         0.105    -0.311    u_res_display/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.022%)  route 0.220ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.626    -0.424    u_res_display/clk_out1
    SLICE_X20Y23         FDCE                                         r  u_res_display/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.283 r  u_res_display/led_en_reg[0]/Q
                         net (fo=10, routed)          0.220    -0.063    u_res_display/Q[0]
    SLICE_X26Y24         FDPE                                         r  u_res_display/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.897    -0.194    u_res_display/clk_out1
    SLICE_X26Y24         FDPE                                         r  u_res_display/led_en_reg[1]/C
                         clock pessimism             -0.197    -0.391    
    SLICE_X26Y24         FDPE (Hold_fdpe_C_D)         0.070    -0.321    u_res_display/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.636    -0.414    u_res_display/clk_out1
    SLICE_X19Y39         FDCE                                         r  u_res_display/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  u_res_display/cnt_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.155    u_res_display/cnt_reg[23]
    SLICE_X19Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.047 r  u_res_display/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    u_res_display/cnt_reg[20]_i_1_n_5
    SLICE_X19Y39         FDCE                                         r  u_res_display/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.912    -0.179    u_res_display/clk_out1
    SLICE_X19Y39         FDCE                                         r  u_res_display/cnt_reg[23]/C
                         clock pessimism             -0.235    -0.414    
    SLICE_X19Y39         FDCE (Hold_fdce_C_D)         0.105    -0.309    u_res_display/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.635    -0.415    u_res_display/clk_out1
    SLICE_X19Y37         FDCE                                         r  u_res_display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.274 r  u_res_display/cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.154    u_res_display/cnt_reg[15]
    SLICE_X19Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.046 r  u_res_display/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.046    u_res_display/cnt_reg[12]_i_1_n_5
    SLICE_X19Y37         FDCE                                         r  u_res_display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.910    -0.181    u_res_display/clk_out1
    SLICE_X19Y37         FDCE                                         r  u_res_display/cnt_reg[15]/C
                         clock pessimism             -0.234    -0.415    
    SLICE_X19Y37         FDCE (Hold_fdce_C_D)         0.105    -0.310    u_res_display/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.636    -0.414    u_res_display/clk_out1
    SLICE_X19Y38         FDCE                                         r  u_res_display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  u_res_display/cnt_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.153    u_res_display/cnt_reg[19]
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.045 r  u_res_display/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.045    u_res_display/cnt_reg[16]_i_1_n_5
    SLICE_X19Y38         FDCE                                         r  u_res_display/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.912    -0.179    u_res_display/clk_out1
    SLICE_X19Y38         FDCE                                         r  u_res_display/cnt_reg[19]/C
                         clock pessimism             -0.235    -0.414    
    SLICE_X19Y38         FDCE (Hold_fdce_C_D)         0.105    -0.309    u_res_display/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.634    -0.416    u_res_display/clk_out1
    SLICE_X19Y35         FDCE                                         r  u_res_display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_res_display/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.155    u_res_display/cnt_reg[7]
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.047 r  u_res_display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    u_res_display/cnt_reg[4]_i_1_n_5
    SLICE_X19Y35         FDCE                                         r  u_res_display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.909    -0.182    u_res_display/clk_out1
    SLICE_X19Y35         FDCE                                         r  u_res_display/cnt_reg[7]/C
                         clock pessimism             -0.234    -0.416    
    SLICE_X19Y35         FDCE (Hold_fdce_C_D)         0.105    -0.311    u_res_display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.637    -0.413    u_res_display/clk_out1
    SLICE_X19Y40         FDCE                                         r  u_res_display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  u_res_display/cnt_reg[27]/Q
                         net (fo=2, routed)           0.120    -0.152    u_res_display/cnt_reg[27]
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  u_res_display/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    u_res_display/cnt_reg[24]_i_1_n_5
    SLICE_X19Y40         FDCE                                         r  u_res_display/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.913    -0.178    u_res_display/clk_out1
    SLICE_X19Y40         FDCE                                         r  u_res_display/cnt_reg[27]/C
                         clock pessimism             -0.235    -0.413    
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.105    -0.308    u_res_display/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.634    -0.416    u_res_display/clk_out1
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.275 r  u_res_display/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.155    u_res_display/cnt_reg[3]
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.047 r  u_res_display/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    u_res_display/cnt_reg[0]_i_1_n_5
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.908    -0.183    u_res_display/clk_out1
    SLICE_X19Y34         FDCE                                         r  u_res_display/cnt_reg[3]/C
                         clock pessimism             -0.233    -0.416    
    SLICE_X19Y34         FDCE (Hold_fdce_C_D)         0.105    -0.311    u_res_display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_res_display/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_cpuclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk_1 rise@0.000ns - clk_out1_cpuclk_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.637    -0.413    u_res_display/clk_out1
    SLICE_X19Y41         FDCE                                         r  u_res_display/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.272 r  u_res_display/cnt_reg[31]/Q
                         net (fo=2, routed)           0.123    -0.149    u_res_display/cnt_reg[31]
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.041 r  u_res_display/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.041    u_res_display/cnt_reg[28]_i_1_n_5
    SLICE_X19Y41         FDCE                                         r  u_res_display/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk_1 rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    UCLK/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  UCLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    UCLK/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  UCLK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    UCLK/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  UCLK/inst/clkout1_buf/O
                         net (fo=9273, routed)        0.913    -0.178    u_res_display/clk_out1
    SLICE_X19Y41         FDCE                                         r  u_res_display/cnt_reg[31]/C
                         clock pessimism             -0.235    -0.413    
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.105    -0.308    u_res_display/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   UCLK/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X44Y20    u_cpu/u_pc/pc_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X48Y26    u_cpu/u_pc/pc_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X46Y28    u_cpu/u_pc/pc_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y22    u_cpu/u_pc/pc_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X47Y28    u_cpu/u_pc/pc_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X44Y25    u_cpu/u_pc/pc_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X45Y28    u_cpu/u_pc/pc_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X49Y26    u_cpu/u_pc/pc_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y86     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_16_16/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X8Y86     dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_16_16/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X70Y50    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X70Y50    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X70Y50    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X70Y50    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y26    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y26    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X62Y71    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_29_29/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X62Y71    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_29_29/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X62Y71    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X56Y57    dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         50.000      48.750     SLICE_X14Y112   dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_18_18/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk_1
  To Clock:  clkfbout_cpuclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UCLK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   UCLK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  UCLK/inst/plle2_adv_inst/CLKFBOUT



