#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xea7430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xeb72f0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xeab220 .functor NOT 1, L_0xf08830, C4<0>, C4<0>, C4<0>;
L_0xf08590 .functor XOR 1, L_0xf08450, L_0xf084f0, C4<0>, C4<0>;
L_0xf08720 .functor XOR 1, L_0xf08590, L_0xf08650, C4<0>, C4<0>;
v0xef5f90_0 .net *"_ivl_10", 0 0, L_0xf08650;  1 drivers
v0xef6090_0 .net *"_ivl_12", 0 0, L_0xf08720;  1 drivers
v0xef6170_0 .net *"_ivl_2", 0 0, L_0xf083b0;  1 drivers
v0xef6230_0 .net *"_ivl_4", 0 0, L_0xf08450;  1 drivers
v0xef6310_0 .net *"_ivl_6", 0 0, L_0xf084f0;  1 drivers
v0xef6440_0 .net *"_ivl_8", 0 0, L_0xf08590;  1 drivers
v0xef6520_0 .net "areset", 0 0, L_0xea5310;  1 drivers
v0xef65c0_0 .var "clk", 0 0;
v0xef6660_0 .var/2u "stats1", 159 0;
v0xef67d0_0 .var/2u "strobe", 0 0;
v0xef6890_0 .net "tb_match", 0 0, L_0xf08830;  1 drivers
v0xef6930_0 .net "tb_mismatch", 0 0, L_0xeab220;  1 drivers
v0xef69d0_0 .net "wavedrom_enable", 0 0, v0xef4920_0;  1 drivers
v0xef6a70_0 .net "wavedrom_title", 511 0, v0xef4a10_0;  1 drivers
v0xef6b10_0 .net "x", 0 0, v0xef4af0_0;  1 drivers
v0xef6bb0_0 .net "z_dut", 0 0, L_0xf08210;  1 drivers
v0xef6c50_0 .net "z_ref", 0 0, L_0xea5f90;  1 drivers
L_0xf083b0 .concat [ 1 0 0 0], L_0xea5f90;
L_0xf08450 .concat [ 1 0 0 0], L_0xea5f90;
L_0xf084f0 .concat [ 1 0 0 0], L_0xf08210;
L_0xf08650 .concat [ 1 0 0 0], L_0xea5f90;
L_0xf08830 .cmp/eeq 1, L_0xf083b0, L_0xf08720;
S_0xec1480 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xeb72f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xed0590 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xed05d0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xea5550 .functor AND 1, L_0xf06fd0, L_0xf072a0, C4<1>, C4<1>;
L_0xea5810 .functor AND 1, L_0xf07670, L_0xf078e0, C4<1>, C4<1>;
L_0xea5f90 .functor OR 1, L_0xea5550, L_0xea5810, C4<0>, C4<0>;
v0xeaadf0_0 .net *"_ivl_0", 31 0, L_0xef6e60;  1 drivers
L_0x7f81a05e80a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xeab130_0 .net *"_ivl_11", 30 0, L_0x7f81a05e80a8;  1 drivers
L_0x7f81a05e80f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xeab330_0 .net/2u *"_ivl_12", 31 0, L_0x7f81a05e80f0;  1 drivers
v0xea5380_0 .net *"_ivl_14", 0 0, L_0xf072a0;  1 drivers
v0xea5620_0 .net *"_ivl_17", 0 0, L_0xea5550;  1 drivers
v0xea58e0_0 .net *"_ivl_18", 31 0, L_0xf074e0;  1 drivers
L_0x7f81a05e8138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xea60e0_0 .net *"_ivl_21", 30 0, L_0x7f81a05e8138;  1 drivers
L_0x7f81a05e8180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xef2b60_0 .net/2u *"_ivl_22", 31 0, L_0x7f81a05e8180;  1 drivers
v0xef2c40_0 .net *"_ivl_24", 0 0, L_0xf07670;  1 drivers
v0xef2d90_0 .net *"_ivl_26", 31 0, L_0xf077f0;  1 drivers
L_0x7f81a05e81c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xef2e70_0 .net *"_ivl_29", 30 0, L_0x7f81a05e81c8;  1 drivers
L_0x7f81a05e8018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xef2f50_0 .net *"_ivl_3", 30 0, L_0x7f81a05e8018;  1 drivers
L_0x7f81a05e8210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xef3030_0 .net/2u *"_ivl_30", 31 0, L_0x7f81a05e8210;  1 drivers
v0xef3110_0 .net *"_ivl_32", 0 0, L_0xf078e0;  1 drivers
v0xef31d0_0 .net *"_ivl_35", 0 0, L_0xea5810;  1 drivers
L_0x7f81a05e8060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xef3290_0 .net/2u *"_ivl_4", 31 0, L_0x7f81a05e8060;  1 drivers
v0xef3370_0 .net *"_ivl_6", 0 0, L_0xf06fd0;  1 drivers
v0xef3430_0 .net *"_ivl_8", 31 0, L_0xf07140;  1 drivers
v0xef3510_0 .net "areset", 0 0, L_0xea5310;  alias, 1 drivers
v0xef35d0_0 .net "clk", 0 0, v0xef65c0_0;  1 drivers
v0xef3690_0 .var "state", 0 0;
v0xef3750_0 .net "x", 0 0, v0xef4af0_0;  alias, 1 drivers
v0xef3810_0 .net "z", 0 0, L_0xea5f90;  alias, 1 drivers
E_0xeb5470 .event posedge, v0xef3510_0, v0xef35d0_0;
L_0xef6e60 .concat [ 1 31 0 0], v0xef3690_0, L_0x7f81a05e8018;
L_0xf06fd0 .cmp/eq 32, L_0xef6e60, L_0x7f81a05e8060;
L_0xf07140 .concat [ 1 31 0 0], v0xef4af0_0, L_0x7f81a05e80a8;
L_0xf072a0 .cmp/eq 32, L_0xf07140, L_0x7f81a05e80f0;
L_0xf074e0 .concat [ 1 31 0 0], v0xef3690_0, L_0x7f81a05e8138;
L_0xf07670 .cmp/eq 32, L_0xf074e0, L_0x7f81a05e8180;
L_0xf077f0 .concat [ 1 31 0 0], v0xef4af0_0, L_0x7f81a05e81c8;
L_0xf078e0 .cmp/eq 32, L_0xf077f0, L_0x7f81a05e8210;
S_0xef3950 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xeb72f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xea5310 .functor BUFZ 1, v0xef47b0_0, C4<0>, C4<0>, C4<0>;
v0xef4610_0 .net "areset", 0 0, L_0xea5310;  alias, 1 drivers
v0xef46e0_0 .net "clk", 0 0, v0xef65c0_0;  alias, 1 drivers
v0xef47b0_0 .var "reset", 0 0;
v0xef4880_0 .net "tb_match", 0 0, L_0xf08830;  alias, 1 drivers
v0xef4920_0 .var "wavedrom_enable", 0 0;
v0xef4a10_0 .var "wavedrom_title", 511 0;
v0xef4af0_0 .var "x", 0 0;
E_0xeb4f50/0 .event negedge, v0xef35d0_0;
E_0xeb4f50/1 .event posedge, v0xef35d0_0;
E_0xeb4f50 .event/or E_0xeb4f50/0, E_0xeb4f50/1;
S_0xef3bf0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xef3950;
 .timescale -12 -12;
v0xef3e50_0 .var/2u "arfail", 0 0;
v0xef3f30_0 .var "async", 0 0;
v0xef3ff0_0 .var/2u "datafail", 0 0;
v0xef4090_0 .var/2u "srfail", 0 0;
E_0xe9d9f0 .event posedge, v0xef35d0_0;
E_0xed5740 .event negedge, v0xef35d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe9d9f0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef47b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe9d9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xed5740;
    %load/vec4 v0xef4880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef3ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %load/vec4 v0xef4880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef3e50_0, 0, 1;
    %wait E_0xe9d9f0;
    %load/vec4 v0xef4880_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xef4090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef47b0_0, 0;
    %load/vec4 v0xef4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xef3e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xef3f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xef3ff0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xef3f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xef4150 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xef3950;
 .timescale -12 -12;
v0xef4350_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xef4430 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xef3950;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xef4c30 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xeb72f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xef2ce0 .param/l "A" 0 4 8, C4<00>;
P_0xef2d20 .param/l "B" 0 4 9, C4<01>;
L_0xec1f10 .functor NOT 1, v0xef5b70_0, C4<0>, C4<0>, C4<0>;
L_0xed14c0 .functor AND 1, v0xef4af0_0, L_0xec1f10, C4<1>, C4<1>;
L_0xf07d80 .functor AND 1, L_0xf07ce0, v0xef4af0_0, C4<1>, C4<1>;
L_0xf07f80 .functor NOT 1, v0xef4af0_0, C4<0>, C4<0>, C4<0>;
L_0xf08100 .functor AND 1, L_0xf07e40, L_0xf07f80, C4<1>, C4<1>;
L_0xf08210 .functor OR 1, L_0xf07d80, L_0xf08100, C4<0>, C4<0>;
v0xef4fe0_0 .net *"_ivl_0", 0 0, L_0xec1f10;  1 drivers
L_0x7f81a05e82a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xef50c0_0 .net/2u *"_ivl_10", 1 0, L_0x7f81a05e82a0;  1 drivers
v0xef51a0_0 .net *"_ivl_12", 0 0, L_0xf07e40;  1 drivers
v0xef5270_0 .net *"_ivl_14", 0 0, L_0xf07f80;  1 drivers
v0xef5350_0 .net *"_ivl_17", 0 0, L_0xf08100;  1 drivers
L_0x7f81a05e8258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xef5460_0 .net/2u *"_ivl_4", 1 0, L_0x7f81a05e8258;  1 drivers
v0xef5540_0 .net *"_ivl_6", 0 0, L_0xf07ce0;  1 drivers
v0xef5600_0 .net *"_ivl_9", 0 0, L_0xf07d80;  1 drivers
v0xef56c0_0 .net "areset", 0 0, L_0xea5310;  alias, 1 drivers
v0xef57f0_0 .net "clk", 0 0, v0xef65c0_0;  alias, 1 drivers
v0xef58e0_0 .net "posedge_x", 0 0, L_0xed14c0;  1 drivers
v0xef59a0_0 .var "state", 1 0;
v0xef5a80_0 .net "x", 0 0, v0xef4af0_0;  alias, 1 drivers
v0xef5b70_0 .var "x_prev", 0 0;
v0xef5c30_0 .net "z", 0 0, L_0xf08210;  alias, 1 drivers
L_0xf07ce0 .cmp/eq 2, v0xef59a0_0, L_0x7f81a05e8258;
L_0xf07e40 .cmp/eq 2, v0xef59a0_0, L_0x7f81a05e82a0;
S_0xef5d70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xeb72f0;
 .timescale -12 -12;
E_0xeb4cf0 .event anyedge, v0xef67d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xef67d0_0;
    %nor/r;
    %assign/vec4 v0xef67d0_0, 0;
    %wait E_0xeb4cf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xef3950;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef4af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef47b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef4af0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef4af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xef3f30_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xef3bf0;
    %join;
    %wait E_0xed5740;
    %wait E_0xe9d9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xe9d9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %wait E_0xed5740;
    %fork TD_tb.stim1.wavedrom_stop, S_0xef4430;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeb4f50;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xef4af0_0, 0;
    %assign/vec4 v0xef47b0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xec1480;
T_5 ;
    %wait E_0xeb5470;
    %load/vec4 v0xef3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xef3690_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xef3690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xef3750_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xef3690_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xef3690_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xef4c30;
T_6 ;
    %wait E_0xeb5470;
    %load/vec4 v0xef56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xef59a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xef59a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0xef58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xef59a0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xef59a0_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xef59a0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %load/vec4 v0xef5a80_0;
    %assign/vec4 v0xef5b70_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xeb72f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef65c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef67d0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xeb72f0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xef65c0_0;
    %inv;
    %store/vec4 v0xef65c0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xeb72f0;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xef46e0_0, v0xef6930_0, v0xef65c0_0, v0xef6520_0, v0xef6b10_0, v0xef6c50_0, v0xef6bb0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xeb72f0;
T_10 ;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xef6660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xeb72f0;
T_11 ;
    %wait E_0xeb4f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xef6660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef6660_0, 4, 32;
    %load/vec4 v0xef6890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef6660_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xef6660_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef6660_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xef6c50_0;
    %load/vec4 v0xef6c50_0;
    %load/vec4 v0xef6bb0_0;
    %xor;
    %load/vec4 v0xef6c50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef6660_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xef6660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef6660_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/machine/ece241_2014_q5b/iter2/response0/top_module.sv";
