-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sat Aug 14 17:08:20 EDT 2021                        

Solution Settings: modExp.v2
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/modExp_tb.cpp
    $PROJECT_HOME/src/modExp.cpp
      $PROJECT_HOME/include/modExp.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /modExp/core                       19      26         29            1  0        ? 
    Design Total:                      19      26         29            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /modExp/core             
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    base:rsc.dat         IN   Unsigned        64                                     
    exp:rsc.dat          IN   Unsigned        64                                     
    m:rsc.dat            IN   Unsigned        64                                     
    result:rsc.zin       IN   Unsigned        64                                     
    base:rsc.triosy.lz   OUT  Unsigned         1                                     
    exp:rsc.triosy.lz    OUT  Unsigned         1                                     
    m:rsc.triosy.lz      OUT  Unsigned         1                                     
    result:rsc.zout      OUT  Unsigned        64                                     
    result:rsc.lzout     OUT  Unsigned         1                                     
    result:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /modExp/base:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /modExp/base    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /modExp/exp:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /modExp/exp    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /modExp/m:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /modExp/m    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /modExp/result:rsc
      Memory Component: mgc_inout_prereg_en          Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /modExp/result    0:63 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /modExp/core core:rlp           Infinite       1         30 ?  300.00 ns                       
    /modExp/core  main              Infinite       3         29 ?  290.00 ns                       
    /modExp/core   while                   ?      26         26 ?  260.00 ns                       
    
  Loop Execution Profile
    Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ---------------- ------------ -------------------------- ----------------- --------
    /modExp/core core:rlp                 1 ?                        3.33             29 ?           
    /modExp/core  main                    3 ?                       10.00             29 ?           
    /modExp/core   while                 26 ?                       86.67             26 ?           
    
  End of Report
