# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 13\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:14+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUOperandSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Operands"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:14
msgid "Notation"
msgstr "Notation"

#: ../../../AMDGPUOperandSyntax.rst:14 ../../../AMDGPUOperandSyntax.rst:37
#: ../../../AMDGPUOperandSyntax.rst:88 ../../../AMDGPUOperandSyntax.rst:120
#: ../../../AMDGPUOperandSyntax.rst:194 ../../../AMDGPUOperandSyntax.rst:282
#: ../../../AMDGPUOperandSyntax.rst:341 ../../../AMDGPUOperandSyntax.rst:351
#: ../../../AMDGPUOperandSyntax.rst:370 ../../../AMDGPUOperandSyntax.rst:380
#: ../../../AMDGPUOperandSyntax.rst:399 ../../../AMDGPUOperandSyntax.rst:409
#: ../../../AMDGPUOperandSyntax.rst:435 ../../../AMDGPUOperandSyntax.rst:445
#: ../../../AMDGPUOperandSyntax.rst:469 ../../../AMDGPUOperandSyntax.rst:479
#: ../../../AMDGPUOperandSyntax.rst:496 ../../../AMDGPUOperandSyntax.rst:514
#: ../../../AMDGPUOperandSyntax.rst:524 ../../../AMDGPUOperandSyntax.rst:739
#: ../../../AMDGPUOperandSyntax.rst:1007 ../../../AMDGPUOperandSyntax.rst:1069
msgid "Description"
msgstr "Description"

#: ../../../AMDGPUOperandSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:23
msgid "Operands"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:28
msgid "v"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:30
msgid "Vector registers. There are 256 32-bit vector registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:32
msgid ""
"A sequence of *vector* registers may be used to operate with more than 32 "
"bits of data."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:34
msgid ""
"Assembler currently supports sequences of 1, 2, 3, 4, 5, 6, 8, 16 and 32 "
"*vector* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:37 ../../../AMDGPUOperandSyntax.rst:88
#: ../../../AMDGPUOperandSyntax.rst:120 ../../../AMDGPUOperandSyntax.rst:194
#: ../../../AMDGPUOperandSyntax.rst:282 ../../../AMDGPUOperandSyntax.rst:341
#: ../../../AMDGPUOperandSyntax.rst:351 ../../../AMDGPUOperandSyntax.rst:370
#: ../../../AMDGPUOperandSyntax.rst:380 ../../../AMDGPUOperandSyntax.rst:399
#: ../../../AMDGPUOperandSyntax.rst:409 ../../../AMDGPUOperandSyntax.rst:435
#: ../../../AMDGPUOperandSyntax.rst:445 ../../../AMDGPUOperandSyntax.rst:469
#: ../../../AMDGPUOperandSyntax.rst:479 ../../../AMDGPUOperandSyntax.rst:496
#: ../../../AMDGPUOperandSyntax.rst:514 ../../../AMDGPUOperandSyntax.rst:524
#: ../../../AMDGPUOperandSyntax.rst:664 ../../../AMDGPUOperandSyntax.rst:739
#: ../../../AMDGPUOperandSyntax.rst:762 ../../../AMDGPUOperandSyntax.rst:784
#: ../../../AMDGPUOperandSyntax.rst:962
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:39
msgid "**v**\\<N>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:39 ../../../AMDGPUOperandSyntax.rst:43
msgid "A single 32-bit *vector* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:41 ../../../AMDGPUOperandSyntax.rst:124
#: ../../../AMDGPUOperandSyntax.rst:198 ../../../AMDGPUOperandSyntax.rst:286
msgid ""
"*N* must be a decimal :ref:`integer number<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:43
msgid "**v[**\\ <N>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:45 ../../../AMDGPUOperandSyntax.rst:128
#: ../../../AMDGPUOperandSyntax.rst:203 ../../../AMDGPUOperandSyntax.rst:290
msgid ""
"*N* may be specified as an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:48
msgid "**v[**\\ <N>:<K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:48 ../../../AMDGPUOperandSyntax.rst:53
msgid "A sequence of (\\ *K-N+1*\\ ) *vector* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:50 ../../../AMDGPUOperandSyntax.rst:133
#: ../../../AMDGPUOperandSyntax.rst:208 ../../../AMDGPUOperandSyntax.rst:295
msgid ""
"*N* and *K* may be specified as :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:53
msgid "**[v**\\ <N>, \\ **v**\\ <N+1>, ... **v**\\ <K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:55 ../../../AMDGPUOperandSyntax.rst:138
#: ../../../AMDGPUOperandSyntax.rst:214 ../../../AMDGPUOperandSyntax.rst:300
msgid ""
"Register indices must be specified as decimal :ref:`integer "
"numbers<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:59 ../../../AMDGPUOperandSyntax.rst:142
#: ../../../AMDGPUOperandSyntax.rst:218 ../../../AMDGPUOperandSyntax.rst:304
msgid "Note: *N* and *K* must satisfy the following conditions:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:61 ../../../AMDGPUOperandSyntax.rst:144
#: ../../../AMDGPUOperandSyntax.rst:221 ../../../AMDGPUOperandSyntax.rst:307
msgid "*N* <= *K*."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:62 ../../../AMDGPUOperandSyntax.rst:145
msgid "0 <= *N* <= 255."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:63 ../../../AMDGPUOperandSyntax.rst:146
msgid "0 <= *K* <= 255."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:64 ../../../AMDGPUOperandSyntax.rst:147
msgid "*K-N+1* must be equal to 1, 2, 3, 4, 5, 6, 8, 16 or 32."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:66
msgid ""
"GFX90A has an additional alignment requirement: pairs of *vector* registers "
"must be even-aligned (first register must be even)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:69 ../../../AMDGPUOperandSyntax.rst:100
#: ../../../AMDGPUOperandSyntax.rst:152 ../../../AMDGPUOperandSyntax.rst:226
#: ../../../AMDGPUOperandSyntax.rst:312 ../../../AMDGPUOperandSyntax.rst:818
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:85
msgid ""
"GFX10 *Image* instructions may use special *NSA* (Non-Sequential Address) "
"syntax for *image addresses*:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:90
msgid "**[Vm**, \\ **Vn**, ... **Vk**\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:90
msgid ""
"A sequence of 32-bit *vector* registers. Each register may be specified "
"using syntax defined :ref:`above<amdgpu_synid_v>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:94
msgid ""
"In contrast with standard syntax, registers in *NSA* sequence are not "
"required to have consecutive indices. Moreover, the same register may appear "
"in the list more than once."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:111
msgid "a"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:113
msgid "Accumulator registers. There are 256 32-bit accumulator registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:115
msgid ""
"A sequence of *accumulator* registers may be used to operate with more than "
"32 bits of data."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:117
msgid ""
"Assembler currently supports sequences of 1, 2, 3, 4, 5, 6, 8, 16 and 32 "
"*accumulator* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:120
msgid "An Alternative Syntax (SP3)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:122
msgid "**a**\\<N>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:122
msgid "**acc**\\<N>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:122 ../../../AMDGPUOperandSyntax.rst:126
msgid "A single 32-bit *accumulator* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:126
msgid "**a[**\\ <N>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:126
msgid "**acc[**\\ <N>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:131
msgid "**a[**\\ <N>:<K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:131
msgid "**acc[**\\ <N>:<K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:131 ../../../AMDGPUOperandSyntax.rst:136
msgid "A sequence of (\\ *K-N+1*\\ ) *accumulator* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:136
msgid "**[a**\\ <N>, \\ **a**\\ <N+1>, ... **a**\\ <K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:136
msgid "**[acc**\\ <N>, \\ **acc**\\ <N+1>, ... **acc**\\ <K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:149
msgid ""
"GFX90A has an additional alignment requirement: pairs of *accumulator* "
"registers must be even-aligned (first register must be even)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:174
msgid "s"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:176
msgid ""
"Scalar 32-bit registers. The number of available *scalar* registers depends "
"on GPU:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:179 ../../../AMDGPUOperandSyntax.rst:267
msgid "GPU"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:179
msgid "Number of *scalar* registers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:181 ../../../AMDGPUOperandSyntax.rst:269
msgid "GFX7"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:181
msgid "104"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:182 ../../../AMDGPUOperandSyntax.rst:270
msgid "GFX8"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:182 ../../../AMDGPUOperandSyntax.rst:183
msgid "102"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:183 ../../../AMDGPUOperandSyntax.rst:271
msgid "GFX9"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:184 ../../../AMDGPUOperandSyntax.rst:272
msgid "GFX10"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:184
msgid "106"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:187
msgid ""
"A sequence of *scalar* registers may be used to operate with more than 32 "
"bits of data. Assembler currently supports sequences of 1, 2, 4, 8, 16 and "
"32 *scalar* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:190
msgid ""
"Pairs of *scalar* registers must be even-aligned (first register must be "
"even). Sequences of 4 and more *scalar* registers must be quad-aligned."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:196
msgid "**s**\\ <N>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:196 ../../../AMDGPUOperandSyntax.rst:201
msgid "A single 32-bit *scalar* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:201
msgid "**s[**\\ <N>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:206
msgid "**s[**\\ <N>:<K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:206 ../../../AMDGPUOperandSyntax.rst:212
msgid "A sequence of (\\ *K-N+1*\\ ) *scalar* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:212
msgid "**[s**\\ <N>, \\ **s**\\ <N+1>, ... **s**\\ <K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:220 ../../../AMDGPUOperandSyntax.rst:306
msgid "*N* must be properly aligned based on sequence size."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:222
msgid ""
"0 <= *N* < *SMAX*\\ , where *SMAX* is the number of available *scalar* "
"registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:223
msgid ""
"0 <= *K* < *SMAX*\\ , where *SMAX* is the number of available *scalar* "
"registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:224
msgid "*K-N+1* must be equal to 1, 2, 4, 8, 16 or 32."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:240
msgid "Examples of *scalar* registers with an invalid alignment:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:250
msgid "trap"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:252
msgid "A set of trap handler registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:254
msgid ":ref:`ttmp<amdgpu_synid_ttmp>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:255
msgid ":ref:`tba<amdgpu_synid_tba>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:256
msgid ":ref:`tma<amdgpu_synid_tma>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:261
msgid "ttmp"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:263
msgid ""
"Trap handler temporary scalar registers, 32-bits wide. The number of "
"available *ttmp* registers depends on GPU:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:267
msgid "Number of *ttmp* registers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:269 ../../../AMDGPUOperandSyntax.rst:270
msgid "12"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:271 ../../../AMDGPUOperandSyntax.rst:272
#: ../../../AMDGPUOperandSyntax.rst:1009 ../../../AMDGPUOperandSyntax.rst:1013
msgid "16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:275
msgid ""
"A sequence of *ttmp* registers may be used to operate with more than 32 bits "
"of data. Assembler currently supports sequences of 1, 2, 4, 8 and 16 *ttmp* "
"registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:278
msgid ""
"Pairs of *ttmp* registers must be even-aligned (first register must be "
"even). Sequences of 4 and more *ttmp* registers must be quad-aligned."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:284
msgid "**ttmp**\\ <N>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:284 ../../../AMDGPUOperandSyntax.rst:288
msgid "A single 32-bit *ttmp* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:288
msgid "**ttmp[**\\ <N>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:293
msgid "**ttmp[**\\ <N>:<K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:293 ../../../AMDGPUOperandSyntax.rst:298
msgid "A sequence of (\\ *K-N+1*\\ ) *ttmp* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:298
msgid "**[ttmp**\\ <N>, \\ **ttmp**\\ <N+1>, ... **ttmp**\\ <K>\\ **]**"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:308
msgid ""
"0 <= *N* < *TMAX*, where *TMAX* is the number of available *ttmp* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:309
msgid ""
"0 <= *K* < *TMAX*, where *TMAX* is the number of available *ttmp* registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:310
msgid "*K-N+1* must be equal to 1, 2, 4, 8 or 16."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:326
msgid "Examples of *ttmp* registers with an invalid alignment:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:336 ../../../AMDGPUOperandSyntax.rst:343
msgid "tba"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:338
msgid ""
"Trap base address, 64-bits wide. Holds the pointer to the current trap "
"handler program."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:341 ../../../AMDGPUOperandSyntax.rst:351
#: ../../../AMDGPUOperandSyntax.rst:370 ../../../AMDGPUOperandSyntax.rst:380
#: ../../../AMDGPUOperandSyntax.rst:634 ../../../AMDGPUOperandSyntax.rst:664
msgid "Availability"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:343
msgid "64-bit *trap base address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:343 ../../../AMDGPUOperandSyntax.rst:344
#: ../../../AMDGPUOperandSyntax.rst:345 ../../../AMDGPUOperandSyntax.rst:353
#: ../../../AMDGPUOperandSyntax.rst:354 ../../../AMDGPUOperandSyntax.rst:355
#: ../../../AMDGPUOperandSyntax.rst:356 ../../../AMDGPUOperandSyntax.rst:372
#: ../../../AMDGPUOperandSyntax.rst:373 ../../../AMDGPUOperandSyntax.rst:374
#: ../../../AMDGPUOperandSyntax.rst:382 ../../../AMDGPUOperandSyntax.rst:383
#: ../../../AMDGPUOperandSyntax.rst:384 ../../../AMDGPUOperandSyntax.rst:385
msgid "GFX7, GFX8"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:344
msgid "[tba]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:344 ../../../AMDGPUOperandSyntax.rst:345
msgid "64-bit *trap base address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:345
msgid "[tba_lo,tba_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:348
msgid ""
"High and low 32 bits of *trap base address* may be accessed as separate "
"registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:353
msgid "tba_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:353
msgid "Low 32 bits of *trap base address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:354
msgid "tba_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:354
msgid "High 32 bits of *trap base address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:355
msgid "[tba_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:355
msgid "Low 32 bits of *trap base address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:356
msgid "[tba_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:356
msgid "High 32 bits of *trap base address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:359
msgid ""
"Note that *tba*, *tba_lo* and *tba_hi* are not accessible as assembler "
"registers in GFX9 and GFX10, but *tba* is readable/writable with the help of "
"*s_get_reg* and *s_set_reg* instructions."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:365 ../../../AMDGPUOperandSyntax.rst:372
msgid "tma"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:367
msgid "Trap memory address, 64-bits wide."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:372
msgid "64-bit *trap memory address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:373
msgid "[tma]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:373 ../../../AMDGPUOperandSyntax.rst:374
msgid "64-bit *trap memory address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:374
msgid "[tma_lo,tma_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:377
msgid ""
"High and low 32 bits of *trap memory address* may be accessed as separate "
"registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:382
msgid "tma_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:382
msgid "Low 32 bits of *trap memory address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:383
msgid "tma_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:383
msgid "High 32 bits of *trap memory address* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:384
msgid "[tma_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:384
msgid "Low 32 bits of *trap memory address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:385
msgid "[tma_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:385
msgid "High 32 bits of *trap memory address* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:388
msgid ""
"Note that *tma*, *tma_lo* and *tma_hi* are not accessible as assembler "
"registers in GFX9 and GFX10, but *tma* is readable/writable with the help of "
"*s_get_reg* and *s_set_reg* instructions."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:394 ../../../AMDGPUOperandSyntax.rst:401
msgid "flat_scratch"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:396
msgid ""
"Flat scratch address, 64-bits wide. Holds the base address of scratch memory."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:401
msgid "64-bit *flat scratch* address register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:402
msgid "[flat_scratch]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:402 ../../../AMDGPUOperandSyntax.rst:403
msgid "64-bit *flat scratch* address register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:403
msgid "[flat_scratch_lo,flat_scratch_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:406
msgid ""
"High and low 32 bits of *flat scratch* address may be accessed as separate "
"registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:411
msgid "flat_scratch_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:411
msgid "Low 32 bits of *flat scratch* address register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:412
msgid "flat_scratch_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:412
msgid "High 32 bits of *flat scratch* address register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:413
msgid "[flat_scratch_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:413
msgid "Low 32 bits of *flat scratch* address register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:414
msgid "[flat_scratch_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:414
msgid "High 32 bits of *flat scratch* address register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:417
msgid ""
"Note that *flat_scratch*, *flat_scratch_lo* and *flat_scratch_hi* are not "
"accessible as assembler registers in GFX10, but *flat_scratch* is readable/"
"writable with the help of *s_get_reg* and *s_set_reg* instructions."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:425 ../../../AMDGPUOperandSyntax.rst:437
msgid "xnack_mask"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:427
msgid ""
"Xnack mask, 64-bits wide. Holds a 64-bit mask of which threads received an "
"*XNACK* due to a vector memory operation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:430
msgid ""
"GFX7 does not support *xnack* feature. For availability of this feature in "
"other GPUs, refer :ref:`this table<amdgpu-processors>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:432 ../../../AMDGPUOperandSyntax.rst:768
msgid "\\"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:437
msgid "64-bit *xnack mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:438
msgid "[xnack_mask]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:438 ../../../AMDGPUOperandSyntax.rst:439
msgid "64-bit *xnack mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:439
msgid "[xnack_mask_lo,xnack_mask_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:442
msgid ""
"High and low 32 bits of *xnack mask* may be accessed as separate registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:447
msgid "xnack_mask_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:447
msgid "Low 32 bits of *xnack mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:448
msgid "xnack_mask_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:448
msgid "High 32 bits of *xnack mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:449
msgid "[xnack_mask_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:449
msgid "Low 32 bits of *xnack mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:450
msgid "[xnack_mask_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:450
msgid "High 32 bits of *xnack mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:453
msgid ""
"Note that *xnack_mask*, *xnack_mask_lo* and *xnack_mask_hi* are not "
"accessible as assembler registers in GFX10, but *xnack_mask* is readable/"
"writable with the help of *s_get_reg* and *s_set_reg* instructions."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:461 ../../../AMDGPUOperandSyntax.rst:471
msgid "vcc"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:463
msgid ""
"Vector condition code, 64-bits wide. A bit mask with one bit per thread; it "
"holds the result of a vector compare operation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:466
msgid ""
"Note that GFX10 H/W does not use high 32 bits of *vcc* in *wave32* mode."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:471
msgid "64-bit *vector condition code* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:472
msgid "[vcc]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:472 ../../../AMDGPUOperandSyntax.rst:473
msgid "64-bit *vector condition code* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:473
msgid "[vcc_lo,vcc_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:476
msgid ""
"High and low 32 bits of *vector condition code* may be accessed as separate "
"registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:481
msgid "vcc_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:481
msgid "Low 32 bits of *vector condition code* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:482
msgid "vcc_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:482
msgid "High 32 bits of *vector condition code* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:483
msgid "[vcc_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:483
msgid "Low 32 bits of *vector condition code* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:484
msgid "[vcc_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:484
msgid "High 32 bits of *vector condition code* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:490 ../../../AMDGPUOperandSyntax.rst:498
msgid "m0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:492
msgid ""
"A 32-bit memory register. It has various uses, including register indexing "
"and bounds checking."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:498
msgid "A 32-bit *memory* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:499
msgid "[m0]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:499
msgid "A 32-bit *memory* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:505 ../../../AMDGPUOperandSyntax.rst:516
msgid "exec"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:507
msgid ""
"Execute mask, 64-bits wide. A bit mask with one bit per thread, which is "
"applied to vector instructions and controls which threads execute and which "
"ignore the instruction."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:511
msgid ""
"Note that GFX10 H/W does not use high 32 bits of *exec* in *wave32* mode."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:516
msgid "64-bit *execute mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:517
msgid "[exec]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:517 ../../../AMDGPUOperandSyntax.rst:518
msgid "64-bit *execute mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:518
msgid "[exec_lo,exec_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:521
msgid ""
"High and low 32 bits of *execute mask* may be accessed as separate registers:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:526
msgid "exec_lo"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:526
msgid "Low 32 bits of *execute mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:527
msgid "exec_hi"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:527
msgid "High 32 bits of *execute mask* register."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:528
msgid "[exec_lo]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:528
msgid "Low 32 bits of *execute mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:529
msgid "[exec_hi]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:529
msgid "High 32 bits of *execute mask* register (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:535
msgid "vccz"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:537
msgid ""
"A single bit flag indicating that the :ref:`vcc<amdgpu_synid_vcc>` is all "
"zeros."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:539
msgid ""
"Note: when GFX10 operates in *wave32* mode, this register reflects state of :"
"ref:`vcc_lo<amdgpu_synid_vcc_lo>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:544
msgid "execz"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:546
msgid ""
"A single bit flag indicating that the :ref:`exec<amdgpu_synid_exec>` is all "
"zeros."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:548
msgid ""
"Note: when GFX10 operates in *wave32* mode, this register reflects state of :"
"ref:`exec_lo<amdgpu_synid_exec>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:553
msgid "scc"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:555
msgid "A single bit flag indicating the result of a scalar compare operation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:560
msgid "lds_direct"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:562
msgid ""
"A special operand which supplies a 32-bit value fetched from *LDS* memory "
"using :ref:`m0<amdgpu_synid_m0>` as an address."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:568
msgid "null"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:570
msgid ""
"This is a special operand which may be used as a source or a destination."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:572
msgid "When used as a destination, the result of the operation is discarded."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:574
msgid "When used as a source, it supplies zero value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:576
msgid "GFX10 only."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:578
msgid ""
"Due to a H/W bug, this operand cannot be used with VALU instructions in "
"first generation of GFX10."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:583
msgid "inline constant"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:585
msgid ""
"An *inline constant* is an integer or a floating-point value encoded as a "
"part of an instruction. Compare *inline constants* with :ref:"
"`literals<amdgpu_synid_literal>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:588
msgid "Inline constants include:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:590
msgid ":ref:`iconst<amdgpu_synid_iconst>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:591
msgid ":ref:`fconst<amdgpu_synid_fconst>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:592
msgid ":ref:`ival<amdgpu_synid_ival>`"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:594
msgid ""
"If a number may be encoded as either a :ref:`literal<amdgpu_synid_literal>` "
"or a :ref:`constant<amdgpu_synid_constant>`, assembler selects the latter "
"encoding as more efficient."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:602
msgid "iconst"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:604
msgid ""
"An :ref:`integer number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>` encoded as an *inline "
"constant*."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:608
msgid ""
"Only a small fraction of integer numbers may be encoded as *inline "
"constants*. They are enumerated in the table below. Other integer numbers "
"have to be encoded as :ref:`literals<amdgpu_synid_literal>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:613 ../../../AMDGPUOperandSyntax.rst:634
msgid "Value"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:613 ../../../AMDGPUOperandSyntax.rst:634
#: ../../../AMDGPUOperandSyntax.rst:664 ../../../AMDGPUOperandSyntax.rst:784
msgid "Note"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:615
msgid "{0..64}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:615
msgid "Positive integer inline constants."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:616
msgid "{-16..-1}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:616
msgid "Negative integer inline constants."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:619 ../../../AMDGPUOperandSyntax.rst:653
msgid "GFX7 does not support inline constants for *f16* operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:624
msgid "fconst"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:626
msgid ""
"A :ref:`floating-point number<amdgpu_synid_floating-point_number>` encoded "
"as an *inline constant*."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:629
msgid ""
"Only a small fraction of floating-point numbers may be encoded as *inline "
"constants*. They are enumerated in the table below. Other floating-point "
"numbers have to be encoded as :ref:`literals<amdgpu_synid_literal>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:636
msgid "0.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:636
msgid "The same as integer constant 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:636 ../../../AMDGPUOperandSyntax.rst:637
#: ../../../AMDGPUOperandSyntax.rst:638 ../../../AMDGPUOperandSyntax.rst:639
#: ../../../AMDGPUOperandSyntax.rst:640 ../../../AMDGPUOperandSyntax.rst:641
#: ../../../AMDGPUOperandSyntax.rst:642 ../../../AMDGPUOperandSyntax.rst:643
#: ../../../AMDGPUOperandSyntax.rst:644
msgid "All GPUs"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:637
msgid "0.5"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:637
msgid "Floating-point constant 0.5"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:638
msgid "1.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:638
msgid "Floating-point constant 1.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:639
msgid "2.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:639
msgid "Floating-point constant 2.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:640
msgid "4.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:640
msgid "Floating-point constant 4.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:641
msgid "-0.5"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:641
msgid "Floating-point constant -0.5"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:642
msgid "-1.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:642
msgid "Floating-point constant -1.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:643
msgid "-2.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:643
msgid "Floating-point constant -2.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:644
msgid "-4.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:644
msgid "Floating-point constant -4.0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:645
msgid "0.1592"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:645
msgid "1.0/(2.0*pi). Use only for 16-bit operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:645 ../../../AMDGPUOperandSyntax.rst:646
#: ../../../AMDGPUOperandSyntax.rst:647
msgid "GFX8, GFX9, GFX10"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:646
msgid "0.15915494"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:646
msgid "1.0/(2.0*pi). Use only for 16- and 32-bit operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:647
msgid "0.15915494309189532"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:647
msgid "1.0/(2.0*pi)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:650
msgid ""
"Floating-point inline constants cannot be used with *16-bit integer* "
"operands. \\ Assembler will attempt to encode these values as literals."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:658
msgid "ival"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:660
msgid ""
"A symbolic operand encoded as an *inline constant*. These operands provide "
"read-only access to H/W registers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:666
msgid "shared_base"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:666
msgid "Base address of shared memory region."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:666 ../../../AMDGPUOperandSyntax.rst:667
#: ../../../AMDGPUOperandSyntax.rst:668 ../../../AMDGPUOperandSyntax.rst:669
#: ../../../AMDGPUOperandSyntax.rst:670
msgid "GFX9, GFX10"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:667
msgid "shared_limit"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:667
msgid "Address of the end of shared memory region."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:668
msgid "private_base"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:668
msgid "Base address of private memory region."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:669
msgid "private_limit"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:669
msgid "Address of the end of private memory region."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:670
msgid "pops_exiting_wave_id"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:670
msgid "A dedicated counter for POPS."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:676
msgid "literal"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:678
msgid ""
"A *literal* is a 64-bit value encoded as a separate 32-bit dword in the "
"instruction stream. Compare *literals* with :ref:`inline "
"constants<amdgpu_synid_constant>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:681
msgid ""
"If a number may be encoded as either a :ref:`literal<amdgpu_synid_literal>` "
"or an :ref:`inline constant<amdgpu_synid_constant>`, assembler selects the "
"latter encoding as more efficient."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:686
msgid ""
"Literals may be specified as :ref:`integer "
"numbers<amdgpu_synid_integer_number>`, :ref:`floating-point "
"numbers<amdgpu_synid_floating-point_number>`, :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>` or :ref:`relocatable "
"expressions<amdgpu_synid_relocatable_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:691
msgid ""
"An instruction may use only one literal but several operands may refer the "
"same literal."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:696
msgid "uimm8"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:698
msgid ""
"A 8-bit :ref:`integer number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute expression<amdgpu_synid_absolute_expression>`. The value must be "
"in the range 0..0xFF."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:705
msgid "uimm32"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:707
msgid ""
"A 32-bit :ref:`integer number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute expression<amdgpu_synid_absolute_expression>`. The value must be "
"in the range 0..0xFFFFFFFF."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:714
msgid "uimm20"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:716
msgid ""
"A 20-bit :ref:`integer number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:719
msgid "The value must be in the range 0..0xFFFFF."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:724
msgid "simm21"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:726
msgid ""
"A 21-bit :ref:`integer number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:729
msgid "The value must be in the range -0x100000..0x0FFFFF."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:734 ../../../AMDGPUOperandSyntax.rst:741
msgid "off"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:736
msgid ""
"A special entity which indicates that the value of this operand is not used."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:741
msgid "Indicates an unused operand."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:748
msgid "Numbers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:753
msgid "Integer Numbers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:755
msgid ""
"Integer numbers are 64 bits wide. They are converted to :ref:`expected "
"operand type<amdgpu_syn_instruction_type>` as described :ref:"
"`here<amdgpu_synid_int_conv>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:759
msgid ""
"Integer numbers may be specified in binary, octal, hexadecimal and decimal "
"formats:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:762 ../../../AMDGPUOperandSyntax.rst:784
msgid "Format"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:762
msgid "Example"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:764 ../../../AMDGPUOperandSyntax.rst:786
msgid "Decimal"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:764
msgid "[-]?[1-9][0-9]*"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:764
msgid "-1234"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:765
msgid "Binary"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:765
msgid "[-]?0b[01]+"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:765
msgid "0b1010"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:766
msgid "Octal"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:766
msgid "[-]?0[0-7]+"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:766
msgid "010"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:767 ../../../AMDGPUOperandSyntax.rst:789
msgid "Hexadecimal"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:767
msgid "[-]?0x[0-9a-fA-F]+"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:767
msgid "0xff"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:768
msgid "[-]?[0x]?[0-9][0-9a-fA-F]*[hH]"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:768
msgid "0ffh"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:774
msgid "Floating-Point Numbers"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:776
msgid ""
"All floating-point numbers are handled as double (64 bits wide). They are "
"converted to :ref:`expected operand type<amdgpu_syn_instruction_type>` as "
"described :ref:`here<amdgpu_synid_fp_conv>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:781
msgid ""
"Floating-point numbers may be specified in hexadecimal and decimal formats:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:784
msgid "Examples"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:786
msgid "[-]?[0-9]*[.][0-9]*([eE][+-]?[0-9]*)?"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:786
msgid "-1.234, 234e2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:786
msgid "Must include either a decimal separator or an exponent."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:789
msgid "[-]0x[0-9a-fA-F]*(.[0-9a-fA-F]*)?[pP][+-]?[0-9a-fA-F]+"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:789
msgid "-0x1afp-10, 0x.1afp10"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:795
msgid "Expressions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:797
msgid ""
"An expression is evaluated to a 64-bit integer. Note that floating-point "
"expressions are not supported."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:800
msgid "There are two kinds of expressions:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:802
msgid ":ref:`Absolute<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:803
msgid ":ref:`Relocatable<amdgpu_synid_relocatable_expression>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:808
msgid "Absolute Expressions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:810
msgid ""
"The value of an absolute expression does not change after program "
"relocation. Absolute expressions must not include unassigned and relocatable "
"values such as labels."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:814
msgid ""
"Absolute expressions are evaluated to 64-bit integer values and converted "
"to :ref:`expected operand type<amdgpu_syn_instruction_type>` as described :"
"ref:`here<amdgpu_synid_int_conv>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:828
msgid "Relocatable Expressions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:830
msgid "The value of a relocatable expression depends on program relocation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:832
msgid ""
"Note that use of relocatable expressions is limited with branch targets and "
"32-bit integer operands."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:835
msgid ""
"A relocatable expression is evaluated to a 64-bit integer value which "
"depends on operand kind and :ref:`relocation type<amdgpu-relocation-"
"records>` of symbol(s) used in the expression. For example, if an "
"instruction refers a label, this reference is evaluated to an offset from "
"the address after the instruction to the label address:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:846
msgid ""
"Note that values of relocatable expressions are usually unknown at assembly "
"time; they are resolved later by a linker and converted to :ref:`expected "
"operand type<amdgpu_syn_instruction_type>` as described :ref:"
"`here<amdgpu_synid_rl_conv>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:852
msgid "Operands and Operations"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:854
msgid ""
"Expressions are composed of 64-bit integer operands and operations. Operands "
"include :ref:`integer numbers<amdgpu_synid_integer_number>` and :ref:"
"`symbols<amdgpu_synid_symbol>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:858
msgid ""
"Expressions may also use \".\" which is a reference to the current PC "
"(program counter)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:860
msgid ""
":ref:`Unary<amdgpu_synid_expression_un_op>` and :ref:"
"`binary<amdgpu_synid_expression_bin_op>` operations produce 64-bit integer "
"results."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:864
msgid "Syntax of Expressions"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:866
msgid "Syntax of expressions is shown below::"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:901
msgid "Binary Operators"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:903
msgid ""
"Binary operators are described in the following table. They operate on and "
"produce 64-bit integers. Operators with higher priority are performed first."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:908 ../../../AMDGPUOperandSyntax.rst:940
msgid "Operator"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:908
msgid "Priority"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:908 ../../../AMDGPUOperandSyntax.rst:940
#: ../../../AMDGPUOperandSyntax.rst:962
msgid "Meaning"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:910
msgid "\\*"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:910 ../../../AMDGPUOperandSyntax.rst:911
#: ../../../AMDGPUOperandSyntax.rst:912
msgid "5"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:910
msgid "Integer multiplication."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:911
msgid "/"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:911
msgid "Integer division."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:912
msgid "%"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:912
msgid "Integer signed remainder."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:913 ../../../AMDGPUOperandSyntax.rst:944
msgid "\\+"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:913 ../../../AMDGPUOperandSyntax.rst:914
msgid "4"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:913
msgid "Integer addition."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:914 ../../../AMDGPUOperandSyntax.rst:945
#: ../../../AMDGPUOperandSyntax.rst:1075
msgid "\\-"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:914
msgid "Integer subtraction."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:915
msgid "<<"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:915 ../../../AMDGPUOperandSyntax.rst:916
msgid "3"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:915
msgid "Integer shift left."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:916
msgid ">>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:916
msgid "Logical shift right."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:917
msgid "=="
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:917 ../../../AMDGPUOperandSyntax.rst:918
#: ../../../AMDGPUOperandSyntax.rst:919 ../../../AMDGPUOperandSyntax.rst:920
#: ../../../AMDGPUOperandSyntax.rst:921 ../../../AMDGPUOperandSyntax.rst:922
#: ../../../AMDGPUOperandSyntax.rst:923
msgid "2"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:917
msgid "Equality comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:918
msgid "!="
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:918 ../../../AMDGPUOperandSyntax.rst:919
msgid "Inequality comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:919
msgid "<>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:920
msgid "<"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:920
msgid "Signed less than comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:921
msgid "<="
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:921
msgid "Signed less than or equal comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:922
msgid ">"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:922
msgid "Signed greater than comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:923
msgid ">="
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:923
msgid "Signed greater than or equal comparison."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:924
msgid "\\|"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:924 ../../../AMDGPUOperandSyntax.rst:925
#: ../../../AMDGPUOperandSyntax.rst:926
msgid "1"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:924
msgid "Bitwise or."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:925
msgid "^"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:925
msgid "Bitwise xor."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:926
msgid "&"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:926
msgid "Bitwise and."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:927
msgid "&&"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:927 ../../../AMDGPUOperandSyntax.rst:928
msgid "0"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:927
msgid "Logical and."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:928
msgid "||"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:928
msgid "Logical or."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:934
msgid "Unary Operators"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:936
msgid ""
"Unary operators are described in the following table. They operate on and "
"produce 64-bit integers."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:942
msgid "!"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:942
msgid "Logical negation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:943
msgid "~"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:943
msgid "Bitwise negation."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:944
msgid "Integer unary plus."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:945
msgid "Integer unary minus."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:951
msgid "Symbols"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:953
msgid ""
"A symbol is a named 64-bit integer value, representing a relocatable address "
"or an absolute (non-relocatable) number."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:957
msgid "Symbol names have the following syntax:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:957
msgid "``[a-zA-Z_.][a-zA-Z0-9_$.@]*``"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:959
msgid ""
"The table below provides several examples of syntax used for symbol "
"definition."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:964
msgid ".globl <S>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:964
msgid "Declares a global symbol S without assigning it a value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:965
msgid ".set <S>, <E>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:965 ../../../AMDGPUOperandSyntax.rst:966
msgid "Assigns the value of an expression E to a symbol S."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:966
msgid "<S> = <E>"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:967
msgid "<S>:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:967
msgid "Declares a label S and assigns it the current PC value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:970
msgid ""
"A symbol may be used before it is declared or assigned; unassigned symbols "
"are assumed to be PC-relative."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:973
msgid ""
"Additional information about symbols may be found :ref:`here<amdgpu-"
"symbols>`."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:978
msgid "Type and Size Conversion"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:980
msgid ""
"This section describes what happens when a 64-bit :ref:`integer "
"number<amdgpu_synid_integer_number>`, a :ref:`floating-point "
"number<amdgpu_synid_floating-point_number>` or an :ref:"
"`expression<amdgpu_synid_expression>` is used for an operand which has a "
"different type or size."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:989
msgid "Conversion of Integer Values"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:991
msgid ""
"Instruction operands may be specified as 64-bit :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`. These values are converted "
"to the :ref:`expected operand type<amdgpu_syn_instruction_type>` using the "
"following steps:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:995
msgid ""
"1. *Validation*. Assembler checks if the input value may be truncated "
"without loss to the required *truncation width* (see the table below). There "
"are two cases when this operation is enabled:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:998
msgid "The truncated bits are all 0."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:999
msgid ""
"The truncated bits are all 1 and the value after truncation has its MSB bit "
"set."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1001
msgid "In all other cases assembler triggers an error."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1003
msgid ""
"2. *Conversion*. The input value is converted to the expected type as "
"described in the table below. Depending on operand kind, this conversion is "
"performed by either assembler or AMDGPU H/W (or both)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1007 ../../../AMDGPUOperandSyntax.rst:1069
msgid "Expected type"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1007
msgid "Truncation Width"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1007 ../../../AMDGPUOperandSyntax.rst:1069
msgid "Conversion"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1009 ../../../AMDGPUOperandSyntax.rst:1071
msgid "i16, u16, b16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1009 ../../../AMDGPUOperandSyntax.rst:1013
msgid "num.u16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1009
msgid "Truncate to 16 bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1010 ../../../AMDGPUOperandSyntax.rst:1074
msgid "i32, u32, b32"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1010 ../../../AMDGPUOperandSyntax.rst:1011
#: ../../../AMDGPUOperandSyntax.rst:1012 ../../../AMDGPUOperandSyntax.rst:1014
#: ../../../AMDGPUOperandSyntax.rst:1015
msgid "32"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1010 ../../../AMDGPUOperandSyntax.rst:1014
msgid "num.u32"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1010
msgid "Truncate to 32 bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1011
msgid "i64"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1011
msgid "{-1,num.i32}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1011
msgid "Truncate to 32 bits and then sign-extend the result to 64 bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1012
msgid "u64, b64"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1012
msgid "{0,num.u32}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1012
msgid "Truncate to 32 bits and then zero-extend the result to 64 bits."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1013 ../../../AMDGPUOperandSyntax.rst:1071
#: ../../../AMDGPUOperandSyntax.rst:1076
msgid "f16"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1013
msgid "Use low 16 bits as an f16 value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1014 ../../../AMDGPUOperandSyntax.rst:1074
#: ../../../AMDGPUOperandSyntax.rst:1077
msgid "f32"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1014
msgid "Use low 32 bits as an f32 value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1015 ../../../AMDGPUOperandSyntax.rst:1078
msgid "f64"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1015
msgid "{num.u32,0}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1015
msgid ""
"Use low 32 bits of the number as high 32 bits of the result; low 32 bits of "
"the result are zeroed."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1019 ../../../AMDGPUOperandSyntax.rst:1084
msgid "Examples of enabled conversions:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1044 ../../../AMDGPUOperandSyntax.rst:1105
msgid "Examples of disabled conversions:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1056
msgid "Conversion of Floating-Point Values"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1058
msgid ""
"Instruction operands may be specified as 64-bit :ref:`floating-point "
"numbers<amdgpu_synid_floating-point_number>`. These values are converted to "
"the :ref:`expected operand type<amdgpu_syn_instruction_type>` using the "
"following steps:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1061
msgid ""
"1. *Validation*. Assembler checks if the input f64 number can be converted "
"to the *required floating-point type* (see the table below) without overflow "
"or underflow. Precision lost is allowed. If this conversion is not possible, "
"assembler triggers an error."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1065
msgid ""
"2. *Conversion*. The input value is converted to the expected type as "
"described in the table below. Depending on operand kind, this is performed "
"by either assembler or AMDGPU H/W (or both)."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1069
msgid "Required FP Type"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1071 ../../../AMDGPUOperandSyntax.rst:1076
msgid "f16(num)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1071
msgid ""
"Convert to f16 and use bits of the result as an integer value. The value has "
"to be encoded as a literal or an error occurs. Note that the value cannot be "
"encoded as an inline constant."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1074 ../../../AMDGPUOperandSyntax.rst:1077
msgid "f32(num)"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1074
msgid "Convert to f32 and use bits of the result as an integer value."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1075
msgid "i64, u64, b64"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1075
msgid "Conversion disabled."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1076
msgid "Convert to f16."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1077
msgid "Convert to f32."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1078
msgid "{num.u32.hi,0}"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1078
msgid ""
"Use high 32 bits of the number as high 32 bits of the result; zero-fill low "
"32 bits of the result."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1081
msgid "Note that the result may differ from the original number."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1116
msgid "Conversion of Relocatable Values"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1118
msgid ""
":ref:`Relocatable expressions<amdgpu_synid_relocatable_expression>` may be "
"used with 32-bit integer operands and jump targets."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1121
msgid ""
"When the value of a relocatable expression is resolved by a linker, it is "
"converted as needed and truncated to the operand size. The conversion "
"depends on :ref:`relocation type<amdgpu-relocation-records>` and operand "
"kind."
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1125
msgid ""
"For example, when a 32-bit operand of an instruction refers a relocatable "
"expression *expr*, this reference is evaluated to a 64-bit offset from the "
"address after the instruction to the address being referenced, *counted in "
"bytes*. Then the value is truncated to 32 bits and encoded as a literal:"
msgstr ""

#: ../../../AMDGPUOperandSyntax.rst:1136
msgid ""
"As another example, when a branch instruction refers a label, this reference "
"is evaluated to an offset from the address after the instruction to the "
"label address, *counted in dwords*. Then the value is truncated to 16 bits:"
msgstr ""
