
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000096                       # Number of seconds simulated
sim_ticks                                    95698500                       # Number of ticks simulated
final_tick                                   95698500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197197                       # Simulator instruction rate (inst/s)
host_op_rate                                   200343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16952086                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648192                       # Number of bytes of host memory used
host_seconds                                     5.65                       # Real time elapsed on the host
sim_insts                                     1113215                       # Number of instructions simulated
sim_ops                                       1130979                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             115904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            90                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 90                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         408616645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         633322361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          35444652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16719175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          37450953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          25413146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          33438351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          20731777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1211137061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    408616645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     35444652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     37450953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     33438351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        514950600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60189031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60189031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60189031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        408616645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        633322361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         35444652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16719175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         37450953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         25413146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         33438351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         20731777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1271326092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         90                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       90                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 112576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  115968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5760                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      95691000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   90                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.856187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.720691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.629814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           98     32.78%     32.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     20.40%     53.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.36%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      6.35%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.35%     72.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.01%     76.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      3.34%     79.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.01%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           55     18.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          299                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     417.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    185.361317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    551.005974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.125561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17924000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                50905250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10189.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28939.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1176.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1211.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      57                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50310.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1912680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11887200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 272160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53156205                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9588750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               83963340                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            896.134692                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     15470250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      75118500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   302400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   165000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1380600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             33312510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             26996250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               68434440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.386115                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44755000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  32742                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            30453                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1439                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               29122                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  26054                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.465009                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    886                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 107                       # Number of system calls
system.cpu0.numCycles                          191398                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             56420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        354575                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      32742                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             26940                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        99274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3017                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    43106                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  741                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            157204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.368559                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.405343                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  101833     64.78%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1903      1.21%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2603      1.66%     67.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     775      0.49%     68.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    3110      1.98%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     708      0.45%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2698      1.72%     72.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   17847     11.35%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   25727     16.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              157204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.171068                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.852553                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   54082                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                50784                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    46543                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 4595                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1200                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 957                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                362455                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1163                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1200                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   55996                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4249                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8200                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    49141                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                38418                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                358248                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  134                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  1939                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   342                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 35228                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             453598                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1769125                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          574200                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               419417                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   34181                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               148                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           147                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    16525                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               75150                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              23039                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1441                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             591                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    351710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                302                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   339350                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              966                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          22723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        74542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            90                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       157204                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.158660                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.823627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              59008     37.54%     37.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               7977      5.07%     42.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               5189      3.30%     45.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              19125     12.17%     58.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              65905     41.92%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         157204                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               192219     56.64%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               51354     15.13%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               73960     21.79%     93.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21814      6.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                339350                       # Type of FU issued
system.cpu0.iq.rate                          1.773007                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                         16                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000047                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            836830                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           374760                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       335865                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                339338                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4942                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1824                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1200                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2793                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1271                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             352020                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              213                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                75150                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               23039                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               139                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1233                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            54                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           628                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          557                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1185                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               337737                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                72963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1613                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       94604                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   27691                       # Number of branches executed
system.cpu0.iew.exec_stores                     21641                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.764580                       # Inst execution rate
system.cpu0.iew.wb_sent                        336553                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       335893                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   262559                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   461136                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.754945                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.569374                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          22734                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1131                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       153861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.140172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.742016                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        63040     40.97%     40.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        37186     24.17%     65.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         6998      4.55%     69.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3282      2.13%     71.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5555      3.61%     75.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        16512     10.73%     86.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2536      1.65%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1751      1.14%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        17001     11.05%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       153861                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              315120                       # Number of instructions committed
system.cpu0.commit.committedOps                329289                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         91423                       # Number of memory references committed
system.cpu0.commit.loads                        70208                       # Number of loads committed
system.cpu0.commit.membars                        125                       # Number of memory barriers committed
system.cpu0.commit.branches                     26759                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   303091                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 325                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          186637     56.68%     56.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          51226     15.56%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          70208     21.32%     93.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         21215      6.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           329289                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                17001                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      488479                       # The number of ROB reads
system.cpu0.rob.rob_writes                     707403                       # The number of ROB writes
system.cpu0.timesIdled                            402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          34194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     315120                       # Number of Instructions Simulated
system.cpu0.committedOps                       329289                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.607381                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.607381                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.646412                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.646412                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  535020                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 277324                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1228545                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  150245                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  95310                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              141                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          538.065541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              82124                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              814                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           100.889435                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   538.065541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.525455                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.525455                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           188396                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          188396                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        72216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          72216                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9804                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        82020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           82020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        82025                       # number of overall hits
system.cpu0.dcache.overall_hits::total          82025                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          331                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          331                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11259                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11590                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11590                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11590                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11590                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     19777531                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     19777531                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    590723223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    590723223                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    610500754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    610500754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    610500754                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    610500754                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        72547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        72547                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        21063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        21063                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        93610                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        93610                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        93615                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        93615                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004563                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004563                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.534539                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.534539                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.123812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.123812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.123805                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.123805                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59750.848943                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59750.848943                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52466.757527                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52466.757527                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52674.784642                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52674.784642                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52674.784642                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52674.784642                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu0.dcache.writebacks::total               90                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          142                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10494                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10494                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10636                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10636                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10636                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          765                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          765                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          954                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12071748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12071748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     39174501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     39174501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     51246249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51246249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     51246249                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51246249                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036320                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036320                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.010191                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010191                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.010191                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010191                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63871.682540                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63871.682540                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51208.498039                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51208.498039                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53717.242138                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53717.242138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53717.242138                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53717.242138                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              232                       # number of replacements
system.cpu0.icache.tags.tagsinuse          301.928236                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              42285                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              611                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            69.206219                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   301.928236                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.589704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.589704                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86823                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86823                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        42285                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          42285                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        42285                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           42285                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        42285                       # number of overall hits
system.cpu0.icache.overall_hits::total          42285                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          821                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          821                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          821                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           821                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          821                       # number of overall misses
system.cpu0.icache.overall_misses::total          821                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44731250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44731250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44731250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44731250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44731250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44731250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        43106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        43106                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        43106                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        43106                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        43106                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        43106                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.019046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.019046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.019046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54483.861145                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54483.861145                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54483.861145                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54483.861145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54483.861145                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54483.861145                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          612                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          612                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34237500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34237500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34237500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34237500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34237500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34237500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014198                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014198                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014198                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014198                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014198                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55943.627451                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55943.627451                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55943.627451                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55943.627451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55943.627451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55943.627451                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  24179                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            23734                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              554                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               20923                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  20646                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.676098                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    205                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           85178                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             37282                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        286814                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      24179                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             20851                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        43998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1181                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    35376                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  106                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             81892                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.528904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.744611                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   42365     51.73%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     675      0.82%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     107      0.13%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     297      0.36%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     626      0.76%     53.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     234      0.29%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     180      0.22%     54.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16809     20.53%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   20599     25.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               81892                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.283864                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.367231                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   36618                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 6050                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    35591                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3071                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   561                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 211                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                286260                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   561                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   37411                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1421                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1400                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    37810                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3288                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                282944                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  2462                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   724                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             384840                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1393502                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          460385                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               366588                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   18248                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     7078                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               71402                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2167                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1100                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             129                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    279049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   275353                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              461                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        37216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        81892                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.362392                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.181237                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               6185      7.55%      7.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2846      3.48%     11.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               2023      2.47%     13.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              14891     18.18%     31.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              55947     68.32%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          81892                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   259    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               152530     55.39%     55.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               48004     17.43%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               72874     26.47%     99.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1945      0.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                275353                       # Type of FU issued
system.cpu1.iq.rate                          3.232677                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                        259                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000941                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            633318                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           289235                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       271506                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                275612                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2469                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          381                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   561                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1021                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   49                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             279127                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                4                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                71402                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2167                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   19                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           446                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 531                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               274431                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                72080                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              922                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       73974                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   22231                       # Number of branches executed
system.cpu1.iew.exec_stores                      1894                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.221853                       # Inst execution rate
system.cpu1.iew.wb_sent                        271956                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       271506                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   229683                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   364409                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.187513                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.630289                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          10039                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              525                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        80486                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.342519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.959580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         9522     11.83%     11.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        31696     39.38%     51.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2003      2.49%     53.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2376      2.95%     56.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          358      0.44%     57.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        16492     20.49%     77.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          353      0.44%     78.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1302      1.62%     79.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        16384     20.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        80486                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              267779                       # Number of instructions committed
system.cpu1.commit.committedOps                269026                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         70719                       # Number of memory references committed
system.cpu1.commit.loads                        68933                       # Number of loads committed
system.cpu1.commit.membars                         36                       # Number of memory barriers committed
system.cpu1.commit.branches                     22020                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   247154                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  92                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          150304     55.87%     55.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48003     17.84%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          68933     25.62%     99.34% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1786      0.66%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           269026                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                16384                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      342829                       # The number of ROB reads
system.cpu1.rob.rob_writes                     559607                       # The number of ROB writes
system.cpu1.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      106219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     267779                       # Number of Instructions Simulated
system.cpu1.committedOps                       269026                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.318091                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.318091                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.143758                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.143758                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  446344                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 239603                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1032099                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  130540                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  72759                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          119.349218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              70900                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           212.275449                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   119.349218                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.116552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.116552                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           144172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          144172                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        69239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          69239                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1659                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        70898                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           70898                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        70898                       # number of overall hits
system.cpu1.dcache.overall_hits::total          70898                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          882                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          882                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            5                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1003                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1003                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1008                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1008                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     16761936                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     16761936                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2630998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2630998                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     19392934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     19392934                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     19392934                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     19392934                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        70121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        70121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        71901                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        71901                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        71906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        71906                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012578                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012578                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.067978                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067978                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.013950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014018                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014018                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19004.462585                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19004.462585                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21743.785124                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21743.785124                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 19334.929212                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19334.929212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19239.021825                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19239.021825                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1604                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.861878                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          659                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          659                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          659                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          286                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5761032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5761032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       826751                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       826751                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       173250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       173250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6587783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6587783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6761033                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6761033                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004079                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.032584                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032584                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004784                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004784                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004812                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004812                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20143.468531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20143.468531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14254.327586                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14254.327586                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        86625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        86625                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19150.531977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19150.531977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19540.557803                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19540.557803                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           19.665363                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              35289                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           665.830189                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    19.665363                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.038409                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.038409                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70805                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70805                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        35289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          35289                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        35289                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           35289                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        35289                       # number of overall hits
system.cpu1.icache.overall_hits::total          35289                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           87                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           87                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           87                       # number of overall misses
system.cpu1.icache.overall_misses::total           87                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6423750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6423750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6423750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6423750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6423750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6423750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        35376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        35376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        35376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        35376                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        35376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        35376                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002459                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002459                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002459                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002459                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002459                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002459                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73836.206897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73836.206897                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73836.206897                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73836.206897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73836.206897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73836.206897                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           34                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4000750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4000750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4000750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4000750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4000750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4000750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001498                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001498                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001498                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001498                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 75485.849057                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75485.849057                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 75485.849057                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75485.849057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 75485.849057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75485.849057                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  23672                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            23255                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              541                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               20573                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  20379                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.057016                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    185                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           84681                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             37292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        284343                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      23672                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             20564                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        43302                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1149                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    35264                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   99                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             81176                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.527151                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.745386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   42069     51.82%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     620      0.76%     52.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     126      0.16%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     259      0.32%     53.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     597      0.74%     53.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     211      0.26%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     186      0.23%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   16752     20.64%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   20356     25.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               81176                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.279543                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.357813                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   36459                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 5801                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    35390                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2979                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   546                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 190                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                283863                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   546                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   37188                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1333                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1456                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    37584                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 3068                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                280632                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  2325                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   614                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             381140                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1382394                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          457277                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               363961                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   17175                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                29                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            29                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     6282                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               71051                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2012                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1112                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             144                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    276822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   273499                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              291                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           9325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        35429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        81176                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.369210                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.170237                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5968      7.35%      7.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2773      3.42%     10.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               2003      2.47%     13.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              15008     18.49%     31.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              55424     68.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          81176                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   250    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               151026     55.22%     55.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               48004     17.55%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               72641     26.56%     99.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1828      0.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                273499                       # Type of FU issued
system.cpu2.iq.rate                          3.229756                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                        250                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000914                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            628715                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           286226                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       269638                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                273749                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         2319                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          249                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1918                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   546                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    877                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   51                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             276896                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                71051                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2012                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   28                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           443                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 519                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               272585                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                71828                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              914                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       73640                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   21805                       # Number of branches executed
system.cpu2.iew.exec_stores                      1812                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.218963                       # Inst execution rate
system.cpu2.iew.wb_sent                        270094                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       269638                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   228278                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   361491                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.184162                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.631490                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           9260                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              513                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        79879                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.349666                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.952906                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         9242     11.57%     11.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        31493     39.43%     51.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1952      2.44%     53.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         2480      3.10%     56.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          314      0.39%     56.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        16623     20.81%     77.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          276      0.35%     78.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1288      1.61%     79.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        16211     20.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        79879                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              266359                       # Number of instructions committed
system.cpu2.commit.committedOps                267568                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         70495                       # Number of memory references committed
system.cpu2.commit.loads                        68732                       # Number of loads committed
system.cpu2.commit.membars                         34                       # Number of memory barriers committed
system.cpu2.commit.branches                     21669                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   246041                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  88                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          149070     55.71%     55.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          48003     17.94%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          68732     25.69%     99.34% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1763      0.66%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           267568                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                16211                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      340171                       # The number of ROB reads
system.cpu2.rob.rob_writes                     555023                       # The number of ROB writes
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      106716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     266359                       # Number of Instructions Simulated
system.cpu2.committedOps                       267568                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.317921                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.317921                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.145440                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.145440                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  443911                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 238765                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1025760                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  128199                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  72379                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          118.012115                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              70640                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              333                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           212.132132                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   118.012115                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.115246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.115246                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.325195                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           143588                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          143588                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        69000                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          69000                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1636                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1636                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data        70636                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           70636                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        70637                       # number of overall hits
system.cpu2.dcache.overall_hits::total          70637                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          853                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          853                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          121                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          974                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           974                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          978                       # number of overall misses
system.cpu2.dcache.overall_misses::total          978                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     15682175                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     15682175                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3116242                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3116242                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        50500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        50500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     18798417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     18798417                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     18798417                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     18798417                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        69853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        69853                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1757                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        71610                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        71610                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        71615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        71615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012211                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.068867                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.068867                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013601                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013601                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013656                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013656                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18384.730363                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18384.730363                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25754.066116                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25754.066116                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 16833.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 16833.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19300.222793                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19300.222793                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 19221.285276                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19221.285276                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1597                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              176                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.073864                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          569                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          569                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          632                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          632                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          284                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          344                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5732788                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5732788                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1094754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1094754                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data       137250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       137250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        40500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        40500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      6827542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6827542                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      6964792                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      6964792                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.033011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.004776                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004776                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.004803                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004803                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20185.873239                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20185.873239                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 18875.068966                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 18875.068966                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        68625                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        68625                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        13500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19963.573099                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19963.573099                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20246.488372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20246.488372                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           18.531325                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              35176                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           628.142857                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    18.531325                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.036194                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.036194                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            70584                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           70584                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        35176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          35176                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        35176                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           35176                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        35176                       # number of overall hits
system.cpu2.icache.overall_hits::total          35176                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           88                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           88                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           88                       # number of overall misses
system.cpu2.icache.overall_misses::total           88                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5568250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5568250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5568250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5568250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5568250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5568250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        35264                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        35264                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        35264                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        35264                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        35264                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        35264                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002495                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002495                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002495                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002495                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002495                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002495                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 63275.568182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63275.568182                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 63275.568182                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63275.568182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 63275.568182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63275.568182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3762500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3762500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3762500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3762500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3762500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3762500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001588                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001588                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001588                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001588                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001588                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001588                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 67187.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67187.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 67187.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67187.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 67187.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67187.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  22971                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            22592                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              531                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               22706                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  20011                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.130891                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    177                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           84382                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             37409                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        282245                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      22971                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             20188                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        42805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1129                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    35287                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  154                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             80786                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.516760                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.744577                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   41984     51.97%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     618      0.76%     52.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     144      0.18%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     221      0.27%     53.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     583      0.72%     53.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     201      0.25%     54.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     162      0.20%     54.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   16757     20.74%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   20116     24.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               80786                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.272226                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.344848                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   36463                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5855                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    35160                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2772                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   535                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 168                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                281020                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   535                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   37133                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1162                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1921                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    37226                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 2808                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                278381                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  2089                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   567                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             377074                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1371544                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          454583                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               359489                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   17581                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                35                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            36                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     5894                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               71000                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1944                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1045                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             106                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    274665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   270953                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              606                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           9639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        36540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        80786                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.353960                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.194505                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               6342      7.85%      7.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2761      3.42%     11.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               2062      2.55%     13.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              14416     17.84%     31.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              55205     68.33%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          80786                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   250    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               148982     54.98%     54.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               48004     17.72%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               72208     26.65%     99.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1759      0.65%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                270953                       # Type of FU issued
system.cpu3.iq.rate                          3.211028                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                        250                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000923                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            623548                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           284386                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       267176                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                271203                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         2606                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          218                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   535                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    820                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                   40                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             274738                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               21                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                71000                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1944                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   32                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           434                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 508                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               270096                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                71538                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              857                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       73292                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   21165                       # Number of branches executed
system.cpu3.iew.exec_stores                      1754                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.200872                       # Inst execution rate
system.cpu3.iew.wb_sent                        267647                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       267176                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   226956                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   359258                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.166268                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.631735                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           9580                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              502                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        79458                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.336303                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.960997                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         9538     12.00%     12.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        31285     39.37%     51.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1914      2.41%     53.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         2324      2.92%     56.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          272      0.34%     57.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        16385     20.62%     77.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          358      0.45%     78.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1206      1.52%     79.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        16176     20.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        79458                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              263957                       # Number of instructions committed
system.cpu3.commit.committedOps                265096                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         70120                       # Number of memory references committed
system.cpu3.commit.loads                        68394                       # Number of loads committed
system.cpu3.commit.membars                         32                       # Number of memory barriers committed
system.cpu3.commit.branches                     21069                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   244155                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  80                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          146973     55.44%     55.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          48003     18.11%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.55% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          68394     25.80%     99.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1726      0.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           265096                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                16176                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      337646                       # The number of ROB reads
system.cpu3.rob.rob_writes                     550749                       # The number of ROB writes
system.cpu3.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      107015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     263957                       # Number of Instructions Simulated
system.cpu3.committedOps                       265096                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.319681                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.319681                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.128120                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.128120                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  440635                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 237794                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1017552                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  124820                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  72165                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          118.369211                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              70475                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              337                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           209.124629                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   118.369211                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.115595                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.115595                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.329102                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           143166                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          143166                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        68867                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          68867                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1596                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        70463                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           70463                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        70464                       # number of overall hits
system.cpu3.dcache.overall_hits::total          70464                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          810                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          932                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           932                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          936                       # number of overall misses
system.cpu3.dcache.overall_misses::total          936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     13748236                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     13748236                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      3028250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3028250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        41001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        41001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        22001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        22001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     16776486                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     16776486                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     16776486                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     16776486                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        69677                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        69677                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1718                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        71395                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        71395                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        71400                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        71400                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011625                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011625                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.071013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071013                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.013054                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013054                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013109                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013109                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 16973.130864                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16973.130864                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 24821.721311                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24821.721311                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        13667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        13667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         9500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         9500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18000.521459                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18000.521459                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 17923.596154                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17923.596154                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1278                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.517647                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          527                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          527                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          589                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          283                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5147006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5147006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1021000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1021000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       137250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       137250                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        31499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        31499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        18499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        18499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      6168006                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      6168006                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      6305256                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      6305256                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.034924                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034924                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004804                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004804                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004832                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004832                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18187.300353                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18187.300353                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 17016.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17016.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        68625                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        68625                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10499.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10499.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         7250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         7250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 17982.524781                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17982.524781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 18276.104348                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18276.104348                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.201824                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              35218                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           704.360000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.201824                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.035550                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.035550                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            70624                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           70624                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        35218                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          35218                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        35218                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           35218                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        35218                       # number of overall hits
system.cpu3.icache.overall_hits::total          35218                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           69                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           69                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           69                       # number of overall misses
system.cpu3.icache.overall_misses::total           69                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4575250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4575250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4575250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4575250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4575250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4575250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        35287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        35287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        35287                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        35287                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        35287                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        35287                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001955                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001955                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001955                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001955                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001955                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001955                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 66307.971014                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66307.971014                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 66307.971014                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66307.971014                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 66307.971014                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66307.971014                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3506250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3506250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3506250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3506250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3506250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3506250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001417                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001417                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001417                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001417                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001417                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        70125                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        70125                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        70125                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        70125                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        70125                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        70125                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1830                       # Transaction distribution
system.membus.trans_dist::ReadResp               1829                       # Transaction distribution
system.membus.trans_dist::Writeback                90                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               930                       # Transaction distribution
system.membus.trans_dist::ReadExResp              930                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        66368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              963                       # Total snoops (count)
system.membus.snoop_fanout::samples              2872                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    2872    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                2872                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4010495                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3251000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5038245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy             284250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1786467                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer9.occupancy             298000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1785208                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer13.occupancy            264250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1749246                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
