-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test_Block_entry_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    rows_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_c1_full_n : IN STD_LOGIC;
    rows_c1_write : OUT STD_LOGIC;
    rows_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_c2_full_n : IN STD_LOGIC;
    rows_c2_write : OUT STD_LOGIC;
    rows_c2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_c3_full_n : IN STD_LOGIC;
    rows_c3_write : OUT STD_LOGIC;
    rows_c3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_c4_full_n : IN STD_LOGIC;
    rows_c4_write : OUT STD_LOGIC;
    rows_c4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    rows_c4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_c_full_n : IN STD_LOGIC;
    cols_c_write : OUT STD_LOGIC;
    cols_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_c5_full_n : IN STD_LOGIC;
    cols_c5_write : OUT STD_LOGIC;
    cols_c5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_c6_full_n : IN STD_LOGIC;
    cols_c6_write : OUT STD_LOGIC;
    cols_c6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_c7_full_n : IN STD_LOGIC;
    cols_c7_write : OUT STD_LOGIC;
    cols_c7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    cols_c7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Gemv_Test_Block_entry_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal rows_c1_blk_n : STD_LOGIC;
    signal rows_c2_blk_n : STD_LOGIC;
    signal rows_c3_blk_n : STD_LOGIC;
    signal rows_c4_blk_n : STD_LOGIC;
    signal cols_c_blk_n : STD_LOGIC;
    signal cols_c5_blk_n : STD_LOGIC;
    signal cols_c6_blk_n : STD_LOGIC;
    signal cols_c7_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal cols_c7_write_local : STD_LOGIC;
    signal cols_c6_write_local : STD_LOGIC;
    signal cols_c5_write_local : STD_LOGIC;
    signal cols_c_write_local : STD_LOGIC;
    signal rows_c4_write_local : STD_LOGIC;
    signal rows_c3_write_local : STD_LOGIC;
    signal rows_c2_write_local : STD_LOGIC;
    signal rows_c1_write_local : STD_LOGIC;
    signal mul_ln59_fu_118_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_32s_32s_32_1_1_U13 : component Gemv_Test_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => cols,
        din1 => rows,
        dout => mul_ln59_fu_118_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_return_0_preg <= mul_ln59_fu_118_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_return_1_preg <= mul_ln59_fu_118_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_return_2_preg <= mul_ln59_fu_118_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_return_3_preg <= mul_ln59_fu_118_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                    ap_return_4_preg <= mul_ln59_fu_118_p2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, rows_c1_full_n, rows_c2_full_n, rows_c3_full_n, rows_c4_full_n, cols_c_full_n, cols_c5_full_n, cols_c6_full_n, cols_c7_full_n)
    begin
                ap_block_state1 <= ((cols_c7_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (cols_c6_full_n = ap_const_logic_0) or (cols_c5_full_n = ap_const_logic_0) or (cols_c_full_n = ap_const_logic_0) or (rows_c4_full_n = ap_const_logic_0) or (rows_c3_full_n = ap_const_logic_0) or (rows_c2_full_n = ap_const_logic_0) or (rows_c1_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_return_0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, mul_ln59_fu_118_p2, ap_return_0_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_return_0 <= mul_ln59_fu_118_p2;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, mul_ln59_fu_118_p2, ap_return_1_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_return_1 <= mul_ln59_fu_118_p2;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, mul_ln59_fu_118_p2, ap_return_2_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_return_2 <= mul_ln59_fu_118_p2;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, mul_ln59_fu_118_p2, ap_return_3_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_return_3 <= mul_ln59_fu_118_p2;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_state1, ap_block_state1, mul_ln59_fu_118_p2, ap_return_4_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            ap_return_4 <= mul_ln59_fu_118_p2;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    cols_c5_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cols_c5_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_c5_blk_n <= cols_c5_full_n;
        else 
            cols_c5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_c5_din <= cols;
    cols_c5_write <= cols_c5_write_local;

    cols_c5_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            cols_c5_write_local <= ap_const_logic_1;
        else 
            cols_c5_write_local <= ap_const_logic_0;
        end if; 
    end process;


    cols_c6_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cols_c6_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_c6_blk_n <= cols_c6_full_n;
        else 
            cols_c6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_c6_din <= cols;
    cols_c6_write <= cols_c6_write_local;

    cols_c6_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            cols_c6_write_local <= ap_const_logic_1;
        else 
            cols_c6_write_local <= ap_const_logic_0;
        end if; 
    end process;


    cols_c7_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cols_c7_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_c7_blk_n <= cols_c7_full_n;
        else 
            cols_c7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_c7_din <= cols;
    cols_c7_write <= cols_c7_write_local;

    cols_c7_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            cols_c7_write_local <= ap_const_logic_1;
        else 
            cols_c7_write_local <= ap_const_logic_0;
        end if; 
    end process;


    cols_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, cols_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_c_blk_n <= cols_c_full_n;
        else 
            cols_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_c_din <= cols;
    cols_c_write <= cols_c_write_local;

    cols_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            cols_c_write_local <= ap_const_logic_1;
        else 
            cols_c_write_local <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    rows_c1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c1_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c1_blk_n <= rows_c1_full_n;
        else 
            rows_c1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_c1_din <= rows;
    rows_c1_write <= rows_c1_write_local;

    rows_c1_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            rows_c1_write_local <= ap_const_logic_1;
        else 
            rows_c1_write_local <= ap_const_logic_0;
        end if; 
    end process;


    rows_c2_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c2_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c2_blk_n <= rows_c2_full_n;
        else 
            rows_c2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_c2_din <= rows;
    rows_c2_write <= rows_c2_write_local;

    rows_c2_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            rows_c2_write_local <= ap_const_logic_1;
        else 
            rows_c2_write_local <= ap_const_logic_0;
        end if; 
    end process;


    rows_c3_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c3_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c3_blk_n <= rows_c3_full_n;
        else 
            rows_c3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_c3_din <= rows;
    rows_c3_write <= rows_c3_write_local;

    rows_c3_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            rows_c3_write_local <= ap_const_logic_1;
        else 
            rows_c3_write_local <= ap_const_logic_0;
        end if; 
    end process;


    rows_c4_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, rows_c4_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_c4_blk_n <= rows_c4_full_n;
        else 
            rows_c4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_c4_din <= rows;
    rows_c4_write <= rows_c4_write_local;

    rows_c4_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            rows_c4_write_local <= ap_const_logic_1;
        else 
            rows_c4_write_local <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
