m255
K3
13
cModel Technology
Z0 dC:\Users\Jorge Cuastumal\Desktop\Univalle\Febrero - Junio 2025\Udemy\FPGA_projects\Sequential_Logic\SIPO_Shift_Reg\sim
vshift_reg_siso
Z1 I[cozcm_66Z@a`Cdho>n7m1
Z2 VUDnE3F9YSl<779_nO?jNV3
Z3 dC:\Users\Jorge Cuastumal\Desktop\Univalle\Febrero - Junio 2025\Udemy\FPGA_projects\Sequential_Logic\SISO_shift_Reg\sim
Z4 w1740352908
Z5 8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/shift_reg_siso.v
Z6 FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/shift_reg_siso.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
!i10b 1
Z9 !s100 l8XNmbmOQK8VJ0U_V]8=J0
!s85 0
Z10 !s108 1740353396.580000
Z11 !s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/shift_reg_siso.v|
Z12 !s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/shift_reg_siso.v|
!s101 -O0
vtb_shift_reg_siso
!i10b 1
!s100 F:^cBiJ2Pk0fB`]4oESeU3
Iz<Z7Fn_hNDY=V_hbK>7b81
Vc9]ZN]N<WOCQ]=_<F_z5m0
R3
w1740353332
8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/tb_shift_reg_siso.v
FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/tb_shift_reg_siso.v
L0 3
R7
r1
!s85 0
31
!s108 1740353396.751000
!s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/tb_shift_reg_siso.v|
!s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/FPGA_projects/Sequential_Logic/SISO_shift_Reg/rtl/tb_shift_reg_siso.v|
!s101 -O0
R8
