
*** Running vivado
    with args -log DAQ_Z30_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DAQ_Z30_Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DAQ_Z30_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGAproj/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30_Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30_Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DAQ_Z30_Top -part xc7z030ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.277 ; gain = 111.242
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 230 - type: integer 
	Parameter POINT_NUM_Y bound to: 210 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-12996-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "BLOCK[2].DataX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.129 ; gain = 607.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.129 ; gain = 607.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.129 ; gain = 607.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1747.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1/design_1_CNTtest_0_1_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1/design_1_CNTtest_0_1_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2064.348 ; gain = 0.215
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2064.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_OBUFGDS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_IBUFG_DS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ADS4249_Decode_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_inputclk_ds_gbuf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mj_not_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/count_ip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CNTtest_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[0].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[1].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[2].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[3].state_reg' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[1].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[0].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[2].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[3].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               32 Bit    Registers := 10    
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 908   
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Multipliers : 
	              13x58  Multipliers := 4     
	              32x32  Multipliers := 1     
	              13x45  Multipliers := 8     
	              13x32  Multipliers := 12    
	               1x32  Multipliers := 4     
	              20x32  Multipliers := 8     
+---RAMs : 
	             115K Bit	(3680 X 32 bit)          RAMs := 1     
	             105K Bit	(3360 X 32 bit)          RAMs := 1     
	               7K Bit	(230 X 32 bit)          RAMs := 7     
	               6K Bit	(210 X 32 bit)          RAMs := 7     
	               4K Bit	(230 X 20 bit)          RAMs := 4     
	               4K Bit	(210 X 20 bit)          RAMs := 4     
	               3K Bit	(230 X 14 bit)          RAMs := 1     
	               2K Bit	(210 X 14 bit)          RAMs := 1     
	               1K Bit	(50 X 32 bit)          RAMs := 14    
	             1000 Bit	(50 X 20 bit)          RAMs := 8     
+---Muxes : 
	   2 Input  700 Bit        Muxes := 3     
	   5 Input   44 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 28    
	   2 Input   32 Bit        Muxes := 54    
	   2 Input   20 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	   5 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP fifo_rd_count0, operation Mode is: C+1.
DSP Report: operator fifo_rd_count0 is absorbed into DSP fifo_rd_count0.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+(A:0x0):B.
DSP Report: register CrossCorrelation[0].kk_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[11][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[12][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[13][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[14][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[15][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[16][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[17][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[18][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[19][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[20][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[21][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[22][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[23][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[24][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[25][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[26][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[27][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[28][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[29][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[30][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[31][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[32][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[33][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[34][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[49][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[48][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[47][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[46][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[45][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[44][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[43][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[42][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[41][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[40][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[39][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[38][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[37][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[36][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
INFO: [Synth 8-4471] merging register 'BLOCK[2].SampleX_reg[35][13:0]' into 'BLOCK[2].SampleX_reg[10][13:0]'
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP TimeCNT_C_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_C_reg is absorbed into DSP TimeCNT_C_reg.
DSP Report: operator TimeCNT_C0 is absorbed into DSP TimeCNT_C_reg.
DSP Report: Generating DSP TimeCNT_B_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_B_reg is absorbed into DSP TimeCNT_B_reg.
DSP Report: operator TimeCNT_B0 is absorbed into DSP TimeCNT_B_reg.
DSP Report: Generating DSP TimeCNT_A_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_A_reg is absorbed into DSP TimeCNT_A_reg.
DSP Report: operator TimeCNT_A0 is absorbed into DSP TimeCNT_A_reg.
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED1 in module design_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED2 in module design_1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[0]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[1]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[2]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[3]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[4]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[5]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[6]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[7]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[8]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[9]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[10]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[11]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[12]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[13]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[14]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[15]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[16]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[17]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[18]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[19]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[20]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[21]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[22]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[23]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[24]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[25]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[26]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[27]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[28]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[29]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[30]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_AXIS_tdata_reg[31] )
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[3].temp4_reg' and it is trimmed from '32' to '18' bits. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:675]
WARNING: [Synth 8-3936] Found unconnected internal register 'BLOCK[2].temp4_reg' and it is trimmed from '32' to '18' bits. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:675]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:905]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].CntVal0 was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:676]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[3].CntVal_reg was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:596]
WARNING: [Synth 8-6014] Unused sequential element p_43_out was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:678]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].CntVal0 was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:676]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].CntVal0 was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:676]
DSP Report: Generating DSP CrossCorrelation[0].j_reg_rep, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].j_reg_rep is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: operator CrossCorrelation[0].j0 is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: Generating DSP BLOCK[3].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].MaxIndex4 is absorbed into DSP BLOCK[3].MaxIndex4.
DSP Report: Generating DSP BLOCK[3].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[3].MaxIndex_reg is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: operator BLOCK[3].MaxIndex0 is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: operator BLOCK[3].MaxIndex0 is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: Generating DSP BLOCK[3].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[3].CntX_reg is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: operator BLOCK[3].CntX0 is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: Generating DSP BLOCK[3].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: Generating DSP BLOCK[3].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: (A*B)'.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].temp30.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].temp30.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].temp2 is absorbed into DSP BLOCK[3].temp2.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: C+A2:B2.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: Generating DSP BLOCK[3].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (A*B)'.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP BLOCK[3].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].temp20.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].temp20.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP BLOCK[3].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: Generating DSP BLOCK[3].temp10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (PCIN+A2:B2+C)'.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_out, operation Mode is: C-A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[2].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].temp2 is absorbed into DSP BLOCK[2].temp2.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP BLOCK[0].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[0].CntX_reg is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: operator BLOCK[0].CntX0 is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: Generating DSP BLOCK[0].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: Generating DSP p_43_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_43_out is absorbed into DSP p_43_out.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP p_43_out.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP p_43_out.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP p_43_out, operation Mode is: C'+A:B.
DSP Report: register p_43_out is absorbed into DSP p_43_out.
DSP Report: operator p_43_out is absorbed into DSP p_43_out.
DSP Report: Generating DSP p_43_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_43_out is absorbed into DSP p_43_out.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum2, operation Mode is: C+(A:0x0):B.
DSP Report: operator CrossCorrelation[0].temp_sum2 is absorbed into DSP CrossCorrelation[0].temp_sum2.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[1].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp2 is absorbed into DSP BLOCK[1].temp2.
DSP Report: Generating DSP BLOCK[1].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i0.
DSP Report: Generating DSP BLOCK[0].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp2 is absorbed into DSP BLOCK[0].temp2.
DSP Report: Generating DSP BLOCK[0].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_22_out, operation Mode is: C-A:B.
DSP Report: operator p_22_out is absorbed into DSP p_22_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_12_out, operation Mode is: C-A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP BLOCK[1].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[1].CntX_reg is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: operator BLOCK[1].CntX0 is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: Generating DSP BLOCK[1].i, operation Mode is: (0 or (C:0xd2))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i.
DSP Report: Generating DSP BLOCK[0].i, operation Mode is: (0 or (C:0xe6))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[2].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[2].i0 is absorbed into DSP BLOCK[2].i0.
DSP Report: Generating DSP BLOCK[2].i, operation Mode is: (0 or (C:0x32))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[2].i0 is absorbed into DSP BLOCK[2].i.
DSP Report: Generating DSP BLOCK[3].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[3].i0 is absorbed into DSP BLOCK[3].i0.
DSP Report: Generating DSP BLOCK[3].i, operation Mode is: (0 or (C:0x32))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[3].i0 is absorbed into DSP BLOCK[3].i.
DSP Report: Generating DSP BLOCK[2].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].MaxIndex4 is absorbed into DSP BLOCK[2].MaxIndex4.
DSP Report: Generating DSP BLOCK[2].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[2].MaxIndex_reg is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator BLOCK[2].MaxIndex0 is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator BLOCK[2].MaxIndex0 is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: Generating DSP BLOCK[2].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[2].CntX_reg is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: operator BLOCK[2].CntX0 is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: Generating DSP BLOCK[2].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: Generating DSP BLOCK[2].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: (A*B)'.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP BLOCK[2].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: C+A2:B2.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP BLOCK[2].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: Generating DSP BLOCK[2].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: (A*B)'.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP BLOCK[2].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP BLOCK[2].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: Generating DSP BLOCK[2].temp10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: PCIN+A2:B2+C.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_6_out, operation Mode is: C-A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[3].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[3].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[3].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[0].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[0].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[0].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[2].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[2].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[2].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB27/BLOCK[0].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].Ai_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].Ai_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[3].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].DataX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].DataX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[1].DataX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[1].DataX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[0].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].Ai_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB27/BLOCK[2].Ai_reg",trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance i_7/BLOCK[3].Ai_reg_0_63_0_2 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_7/BLOCK[3].Ai_reg_0_63_3_5 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_7/BLOCK[3].Ai_reg_0_63_6_8 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_7/BLOCK[3].Ai_reg_0_63_9_11 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7066] Removed 4 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__0 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__1 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__2 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__2 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__5 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__6 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__3 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__7 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__8 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__4 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__9 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__10 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__5 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__11 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__12 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__6 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__13 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__14 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__7 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__15 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__16 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__8 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__17 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__18 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__9 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__19 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__20 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__10 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__21 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__22 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__11 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__23 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__24 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__12 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__25 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__26 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__13 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__27 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__28 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__14 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__29 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__30 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__15 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__31 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__32 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__16 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__33 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__34 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__17 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__35 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__36 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_31_0_0__18 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__37 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_10/BLOCK[3].b_reg_0_15_0_0__38 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7066] Removed 54 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__0 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__1 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__2 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__1 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__3 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__4 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__2 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__5 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__6 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__3 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__7 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__8 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__4 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__9 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__10 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__5 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__11 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__12 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__6 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__13 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__14 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__7 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__15 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__16 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__8 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__17 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__18 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__9 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__19 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__20 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__10 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__21 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__22 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__11 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__23 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__24 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__12 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__25 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__26 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_31_0_0__13 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__27 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_11/BLOCK[3].a_reg_0_15_0_0__28 from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7066] Removed 57 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7066] Removed 54 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7066] Removed 57 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-7066] Removed 4 DRAM instances from module DAQ_Z30_Top__GB27 due to constant propagation
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[5]' (FDRE) to 'BLOCK[3].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[4]' (FDRE) to 'BLOCK[3].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[3]' (FDRE) to 'BLOCK[3].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[2]' (FDRE) to 'BLOCK[3].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[1]' (FDRE) to 'BLOCK[3].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[3].i_reg_rep[0]' (FDSE) to 'BLOCK[3].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[3]' (FDRE) to 'BLOCK[2].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[2]' (FDRE) to 'BLOCK[2].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[1]' (FDRE) to 'BLOCK[2].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[0]' (FDSE) to 'BLOCK[2].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[4]' (FDRE) to 'BLOCK[2].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[2].i_reg_rep[5]' (FDRE) to 'BLOCK[2].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[0]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[1]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[2]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[3]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[4]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[5]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[6]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[7]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\BLOCK[0].IncVal_reg[8] )
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[9]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].IncVal_reg[10]' (FDRE) to 'BLOCK[0].IncVal_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK[0].IncVal_reg[11] )
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[51]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[52]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[53]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[54]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[55]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[56]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[57]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[58]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[59]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[60]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[61]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[62]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[63]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[64]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[65]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[66]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[67]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[68]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[69]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[70]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[71]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[72]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[73]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[74]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[75]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[76]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[77]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].temp_reg[78]' (FDRE) to 'CrossCorrelation[0].temp_reg[79]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[0]' (FDSE) to 'BLOCK[0].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[1]' (FDRE) to 'BLOCK[0].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[2]' (FDRE) to 'BLOCK[0].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[3]' (FDRE) to 'BLOCK[0].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[4]' (FDRE) to 'BLOCK[0].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[5]' (FDRE) to 'BLOCK[0].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[6]' (FDRE) to 'BLOCK[0].i_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[7]' (FDRE) to 'BLOCK[0].i_reg[7]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[0]' (FDSE) to 'BLOCK[1].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[1]' (FDRE) to 'BLOCK[1].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[2]' (FDRE) to 'BLOCK[1].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[3]' (FDRE) to 'BLOCK[1].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[4]' (FDRE) to 'BLOCK[1].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[5]' (FDRE) to 'BLOCK[1].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[6]' (FDRE) to 'BLOCK[1].i_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLOCK[1].i_reg_rep[7]' (FDRE) to 'BLOCK[1].i_reg[7]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].DebugOutput_reg[51]' (FDRE) to 'CrossCorrelation[0].DebugOutput_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].DebugOutput_reg[52]' (FDRE) to 'CrossCorrelation[0].DebugOutput_reg[79]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].DebugOutput_reg[53]' (FDRE) to 'CrossCorrelation[0].DebugOutput_reg[79]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK[2].enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK[2].enable_d0_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BLOCK[2].enable_d0_reg )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
WARNING: [Synth 8-6014] Unused sequential element p_37_out was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:678]
DSP Report: Generating DSP BLOCK[1].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: Generating DSP p_37_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_37_out is absorbed into DSP p_37_out.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP p_37_out.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP p_37_out.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP p_37_out, operation Mode is: C'+A:B.
DSP Report: register p_37_out is absorbed into DSP p_37_out.
DSP Report: operator p_37_out is absorbed into DSP p_37_out.
DSP Report: Generating DSP p_37_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_37_out is absorbed into DSP p_37_out.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_20_out, operation Mode is: C-A:B.
DSP Report: operator p_20_out is absorbed into DSP p_20_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x0).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_14_out, operation Mode is: C-A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB31/BLOCK[1].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB31/BLOCK[1].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB31/BLOCK[1].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[1].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB31/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_28_out, operation Mode is: C-A:B.
DSP Report: operator p_28_out is absorbed into DSP p_28_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].c_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB34/BLOCK[0].r_reg",trying to implement using LUTRAM
INFO: [Synth 8-7066] Removed 72 DRAM instances from module DAQ_Z30_Top__GB34 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB34 due to constant propagation
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB34 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 2065.273 ; gain = 925.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DAQ_Z30_Top__GB27 | BLOCK[3].Bi_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[3].Ci_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[3].Di_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[0].Ai_reg | 230 x 32(READ_FIRST)   | W |   | 230 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[0].Ci_reg | 230 x 32(READ_FIRST)   | W |   | 230 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[0].Bi_reg | 230 x 32(READ_FIRST)   | W |   | 230 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[2].Bi_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[2].Ci_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[2].Di_reg | 50 x 32(READ_FIRST)    | W |   | 50 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB27 | BLOCK[0].Di_reg | 230 x 32(READ_FIRST)   | W |   | 230 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB31 | BLOCK[1].Di_reg | 210 x 32(READ_FIRST)   | W |   | 210 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB31 | BLOCK[1].Bi_reg | 210 x 32(READ_FIRST)   | W |   | 210 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB31 | BLOCK[1].Ci_reg | 210 x 32(READ_FIRST)   | W |   | 210 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB31 | BLOCK[1].Ai_reg | 210 x 32(READ_FIRST)   | W |   | 210 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name       | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+------------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|DAQ_Z30_Top__GB27 | BLOCK[3].Ai_reg      | Implied   | 64 x 32              | RAM64X1D x 2	RAM64M x 10	                                 | 
|DAQ_Z30_Top__GB27 | BLOCK[3].b_reg       | Implied   | 64 x 20              | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[3].a_reg       | Implied   | 64 x 1               | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[3].k_reg       | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	                                 | 
|DAQ_Z30_Top__GB27 | BLOCK[3].y_reg       | Implied   | 64 x 20              | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[3].r_reg       | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	                                 | 
|DAQ_Z30_Top__GB27 | BLOCK[3].m_reg       | Implied   | 64 x 32              | RAM16X1D x 64	RAM32X1D x 32	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[2].b_reg       | Implied   | 64 x 20              | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[2].a_reg       | Implied   | 64 x 1               | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[2].k_reg       | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	                                 | 
|DAQ_Z30_Top__GB27 | BLOCK[0].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 116	RAM64M x 580	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[1].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 106	RAM64M x 530	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[2].r_reg       | Implied   | 64 x 32              | RAM64X1D x 4	RAM64M x 20	                                 | 
|DAQ_Z30_Top__GB27 | BLOCK[2].m_reg       | Implied   | 64 x 32              | RAM16X1D x 64	RAM32X1D x 32	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB27 | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB27 | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM16X1D x 32	RAM32X1D x 32	RAM64X1D x 32	RAM128X1D x 32	 | 
|DAQ_Z30_Top__GB27 | BLOCK[2].y_reg       | Implied   | 64 x 20              | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB27 | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB27 | BLOCK[2].Ai_reg      | Implied   | 64 x 32              | RAM64X1D x 2	RAM64M x 10	                                 | 
|DAQ_Z30_Top       | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top       | BLOCK[2].c_reg       | Implied   | 64 x 1               | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top       | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top       | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top       | BLOCK[3].c_reg       | Implied   | 64 x 1               | RAM16X1S x 40	RAM32X1S x 20	                              | 
|DAQ_Z30_Top__GB31 | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB31 | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB31 | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM16X1D x 64	RAM64X1D x 32	RAM128X1D x 32	               | 
|DAQ_Z30_Top__GB31 | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB34 | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB34 | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB34 | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB34 | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB34 | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
+------------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C'+(A:0x0):B                       | 30     | 3      | 10     | -      | 11     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (P+1)'                             | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (A*B)'                             | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | C+A2:B2                            | 14     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (A*B)'                             | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN+A2:B2+C)'                    | 14     | 18     | 32     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+(A:0x0):B                        | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (0 or (C:0xd2))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or (C:0xe6))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or (C:0x32))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or (C:0x32))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top       | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (A*B)'                             | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | C+A2:B2                            | 14     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (A*B)'                             | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB27 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB27 | PCIN+A2:B2+C                       | 14     | 18     | 32     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | A*(B:0x0)                          | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB31 | (PCIN>>17)+A*(B:0x0)               | 16     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB34 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB34 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB34 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB34 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top       | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:38 . Memory (MB): peak = 2146.375 ; gain = 1006.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log DAQ_Z30_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DAQ_Z30_Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DAQ_Z30_Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGAproj/spline/myip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30_Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30_Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DAQ_Z30_Top -part xc7z030ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1251.328 ; gain = 111.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DAQ_Z30_Top' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
	Parameter POINT_NUM_X bound to: 240 - type: integer 
	Parameter POINT_NUM_Y bound to: 220 - type: integer 
	Parameter SAMPLE_BIT bound to: 16 - type: integer 
	Parameter INSERT_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ADS4249_Decode_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ADS4249_Decode_0_1' (1#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_ADS4249_Decode_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'dbout' of module 'design_1_ADS4249_Decode_0_1' is unconnected for instance 'ADS4249_Decode_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
WARNING: [Synth 8-7023] instance 'ADS4249_Decode_0' of module 'design_1_ADS4249_Decode_0_1' has 31 connections declared, but only 30 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6157] synthesizing module 'design_1_CNTtest_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CNTtest_0_1' (2#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_CNTtest_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_IBUFG_DS_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_IBUFG_DS_0_0' (3#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_IBUFG_DS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_OBUFGDS_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_OBUFGDS_0_0' (4#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_OBUFGDS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MJ_inputclk_ds_gbuf_0_0' (5#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_MJ_inputclk_ds_gbuf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 57 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:708]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (8#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (9#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'design_1_axis_data_fifo_0_0' is unconnected for instance 'axis_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' has 15 connections declared, but only 13 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:880]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (11#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'clk_out1' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'clk_out2' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 4 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:894]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (12#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_1' (13#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_count_ip_0_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_count_ip_0_2' (14#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_count_ip_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_0' (15#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_0' is unconnected for instance 'fifo_generator_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'fifo_generator_0' of module 'design_1_fifo_generator_0_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_0_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_0_2' (16#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_0_2' is unconnected for instance 'fifo_generator_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
WARNING: [Synth 8-7023] instance 'fifo_generator_1' of module 'design_1_fifo_generator_0_2' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_0' (17#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_0' is unconnected for instance 'fifo_generator_2' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
WARNING: [Synth 8-7023] instance 'fifo_generator_2' of module 'design_1_fifo_generator_2_0' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6157] synthesizing module 'design_1_fifo_generator_2_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fifo_generator_2_1' (18#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_fifo_generator_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7071] port 'empty' of module 'design_1_fifo_generator_2_1' is unconnected for instance 'fifo_generator_3' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-7023] instance 'fifo_generator_3' of module 'design_1_fifo_generator_2_1' has 9 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (19#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mj_not_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mj_not_0_0' (20#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_mj_not_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (21#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 149 connections declared, but only 143 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:984]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_15SPJYW' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_15SPJYW' (22#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XU9C55' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XU9C55' (23#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2514]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_14WQB4R' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_14WQB4R' (24#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2646]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_YFYJ3U' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_YFYJ3U' (25#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2778]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_data_fifo_0' (27#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (28#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:2924]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZQDCSB' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (29#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_data_fifo_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_data_fifo_0' (30#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZQDCSB' (31#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:3293]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (32#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1315]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (34#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 7 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1288]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_1_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_1_0' (35#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_rst_ps7_0_100M_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_1_0' is unconnected for instance 'rst_ps7_0_100M_1' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M_1' of module 'design_1_rst_ps7_0_100M_1_0' has 10 connections declared, but only 6 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1296]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (36#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/.Xil/Vivado-26248-DESKTOP-V402F34/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'probe_out0' of module 'design_1_vio_0_0' is unconnected for instance 'vio_0' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
WARNING: [Synth 8-7023] instance 'vio_0' of module 'design_1_vio_0_0' has 2 connections declared, but only 1 given [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:1303]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (37#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (38#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5'b00011 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (39#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (40#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (41#1) [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ADS4249_Decode_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:644]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:964]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_3'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:956]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:948]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_1'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_generator_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CNTtest_0'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:675]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_2'. This will prevent further optimization [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:900]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (42#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/synth/design_1.v:13]
Reason is one or more of the following :
	1: No valid read/write found for RAM. 
RAM "BLOCK[2].SampleX_reg" dissolved into registers
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
RAM "BLOCK[3].SampleX_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Write port has constant address. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DAQ_Z30_Top' (43#1) [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.441 ; gain = 206.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.441 ; gain = 206.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1346.441 ; gain = 206.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1346.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc] for cell 'design_1_i/MJ_OBUFGDS_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc] for cell 'design_1_i/MJ_IBUFG_DS_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc] for cell 'design_1_i/ADS4249_Decode_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_2/design_1_fifo_generator_0_2/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/fifo_generator_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_2'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_2_1/design_1_fifo_generator_2_1/design_1_fifo_generator_2_0_in_context.xdc] for cell 'design_1_i/fifo_generator_3'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc] for cell 'design_1_i/MJ_inputclk_ds_gbuf_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_mj_not_0_0/design_1_mj_not_0_0/design_1_mj_not_0_0_in_context.xdc] for cell 'design_1_i/mj_not_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_2'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_count_ip_0_2/design_1_count_ip_0_2/design_1_count_ip_0_2_in_context.xdc] for cell 'design_1_i/count_ip_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1/design_1_CNTtest_0_1_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_CNTtest_0_1/design_1_CNTtest_0_1/design_1_CNTtest_0_1_in_context.xdc] for cell 'design_1_i/CNTtest_0'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0/design_1_rst_ps7_0_100M_1_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M_1'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_s01_data_fifo_0/design_1_s01_data_fifo_0/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo'
Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Vivado 12-507] No nets matched 'input_fx_IBUF'. [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc:132]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/new/constraint1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/constrs_1/imports/new/uart_a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DAQ_Z30_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DAQ_Z30_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1469.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1469.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.094 ; gain = 328.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.094 ; gain = 328.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkout_250M_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0/design_1_MJ_OBUFGDS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin_10MHz_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0/design_1_MJ_IBUFG_DS_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DA8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB0P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB10P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB12P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB2P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB4P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB6P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_DB8P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1/design_1_ADS4249_Decode_0_1_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_N. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ADC_CLKin_P. (constraint file  d:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/ip/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0/design_1_MJ_inputclk_ds_gbuf_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_OBUFGDS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_IBUFG_DS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ADS4249_Decode_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fifo_generator_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/MJ_inputclk_ds_gbuf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mj_not_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/count_ip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CNTtest_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps7_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.094 ; gain = 328.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.230 ; gain = 336.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.105 ; gain = 493.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[0].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[1].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[2].state_reg' in module 'DAQ_Z30_Top'
INFO: [Synth 8-802] inferred FSM for state register 'BLOCK[3].state_reg' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[1].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[0].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
INFO: [Synth 8-7082] The signal BLOCK[2].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[2].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[2].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
INFO: [Synth 8-3971] The signal "DAQ_Z30_Top/BLOCK[2].DataX_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal BLOCK[3].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal BLOCK[3].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                  GETCOE |                              001 |                              001
              STARTSOLVE |                              010 |                              010
                 GETPARA |                              011 |                              011
                  GETMAX |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BLOCK[3].state_reg' using encoding 'sequential' in module 'DAQ_Z30_Top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1634.105 ; gain = 493.941
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               44 Bit    Registers := 4     
	               32 Bit    Registers := 11    
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 27    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Multipliers : 
	              13x58  Multipliers := 4     
	              32x32  Multipliers := 1     
	              13x45  Multipliers := 8     
	              13x32  Multipliers := 12    
	              20x32  Multipliers := 8     
	               1x32  Multipliers := 4     
+---RAMs : 
	             120K Bit	(3840 X 32 bit)          RAMs := 1     
	             110K Bit	(3520 X 32 bit)          RAMs := 1     
	               7K Bit	(240 X 32 bit)          RAMs := 7     
	               6K Bit	(220 X 32 bit)          RAMs := 7     
	               5K Bit	(160 X 32 bit)          RAMs := 1     
	               4K Bit	(220 X 20 bit)          RAMs := 4     
	               4K Bit	(240 X 20 bit)          RAMs := 4     
	               3K Bit	(220 X 14 bit)          RAMs := 1     
	               3K Bit	(240 X 14 bit)          RAMs := 1     
	              320 Bit	(10 X 32 bit)          RAMs := 14    
	              200 Bit	(10 X 20 bit)          RAMs := 8     
+---Muxes : 
	   2 Input  140 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 28    
	   5 Input   44 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 54    
	   2 Input   20 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_0_out, operation Mode is: C'+(A:0x0):B.
DSP Report: register CrossCorrelation[0].kk_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[1].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[1].CntX_reg is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: operator BLOCK[1].CntX0 is absorbed into DSP BLOCK[1].CntX_reg.
DSP Report: Generating DSP BLOCK[1].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP BLOCK[1].temp10.
DSP Report: Generating DSP p_38_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_38_out is absorbed into DSP p_38_out.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP p_38_out.
DSP Report: operator BLOCK[1].temp10 is absorbed into DSP p_38_out.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: operator BLOCK[1].temp21 is absorbed into DSP BLOCK[1].temp21.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP BLOCK[1].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: operator BLOCK[1].temp20 is absorbed into DSP BLOCK[1].temp20.
DSP Report: Generating DSP p_38_out, operation Mode is: C'+A:B.
DSP Report: register p_38_out is absorbed into DSP p_38_out.
DSP Report: operator p_38_out is absorbed into DSP p_38_out.
DSP Report: Generating DSP p_38_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_38_out is absorbed into DSP p_38_out.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: operator BLOCK[1].temp32 is absorbed into DSP BLOCK[1].temp32.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: operator BLOCK[1].temp31 is absorbed into DSP BLOCK[1].temp31.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP BLOCK[1].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: operator BLOCK[1].temp30 is absorbed into DSP BLOCK[1].temp30.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum2, operation Mode is: C+(A:0x0):B.
DSP Report: operator CrossCorrelation[0].temp_sum2 is absorbed into DSP CrossCorrelation[0].temp_sum2.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum0, operation Mode is: A*B.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum0.
DSP Report: Generating DSP CrossCorrelation[0].temp_sum_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register CrossCorrelation[0].temp_sum_reg is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: operator CrossCorrelation[0].temp_sum0 is absorbed into DSP CrossCorrelation[0].temp_sum_reg.
DSP Report: Generating DSP BLOCK[3].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].temp2 is absorbed into DSP BLOCK[3].temp2.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP BLOCK[1].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp0 is absorbed into DSP BLOCK[1].temp0.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_14_out, operation Mode is: C-A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP BLOCK[3].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].temp0 is absorbed into DSP BLOCK[3].temp0.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[3].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[3].CntX_reg is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: operator BLOCK[3].CntX0 is absorbed into DSP BLOCK[3].CntX_reg.
DSP Report: Generating DSP BLOCK[3].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: Generating DSP BLOCK[3].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: operator BLOCK[3].temp32 is absorbed into DSP BLOCK[3].temp32.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: operator BLOCK[3].temp31 is absorbed into DSP BLOCK[3].temp31.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: (A*B)'.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].temp30.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].temp30.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].temp30 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].CntVal0, operation Mode is: C+A2:B2.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: register BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: operator BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal0.
DSP Report: Generating DSP BLOCK[3].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: Generating DSP BLOCK[3].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: operator BLOCK[3].temp21 is absorbed into DSP BLOCK[3].temp21.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (A*B)'.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP BLOCK[3].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].temp20.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].temp20.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].temp20 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP BLOCK[3].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: Generating DSP BLOCK[3].temp10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: operator BLOCK[3].temp10 is absorbed into DSP BLOCK[3].temp10.
DSP Report: Generating DSP BLOCK[3].CntVal_reg, operation Mode is: (PCIN+A2:B2+C)'.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: register BLOCK[3].CntVal_reg is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: operator BLOCK[3].CntVal0 is absorbed into DSP BLOCK[3].CntVal_reg.
DSP Report: Generating DSP BLOCK[3].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[3].i0 is absorbed into DSP BLOCK[3].i0.
DSP Report: Generating DSP BLOCK[3].i, operation Mode is: (0 or (C:0xa))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[3].i0 is absorbed into DSP BLOCK[3].i.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[1].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7082] The signal BLOCK[3].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7082] The signal BLOCK[3].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7082] The signal BLOCK[3].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[1].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[3].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB0/BLOCK[1].r_reg",trying to implement using LUTRAM
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__0 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__0 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__1 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__3 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__3 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__7 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__8 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__4 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__4 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__9 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__10 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__11 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__12 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__13 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__14 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__7 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__7 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__15 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__16 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__8 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__8 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__17 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__18 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__9 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__9 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__19 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__20 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__10 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__10 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__21 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__22 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__11 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__11 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__23 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__24 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__12 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__12 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__25 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__26 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__13 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__13 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__27 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__28 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__14 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__14 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__29 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__30 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__15 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__15 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__31 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__32 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__16 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__16 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__33 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__34 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__17 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__17 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__35 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__36 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_127_0_0__18 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_63_0_0__18 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__37 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_0/BLOCK[1].b_reg_0_15_0_0__38 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7066] Removed 72 DRAM instances from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__0 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__0 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__1 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__1 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__1 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__3 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__4 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__2 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__3 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__3 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__7 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__8 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__4 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__4 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__9 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__10 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__5 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__11 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__12 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_127_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_63_0_0__6 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__13 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_1/BLOCK[1].a_reg_0_15_0_0__14 from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB0 due to constant propagation
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
DSP Report: Generating DSP BLOCK[0].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i0.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[0].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp2 is absorbed into DSP BLOCK[0].temp2.
DSP Report: Generating DSP BLOCK[2].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].MaxIndex4 is absorbed into DSP BLOCK[2].MaxIndex4.
DSP Report: Generating DSP BLOCK[2].MaxIndex_reg, operation Mode is: (PCIN or 0)+A:B.
DSP Report: register BLOCK[2].MaxIndex_reg is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator BLOCK[2].MaxIndex0 is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: operator BLOCK[2].MaxIndex0 is absorbed into DSP BLOCK[2].MaxIndex_reg.
DSP Report: Generating DSP BLOCK[0].i, operation Mode is: (0 or (C:0xf0))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[0].i0 is absorbed into DSP BLOCK[0].i.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[2].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].temp2 is absorbed into DSP BLOCK[2].temp2.
DSP Report: Generating DSP BLOCK[3].MaxIndex_reg, operation Mode is: (C+A:B)'.
DSP Report: register BLOCK[3].MaxIndex_reg is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: operator BLOCK[3].MaxIndex0 is absorbed into DSP BLOCK[3].MaxIndex_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[2].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[2].i0 is absorbed into DSP BLOCK[2].i0.
DSP Report: Generating DSP BLOCK[2].i, operation Mode is: (0 or (C:0xa))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[2].i0 is absorbed into DSP BLOCK[2].i.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[0].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[0].c_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[0].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[1].c_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB1/BLOCK[2].c_reg",trying to implement using LUTRAM
INFO: [Synth 8-7066] Removed 72 DRAM instances from module DAQ_Z30_Top__GB1 due to constant propagation
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB1 due to constant propagation
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB1 due to constant propagation
INFO: [Synth 8-7066] Removed 19 DRAM instances from module DAQ_Z30_Top__GB1 due to constant propagation
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[0]' (FDSE) to 'BLOCK[0].i_reg[0]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[1]' (FDRE) to 'BLOCK[0].i_reg[1]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[2]' (FDRE) to 'BLOCK[0].i_reg[2]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[3]' (FDRE) to 'BLOCK[0].i_reg[3]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[4]' (FDRE) to 'BLOCK[0].i_reg[4]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[5]' (FDRE) to 'BLOCK[0].i_reg[5]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[6]' (FDRE) to 'BLOCK[0].i_reg[6]'
INFO: [Synth 8-3886] merging instance 'BLOCK[0].i_reg_rep[7]' (FDRE) to 'BLOCK[0].i_reg[7]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
WARNING: [Synth 8-6014] Unused sequential element p_44_out was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:678]
DSP Report: Generating DSP BLOCK[1].temp2, operation Mode is: C+A:B.
DSP Report: operator BLOCK[1].temp2 is absorbed into DSP BLOCK[1].temp2.
DSP Report: Generating DSP BLOCK[1].i0, operation Mode is: C+1.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i0.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_20_out, operation Mode is: C-A:B.
DSP Report: operator p_20_out is absorbed into DSP p_20_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_28_out, operation Mode is: C-A:B.
DSP Report: operator p_28_out is absorbed into DSP p_28_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x0).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP CrossCorrelation[0].j_reg_rep, operation Mode is: (P+1)'.
DSP Report: register CrossCorrelation[0].j_reg_rep is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: operator CrossCorrelation[0].j0 is absorbed into DSP CrossCorrelation[0].j_reg_rep.
DSP Report: Generating DSP p_22_out, operation Mode is: C-A:B.
DSP Report: operator p_22_out is absorbed into DSP p_22_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[1].i, operation Mode is: (0 or (C:0xdc))+(A:B or 0)+CarryIn.
DSP Report: operator BLOCK[1].i0 is absorbed into DSP BLOCK[1].i.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[0].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[0].CntX_reg is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: operator BLOCK[0].CntX0 is absorbed into DSP BLOCK[0].CntX_reg.
DSP Report: Generating DSP BLOCK[0].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP BLOCK[0].temp10.
DSP Report: Generating DSP p_44_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_44_out is absorbed into DSP p_44_out.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP p_44_out.
DSP Report: operator BLOCK[0].temp10 is absorbed into DSP p_44_out.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: operator BLOCK[0].temp21 is absorbed into DSP BLOCK[0].temp21.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP BLOCK[0].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: operator BLOCK[0].temp20 is absorbed into DSP BLOCK[0].temp20.
DSP Report: Generating DSP p_44_out, operation Mode is: C'+A:B.
DSP Report: register p_44_out is absorbed into DSP p_44_out.
DSP Report: operator p_44_out is absorbed into DSP p_44_out.
DSP Report: Generating DSP p_44_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_44_out is absorbed into DSP p_44_out.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: operator BLOCK[0].temp32 is absorbed into DSP BLOCK[0].temp32.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: operator BLOCK[0].temp31 is absorbed into DSP BLOCK[0].temp31.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP BLOCK[0].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: operator BLOCK[0].temp30 is absorbed into DSP BLOCK[0].temp30.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN+A2:B2.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: register p_2_in is absorbed into DSP p_2_in.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+A:B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB3/BLOCK[0].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[0].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB3/BLOCK[0].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB3/BLOCK[0].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[1].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[1].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].SampleX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].DataX_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB3/BLOCK[0].DataX_reg",trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[0].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7066] Removed 76 DRAM instances from module DAQ_Z30_Top__GB3 due to constant propagation
INFO: [Synth 8-4471] merging register 'fifo_rd_count_reg[15:0]' into 'fifo_rd_count_reg[15:0]' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:748]
INFO: [Synth 8-4471] merging register 'fifo_rd_count_reg[15:0]' into 'fifo_rd_count_reg[15:0]' [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:748]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:652]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:674]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:673]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:672]
WARNING: [Synth 8-6014] Unused sequential element BLOCK[2].CntVal1 was removed.  [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:676]
DSP Report: Generating DSP fifo_rd_count0, operation Mode is: C+1.
DSP Report: operator fifo_rd_count0 is absorbed into DSP fifo_rd_count0.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_12_out, operation Mode is: C-A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A2*(B:0x0).
DSP Report: register p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_2_in, operation Mode is: C-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP BLOCK[2].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[2].temp0 is absorbed into DSP BLOCK[2].temp0.
DSP Report: Generating DSP p_6_out, operation Mode is: C-A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[3].MaxIndex4, operation Mode is: C+A:B.
DSP Report: operator BLOCK[3].MaxIndex4 is absorbed into DSP BLOCK[3].MaxIndex4.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_in, operation Mode is: PCIN-A:B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: PCIN-A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x6).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B+1.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_19_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_19_in is absorbed into DSP p_19_in.
DSP Report: Generating DSP p_17_in, operation Mode is: PCIN+1.
DSP Report: operator p_17_in is absorbed into DSP p_17_in.
DSP Report: Generating DSP p_15_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_15_in is absorbed into DSP p_15_in.
DSP Report: Generating DSP p_13_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_13_in is absorbed into DSP p_13_in.
DSP Report: Generating DSP p_11_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_11_in is absorbed into DSP p_11_in.
DSP Report: Generating DSP p_9_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_9_in is absorbed into DSP p_9_in.
DSP Report: Generating DSP p_7_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_7_in is absorbed into DSP p_7_in.
DSP Report: Generating DSP p_0_out, operation Mode is: C+1.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_6_in, operation Mode is: C'+A:B.
DSP Report: register fifo_rd_count_reg is absorbed into DSP p_6_in.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_5_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_5_in is absorbed into DSP p_5_in.
DSP Report: Generating DSP p_3_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_3_in is absorbed into DSP p_3_in.
DSP Report: Generating DSP p_1_in, operation Mode is: C+(A:0x0):B.
DSP Report: operator p_1_in is absorbed into DSP p_1_in.
DSP Report: Generating DSP BLOCK[2].CntX_reg, operation Mode is: (P+(A:0x0):B)'.
DSP Report: register BLOCK[2].CntX_reg is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: operator BLOCK[2].CntX0 is absorbed into DSP BLOCK[2].CntX_reg.
DSP Report: Generating DSP BLOCK[2].temp10, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].temp10.
DSP Report: Generating DSP BLOCK[2].CntVal1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register BLOCK[2].CntVal1 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: operator BLOCK[2].temp10 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: Generating DSP BLOCK[2].temp21, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: Generating DSP BLOCK[2].temp21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: operator BLOCK[2].temp21 is absorbed into DSP BLOCK[2].temp21.
DSP Report: Generating DSP BLOCK[2].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: Generating DSP BLOCK[2].temp20, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: Generating DSP BLOCK[2].temp20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: operator BLOCK[2].temp20 is absorbed into DSP BLOCK[2].temp20.
DSP Report: Generating DSP BLOCK[2].CntVal1, operation Mode is: C'+A:B.
DSP Report: register BLOCK[2].CntVal1 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: operator BLOCK[2].CntVal1 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: Generating DSP BLOCK[2].CntVal1, operation Mode is: PCIN+A:B.
DSP Report: operator BLOCK[2].CntVal1 is absorbed into DSP BLOCK[2].CntVal1.
DSP Report: Generating DSP BLOCK[2].temp32, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: Generating DSP BLOCK[2].temp32, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: operator BLOCK[2].temp32 is absorbed into DSP BLOCK[2].temp32.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].temp31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: operator BLOCK[2].temp31 is absorbed into DSP BLOCK[2].temp31.
DSP Report: Generating DSP BLOCK[2].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: Generating DSP BLOCK[2].temp30, operation Mode is: A*B.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: Generating DSP BLOCK[2].temp30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: operator BLOCK[2].temp30 is absorbed into DSP BLOCK[2].temp30.
DSP Report: Generating DSP BLOCK[2].CntVal0, operation Mode is: PCIN+A2:B2.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: register BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
DSP Report: operator BLOCK[2].CntVal0 is absorbed into DSP BLOCK[2].CntVal0.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB4/BLOCK[2].Bi_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7082] The signal BLOCK[2].Bi_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal "DAQ_Z30_Top__GB4/BLOCK[2].DataX_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB4/BLOCK[2].Ci_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7082] The signal BLOCK[2].Ci_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "DAQ_Z30_Top__GB4/BLOCK[2].Di_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-7082] The signal BLOCK[2].Di_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "BLOCK[2].Ai_reg" due to constant propagation. Old ram width 32 bits, new ram width 20 bits.
INFO: [Synth 8-7082] The signal BLOCK[2].Ai_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[2].m_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].b_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].a_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].c_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].k_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB4/BLOCK[3].k_reg",trying to implement using LUTRAM
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Bi_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Ci_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BLOCK[2].Di_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7066] Removed 18 DRAM instances from module DAQ_Z30_Top__GB4 due to constant propagation
INFO: [Synth 8-7066] Removed 19 DRAM instances from module DAQ_Z30_Top__GB4 due to constant propagation
INFO: [Synth 8-7066] Removed 18 DRAM instances from module DAQ_Z30_Top__GB4 due to constant propagation
INFO: [Synth 8-7066] Removed 19 DRAM instances from module DAQ_Z30_Top__GB4 due to constant propagation
INFO: [Synth 8-7066] Removed 19 DRAM instances from module DAQ_Z30_Top__GB4 due to constant propagation
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/new/DAQ_Z30_Top.v:641]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_4_out, operation Mode is: C-A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (C or 0)+(0 or A:B)+CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (0 or C)+(A:B or 0)+!CarryIn.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP BLOCK[0].temp0, operation Mode is: C+A:B.
DSP Report: operator BLOCK[0].temp0 is absorbed into DSP BLOCK[0].temp0.
DSP Report: Generating DSP TimeCNT_A_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_A_reg is absorbed into DSP TimeCNT_A_reg.
DSP Report: operator TimeCNT_A0 is absorbed into DSP TimeCNT_A_reg.
DSP Report: Generating DSP TimeCNT_B_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_B_reg is absorbed into DSP TimeCNT_B_reg.
DSP Report: operator TimeCNT_B0 is absorbed into DSP TimeCNT_B_reg.
DSP Report: Generating DSP TimeCNT_C_reg, operation Mode is: (P+1)'.
DSP Report: register TimeCNT_C_reg is absorbed into DSP TimeCNT_C_reg.
DSP Report: operator TimeCNT_C0 is absorbed into DSP TimeCNT_C_reg.
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED1 in module design_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED2 in module design_1 is either unconnected or has no load
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB5/BLOCK[3].y_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB5/BLOCK[3].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB5/BLOCK[3].r_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "DAQ_Z30_Top__GB5/BLOCK[3].r_reg",trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[0]' (FDRE) to 'S_AXIS_tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[1]' (FDRE) to 'S_AXIS_tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[2]' (FDRE) to 'S_AXIS_tdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[3]' (FDRE) to 'S_AXIS_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[4]' (FDRE) to 'S_AXIS_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[5]' (FDRE) to 'S_AXIS_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[6]' (FDRE) to 'S_AXIS_tdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[7]' (FDRE) to 'S_AXIS_tdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[8]' (FDRE) to 'S_AXIS_tdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[9]' (FDRE) to 'S_AXIS_tdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[10]' (FDRE) to 'S_AXIS_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[11]' (FDRE) to 'S_AXIS_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[12]' (FDRE) to 'S_AXIS_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[13]' (FDRE) to 'S_AXIS_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[14]' (FDRE) to 'S_AXIS_tdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[15]' (FDRE) to 'S_AXIS_tdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[16]' (FDRE) to 'S_AXIS_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[17]' (FDRE) to 'S_AXIS_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[18]' (FDRE) to 'S_AXIS_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[19]' (FDRE) to 'S_AXIS_tdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[20]' (FDRE) to 'S_AXIS_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[21]' (FDRE) to 'S_AXIS_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[22]' (FDRE) to 'S_AXIS_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[23]' (FDRE) to 'S_AXIS_tdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[24]' (FDRE) to 'S_AXIS_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[25]' (FDRE) to 'S_AXIS_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[26]' (FDRE) to 'S_AXIS_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[27]' (FDRE) to 'S_AXIS_tdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[28]' (FDRE) to 'S_AXIS_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[29]' (FDRE) to 'S_AXIS_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'S_AXIS_tdata_reg[30]' (FDRE) to 'S_AXIS_tdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_AXIS_tdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[0]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[1]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[2]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[3]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[4]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[5]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[6]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[7]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].k_reg[8]' (FDRE) to 'CrossCorrelation[0].k_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CrossCorrelation[0].k_reg[9] )
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[0]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[1]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[2]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[3]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[4]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[5]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[6]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[7]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3886] merging instance 'CrossCorrelation[0].kk_reg[8]' (FDE) to 'CrossCorrelation[0].kk_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CrossCorrelation[0].kk_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1634.105 ; gain = 493.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DAQ_Z30_Top__GB3 | BLOCK[0].Ci_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Ai_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Bi_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Di_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Bi_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Ci_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Di_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Ai_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Di_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Bi_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Ci_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Ai_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Di_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Ci_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Bi_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name      | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|DAQ_Z30_Top__GB0 | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB0 | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB0 | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB0 | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB1 | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB1 | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB1 | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB1 | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB1 | BLOCK[2].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB3 | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB3 | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM16X1D x 32	RAM32X1D x 32	RAM64X1D x 32	RAM128X1D x 32	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[0].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 120	RAM64M x 600	                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB5 | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB5 | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top      | BLOCK[1].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 110	RAM64M x 550	                              | 
|DAQ_Z30_Top      | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM16X1D x 64	RAM64X1D x 32	RAM128X1D x 32	               | 
|DAQ_Z30_Top      | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32	                                            | 
|DAQ_Z30_Top      | BLOCK[3].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6	                                               | 
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DAQ_Z30_Top      | C'+(A:0x0):B                       | 30     | 3      | 10     | -      | 11     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 10     | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (A*B)'                             | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C+A2:B2                            | 14     | 18     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (A*B)'                             | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN+A2:B2+C)'                    | 14     | 18     | 32     | -      | -1     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xa))+(A:B or 0)+CarryIn  | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB0 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB1 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB1 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN or 0)+A:B                    | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (0 or (C:0xf0))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C+A:B)'                           | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xa))+(A:B or 0)+CarryIn  | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*(B:0x0)                          | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*(B:0x0)               | 16     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 10     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or (C:0xdc))+(A:B or 0)+CarryIn | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB3 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 16     | -      | 16     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A2*(B:0x0)                         | 18     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A2*(B:0x0)              | 16     | 2      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 12     | 18     | 31     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 33     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 30     | 18     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN-A:B                           | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*(B:0x6)                          | 20     | 4      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B+1                            | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 14     | 18     | 32     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 8      | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+1                             | -      | -      | -      | -      | 8      | -    | -    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 2      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 2      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+1                                | -      | -      | 32     | -      | 32     | -    | -    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C'+A:B                             | 30     | 18     | 8      | -      | 8      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 3      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 4      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+(A:0x0):B                        | 30     | 4      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+(A:0x0):B)'                     | 30     | 12     | -      | -      | 12     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | C'+A:B                             | 14     | 18     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | PCIN+A:B                           | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 13     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | A*B                                | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | (PCIN>>17)+A*B                     | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB4 | PCIN+A2:B2                         | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | A*B                                | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top__GB5 | (PCIN>>17)+A*B                     | 21     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C-A:B                              | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (C or 0)+(0 or A:B)+CarryIn        | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (0 or C)+(A:B or 0)+!CarryIn       | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 18     | 15     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | A*B                                | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (PCIN>>17)+A*B                     | 15     | 15     | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | C+A:B                              | 26     | 18     | 44     | -      | 44     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
|DAQ_Z30_Top      | (P+1)'                             | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 0    | 1    | 
+-----------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1634.105 ; gain = 493.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1751.746 ; gain = 611.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DAQ_Z30_Top__GB3 | BLOCK[0].Ci_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Ai_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Bi_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB3 | BLOCK[0].Di_reg | 240 x 32(READ_FIRST)   | W |   | 240 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Bi_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Ci_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Di_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top__GB4 | BLOCK[2].Ai_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Di_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Bi_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Ci_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[1].Ai_reg | 220 x 32(READ_FIRST)   | W |   | 220 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Di_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Ci_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DAQ_Z30_Top      | BLOCK[3].Bi_reg | 10 x 32(READ_FIRST)    | W |   | 10 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name      | RTL Object           | Inference | Size (Depth x Width) | Primitives                                                | 
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+
|DAQ_Z30_Top__GB0 | BLOCK[1].b_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB0 | BLOCK[1].a_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB0 | BLOCK[1].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB0 | BLOCK[1].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB1 | BLOCK[0].b_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB1 | BLOCK[0].c_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB1 | BLOCK[0].k_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB1 | BLOCK[1].c_reg       | Implied   | 256 x 1              | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB1 | BLOCK[2].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB3 | BLOCK[1].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[1].y_reg       | Implied   | 256 x 20             | RAM16X1S x 40	RAM64X1S x 20	RAM128X1S x 20	               | 
|DAQ_Z30_Top__GB3 | BLOCK[0].y_reg       | Implied   | 256 x 20             | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].a_reg       | Implied   | 256 x 1              | RAM16X1S x 20	RAM32X1S x 20	RAM64X1S x 20	RAM128X1S x 20	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].r_reg       | Implied   | 256 x 32             | RAM64X1D x 16	RAM64M x 80	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[0].m_reg       | Implied   | 256 x 32             | RAM16X1D x 32	RAM32X1D x 32	RAM64X1D x 32	RAM128X1D x 32	 | 
|DAQ_Z30_Top__GB3 | BLOCK[0].SampleX_reg | Implied   | 256 x 14             | RAM64X1D x 24	RAM64M x 48	                                | 
|DAQ_Z30_Top__GB3 | BLOCK[0].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 120	RAM64M x 600	                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[2].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB4 | BLOCK[2].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].b_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].a_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].c_reg       | Implied   | 16 x 1               | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB4 | BLOCK[3].k_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top__GB5 | BLOCK[3].y_reg       | Implied   | 16 x 20              | RAM16X1S x 20	                                            | 
|DAQ_Z30_Top__GB5 | BLOCK[3].r_reg       | Implied   | 16 x 32              | RAM32M x 12	                                              | 
|DAQ_Z30_Top      | BLOCK[1].DataX_reg   | Implied   | 4 K x 32             | RAM64X1D x 110	RAM64M x 550	                              | 
|DAQ_Z30_Top      | BLOCK[1].m_reg       | Implied   | 256 x 32             | RAM16X1D x 64	RAM64X1D x 32	RAM128X1D x 32	               | 
|DAQ_Z30_Top      | BLOCK[3].m_reg       | Implied   | 16 x 32              | RAM16X1D x 32	                                            | 
|DAQ_Z30_Top      | BLOCK[3].Ai_reg      | Implied   | 16 x 32              | RAM32M x 6	                                               | 
+-----------------+----------------------+-----------+----------------------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_3/i_4326' (FDE) to 'i_3/i_4325'
INFO: [Synth 8-3886] merging instance 'i_3/i_20' (FDE) to 'i_3/i_51'
INFO: [Synth 8-3886] merging instance 'i_3/i_21' (FDE) to 'i_3/i_52'
INFO: [Synth 8-3886] merging instance 'i_3/i_22' (FDE) to 'i_3/i_53'
INFO: [Synth 8-3886] merging instance 'i_3/i_23' (FDE) to 'i_3/i_54'
INFO: [Synth 8-3886] merging instance 'i_3/i_24' (FDE) to 'i_3/i_55'
INFO: [Synth 8-3886] merging instance 'i_3/i_25' (FDE) to 'i_3/i_56'
INFO: [Synth 8-3886] merging instance 'i_3/i_26' (FDE) to 'i_3/i_57'
INFO: [Synth 8-3886] merging instance 'i_3/i_4325' (FDE) to 'i_3/i_35'
INFO: [Synth 8-3886] merging instance 'i_3/i_51' (FDE) to 'i_3/i_36'
INFO: [Synth 8-3886] merging instance 'i_3/i_52' (FDE) to 'i_3/i_37'
INFO: [Synth 8-3886] merging instance 'i_3/i_53' (FDE) to 'i_3/i_38'
INFO: [Synth 8-3886] merging instance 'i_3/i_54' (FDE) to 'i_3/i_39'
INFO: [Synth 8-3886] merging instance 'i_3/i_55' (FDE) to 'i_3/i_40'
INFO: [Synth 8-3886] merging instance 'i_3/i_56' (FDE) to 'i_3/i_41'
INFO: [Synth 8-3886] merging instance 'i_3/i_57' (FDE) to 'i_3/i_42'
INFO: [Synth 8-7052] The timing for the instance i_3/BLOCK[0].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/BLOCK[0].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/BLOCK[0].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/BLOCK[0].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7066] Removed 79 DRAM instances from module DAQ_Z30_Top__GB4_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].DataX_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_4/BLOCK[2].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'i_7/i_2862' (FDE) to 'i_7/i_2861'
INFO: [Synth 8-3886] merging instance 'i_7/i_31' (FDE) to 'i_7/i_16'
INFO: [Synth 8-3886] merging instance 'i_7/i_32' (FDE) to 'i_7/i_17'
INFO: [Synth 8-3886] merging instance 'i_7/i_33' (FDE) to 'i_7/i_18'
INFO: [Synth 8-3886] merging instance 'i_7/i_34' (FDE) to 'i_7/i_19'
INFO: [Synth 8-3886] merging instance 'i_7/i_35' (FDE) to 'i_7/i_20'
INFO: [Synth 8-3886] merging instance 'i_7/i_36' (FDE) to 'i_7/i_21'
INFO: [Synth 8-3886] merging instance 'i_7/i_37' (FDE) to 'i_7/i_22'
INFO: [Synth 8-3886] merging instance 'i_7/i_0' (FDE) to 'i_7/i_2861'
INFO: [Synth 8-3886] merging instance 'i_7/i_1' (FDE) to 'i_7/i_16'
INFO: [Synth 8-3886] merging instance 'i_7/i_2' (FDE) to 'i_7/i_17'
INFO: [Synth 8-3886] merging instance 'i_7/i_3' (FDE) to 'i_7/i_18'
INFO: [Synth 8-3886] merging instance 'i_7/i_4' (FDE) to 'i_7/i_19'
INFO: [Synth 8-3886] merging instance 'i_7/i_5' (FDE) to 'i_7/i_20'
INFO: [Synth 8-3886] merging instance 'i_7/i_6' (FDE) to 'i_7/i_21'
INFO: [Synth 8-3886] merging instance 'i_7/i_7' (FDE) to 'i_7/i_22'
INFO: [Synth 8-3886] merging instance 'i_7/i_46' (FDE) to 'i_7/i_62'
INFO: [Synth 8-3886] merging instance 'i_7/i_47' (FDE) to 'i_7/i_63'
INFO: [Synth 8-3886] merging instance 'i_7/i_48' (FDE) to 'i_7/i_64'
INFO: [Synth 8-3886] merging instance 'i_7/i_49' (FDE) to 'i_7/i_65'
INFO: [Synth 8-3886] merging instance 'i_7/i_54' (FDE) to 'i_7/i_62'
INFO: [Synth 8-3886] merging instance 'i_7/i_55' (FDE) to 'i_7/i_63'
INFO: [Synth 8-3886] merging instance 'i_7/i_56' (FDE) to 'i_7/i_64'
INFO: [Synth 8-3886] merging instance 'i_7/i_57' (FDE) to 'i_7/i_65'
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[1].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[1].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[1].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[1].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[3].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[3].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_7/BLOCK[3].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].DataX_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[2].Ai_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[3].Di_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[3].Ci_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance BLOCK[3].Bi_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_auto_pc_0               |         1|
|3     |design_1_s00_data_fifo_0         |         1|
|4     |design_1_auto_pc_1               |         1|
|5     |design_1_s01_data_fifo_0         |         1|
|6     |design_1_ADS4249_Decode_0_1      |         1|
|7     |design_1_CNTtest_0_1             |         1|
|8     |design_1_MJ_IBUFG_DS_0_0         |         1|
|9     |design_1_MJ_OBUFGDS_0_0          |         1|
|10    |design_1_MJ_inputclk_ds_gbuf_0_0 |         1|
|11    |design_1_axi_dma_0_0             |         1|
|12    |design_1_axi_gpio_0_0            |         1|
|13    |design_1_axi_gpio_0_1            |         1|
|14    |design_1_axi_smc_0               |         1|
|15    |design_1_axis_data_fifo_0_0      |         1|
|16    |design_1_clk_wiz_0_0             |         1|
|17    |design_1_clk_wiz_1_0             |         1|
|18    |design_1_clk_wiz_0_1             |         1|
|19    |design_1_count_ip_0_2            |         1|
|20    |design_1_fifo_generator_0_0      |         1|
|21    |design_1_fifo_generator_0_2      |         1|
|22    |design_1_fifo_generator_2_0      |         1|
|23    |design_1_fifo_generator_2_1      |         1|
|24    |design_1_ila_0_0                 |         1|
|25    |design_1_mj_not_0_0              |         1|
|26    |design_1_processing_system7_0_0  |         1|
|27    |design_1_rst_ps7_0_100M_0        |         1|
|28    |design_1_rst_ps7_0_100M_1_0      |         1|
|29    |design_1_vio_0_0                 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_ADS4249_Decode_0      |     1|
|2     |design_1_CNTtest_0             |     1|
|3     |design_1_MJ_IBUFG_DS_0         |     1|
|4     |design_1_MJ_OBUFGDS_0          |     1|
|5     |design_1_MJ_inputclk_ds_gbuf_0 |     1|
|6     |design_1_auto_pc               |     2|
|8     |design_1_axi_dma_0             |     1|
|9     |design_1_axi_gpio_0            |     2|
|11    |design_1_axi_smc               |     1|
|12    |design_1_axis_data_fifo_0      |     1|
|13    |design_1_clk_wiz_0             |     2|
|15    |design_1_clk_wiz_1             |     1|
|16    |design_1_count_ip_0            |     1|
|17    |design_1_fifo_generator_0      |     2|
|19    |design_1_fifo_generator_2      |     2|
|21    |design_1_ila_0                 |     1|
|22    |design_1_mj_not_0              |     1|
|23    |design_1_processing_system7_0  |     1|
|24    |design_1_rst_ps7_0_100M        |     1|
|25    |design_1_rst_ps7_0_100M_1      |     1|
|26    |design_1_s00_data_fifo         |     1|
|27    |design_1_s01_data_fifo         |     1|
|28    |design_1_vio_0                 |     1|
|29    |design_1_xbar                  |     1|
|30    |CARRY4                         |  1329|
|31    |DSP48E1                        |    93|
|46    |LUT1                           |   377|
|47    |LUT2                           |   528|
|48    |LUT3                           |  4121|
|49    |LUT4                           |   799|
|50    |LUT5                           |   163|
|51    |LUT6                           |   233|
|52    |RAM16X1D                       |    32|
|53    |RAM16X1S                       |    22|
|54    |RAM32M                         |    26|
|55    |RAMB18E1                       |    17|
|56    |FDRE                           |   131|
|57    |FDSE                           |     6|
|58    |IBUF                           |     6|
|59    |OBUF                           |   185|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1779.707 ; gain = 516.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:04 . Memory (MB): peak = 1779.707 ; gain = 639.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1782.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1519 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DAQ_Z30_Top' is not ideal for floorplanning, since the cellview 'DAQ_Z30_Top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 22 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
432 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1782.383 ; gain = 642.219
INFO: [Common 17-1381] The checkpoint 'D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.runs/synth_1/DAQ_Z30_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DAQ_Z30_Top_utilization_synth.rpt -pb DAQ_Z30_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 23:19:56 2024...
