{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,4,17]],"date-time":"2019-04-17T12:42:56Z","timestamp":1555504976769},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","isbn-type":[{"value":"1581134614","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1145\/513918.513998","type":"proceedings-article","created":{"date-parts":[[2004,4,19]],"date-time":"2004-04-19T17:18:43Z","timestamp":1082395123000},"source":"Crossref","is-referenced-by-count":2,"title":["Self-referential verification of gate-level implementations of arithmetic circuits"],"prefix":"10.1145","author":[{"given":"Ying-Tsai","family":"Chang","sequence":"first","affiliation":[]},{"given":"Kwang","family":"Ting","sequence":"additional","affiliation":[]}],"member":"320","event":{"name":"the 39th conference","location":"New Orleans, Louisiana, USA","sponsor":["SIGDA, ACM Special Interest Group on Design Automation"],"acronym":"DAC '02","number":"39","start":{"date-parts":[[2002,6,10]]},"end":{"date-parts":[[2002,6,14]]}},"container-title":["Proceedings of the 39th conference on Design automation  - DAC '02"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=513998&amp;ftid=72036&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,16]],"date-time":"2016-12-16T01:46:44Z","timestamp":1481852804000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["1581134614"],"references-count":0,"URL":"http:\/\/dx.doi.org\/10.1145\/513918.513998","relation":{},"ISSN":["0738-100X"],"issn-type":[{"value":"0738-100X","type":"print"}]}}