

================================================================
== Vitis HLS Report for 'inverter'
================================================================
* Date:           Fri Nov  3 01:51:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Inverter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.093 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153602|   153602|  1.536 ms|  1.536 ms|  153603|  153603|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |   153600|   153600|         3|          2|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    115|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     117|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     153|    264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |AXI_CPU_s_axi_U  |AXI_CPU_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_184_p2   |         +|   0|  0|  26|          19|           3|
    |icmp_ln14_fu_162_p2  |      icmp|   0|  0|  14|          19|          19|
    |or_ln14_1_fu_190_p2  |        or|   0|  0|  19|          19|           2|
    |or_ln14_2_fu_201_p2  |        or|   0|  0|  19|          19|           2|
    |or_ln14_fu_173_p2    |        or|   0|  0|  19|          19|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |out_r_Din_A          |       xor|   0|  0|   8|           8|           2|
    |out_r_Din_B          |       xor|   0|  0|   8|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 115|         112|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_140_p4  |   9|          2|   19|         38|
    |i_reg_136                   |   9|          2|   19|         38|
    |in_r_Addr_A_orig            |  14|          3|   32|         96|
    |in_r_Addr_B_orig            |  14|          3|   32|         96|
    |out_r_Addr_A_orig           |  14|          3|   32|         96|
    |out_r_Addr_B_orig           |  14|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 109|         23|  168|        467|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln14_reg_236         |  19|   0|   19|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast1_reg_216          |  19|   0|   64|         45|
    |i_reg_136                |  19|   0|   19|          0|
    |icmp_ln14_reg_212        |   1|   0|    1|          0|
    |zext_ln16_1_reg_241      |  18|   0|   64|         46|
    |zext_ln16_2_reg_251      |  17|   0|   64|         47|
    |zext_ln16_reg_226        |  18|   0|   64|         46|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 117|   0|  301|        184|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXI_CPU_AWVALID  |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_AWREADY  |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_AWADDR   |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WVALID   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WREADY   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WDATA    |   in|   32|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_WSTRB    |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARVALID  |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARREADY  |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_ARADDR   |   in|    4|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RVALID   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RREADY   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RDATA    |  out|   32|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_RRESP    |  out|    2|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BVALID   |  out|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BREADY   |   in|    1|       s_axi|       AXI_CPU|   return void|
|s_axi_AXI_CPU_BRESP    |  out|    2|       s_axi|       AXI_CPU|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      inverter|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      inverter|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      inverter|  return value|
|in_r_Addr_A            |  out|   32|        bram|          in_r|         array|
|in_r_EN_A              |  out|    1|        bram|          in_r|         array|
|in_r_WEN_A             |  out|    1|        bram|          in_r|         array|
|in_r_Din_A             |  out|    8|        bram|          in_r|         array|
|in_r_Dout_A            |   in|    8|        bram|          in_r|         array|
|in_r_Clk_A             |  out|    1|        bram|          in_r|         array|
|in_r_Rst_A             |  out|    1|        bram|          in_r|         array|
|in_r_Addr_B            |  out|   32|        bram|          in_r|         array|
|in_r_EN_B              |  out|    1|        bram|          in_r|         array|
|in_r_WEN_B             |  out|    1|        bram|          in_r|         array|
|in_r_Din_B             |  out|    8|        bram|          in_r|         array|
|in_r_Dout_B            |   in|    8|        bram|          in_r|         array|
|in_r_Clk_B             |  out|    1|        bram|          in_r|         array|
|in_r_Rst_B             |  out|    1|        bram|          in_r|         array|
|out_r_Addr_A           |  out|   32|        bram|         out_r|         array|
|out_r_EN_A             |  out|    1|        bram|         out_r|         array|
|out_r_WEN_A            |  out|    1|        bram|         out_r|         array|
|out_r_Din_A            |  out|    8|        bram|         out_r|         array|
|out_r_Dout_A           |   in|    8|        bram|         out_r|         array|
|out_r_Clk_A            |  out|    1|        bram|         out_r|         array|
|out_r_Rst_A            |  out|    1|        bram|         out_r|         array|
|out_r_Addr_B           |  out|   32|        bram|         out_r|         array|
|out_r_EN_B             |  out|    1|        bram|         out_r|         array|
|out_r_WEN_B            |  out|    1|        bram|         out_r|         array|
|out_r_Din_B            |  out|    8|        bram|         out_r|         array|
|out_r_Dout_B           |   in|    8|        bram|         out_r|         array|
|out_r_Clk_B            |  out|    1|        bram|         out_r|         array|
|out_r_Rst_B            |  out|    1|        bram|         out_r|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

