INFO-FLOW: Workspace /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1 opened at Tue Feb 04 11:33:26 EST 2020
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 7.73 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 0.11 sec.
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.34 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source done; 0.16 sec.
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.5 sec.
Command         ap_source done; 0.52 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 1.03 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 8.87 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_test.cpp 
Execute       is_xip /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_test.cpp 
Execute       is_encrypted /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/firmware/econV1.cpp 
Execute       is_xip /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/firmware/econV1.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.88 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 18.13 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/econV1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/econV1.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         is_encrypted firmware/econV1.cpp 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/econV1.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/econV1.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp
Command         clang done; 4.03 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp"  -o "/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.24 sec.
INFO-FLOW: Done: GCC PP time: 9.9 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp std=c++0x -directive=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.74 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp std=c++0x -directive=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.55 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.econV1.pp.0.cpp.diag.yml /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.econV1.pp.0.cpp.out.log 2> /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.econV1.pp.0.cpp.err.log 
Command         ap_eval done; 1.67 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:158:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:171:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/econV1.cpp:44:2
Execute         send_msg_by_id WARNING @200-471@%s%s 4 firmware/econV1.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/econV1.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/tidy-3.1.econV1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/tidy-3.1.econV1.pp.0.cpp.out.log 2> /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/tidy-3.1.econV1.pp.0.cpp.err.log 
Command           ap_eval done; 2.6 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.econV1.pp.0.cpp.out.log 2> /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.econV1.pp.0.cpp.err.log 
Command           ap_eval done; 2.05 sec.
Command         tidy_31 done; 4.69 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.26 sec.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.bc
Command         clang done; 3.61 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/econV1.g.bc -hls-opt -except-internalize econV1 -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.99 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 916.441 ; gain = 128.000 ; free physical = 18082 ; free virtual = 26899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 916.441 ; gain = 128.000 ; free physical = 18082 ; free virtual = 26899
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.pp.bc -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.71 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top econV1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.0.bc -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 8.05 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 985.039 ; gain = 196.598 ; free physical = 17992 ; free virtual = 26823
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.1.bc -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:18) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:38) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_ceil<double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_ceil.h:42) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit_conv2d<config2>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit_conv2d<config2>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::pool_op<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:61) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config4>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_pooling.h:175) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit_conv2d<config5>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit_conv2d<config5>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config7>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_pooling.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_pooling.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_pooling.h:175) automatically.
INFO: [XFORM 203-602] Inlining function 'ceil' into 'nnet::compute_multiplier_limit_conv2d<config8>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::compute_multiplier_limit_conv2d<config8>' (firmware/nnet_utils/nnet_conv2d.h:97) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config10>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_pooling.h:140) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_pooling.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_pooling.h:175) automatically.
Command           transform done; 11.62 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_conv2d.h:85: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:25 . Memory (MB): peak = 985.039 ; gain = 196.598 ; free physical = 17946 ; free virtual = 26781
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.g.1.bc to /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.o.1.bc -o /home/therwig/sandbox/hls4ml/example-prjs/mentor_workspace/mntr_ex10/convert/keras_econV1/econV1_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:154) in function 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:82:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_conv2d.h:110:83).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit_conv2d<config8>' (firmware/nnet_utils/nnet_conv2d.h:61).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:154) in function 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config6>' (firmware/nnet_utils/nnet_activation.h:82:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_conv2d.h:110:83).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit_conv2d<config5>' (firmware/nnet_utils/nnet_conv2d.h:61).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config3>' (firmware/nnet_utils/nnet_activation.h:82:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:110:83).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_multiplier_limit_conv2d<config2>' (firmware/nnet_utils/nnet_conv2d.h:61).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling.h:154) in function 'nnet::pooling2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:87) in function 'nnet::relu<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'ConvOutHeight' (firmware/nnet_utils/nnet_conv2d.h:128) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ConvFilt' (firmware/nnet_utils/nnet_conv2d.h:130) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ConvChan' (firmware/nnet_utils/nnet_conv2d.h:131) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ConvFiltHeight' (firmware/nnet_utils/nnet_conv2d.h:132) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ConvFiltWidth' (firmware/nnet_utils/nnet_conv2d.h:133) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_conv2d.h:168) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_conv2d.h:170) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AccumOutHeight' (firmware/nnet_utils/nnet_conv2d.h:178) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'AccumFilt' (firmware/nnet_utils/nnet_conv2d.h:180) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AccumChan' (firmware/nnet_utils/nnet_conv2d.h:182) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'AccumDotHeight' (firmware/nnet_utils/nnet_conv2d.h:183) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'AccumDotWidth' (firmware/nnet_utils/nnet_conv2d.h:184) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (firmware/nnet_utils/nnet_conv2d.h:206) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (firmware/nnet_utils/nnet_conv2d.h:208) in function 'nnet::conv_2d<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d.h:66) in function 'nnet::compute_multiplier_limit_conv2d<config8>' completely with a factor of 3.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d.h:66) in function 'nnet::compute_multiplier_limit_conv2d<config8>' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
Command           transform done; error code: 1; 12.24 sec.
ERROR: [HLS 200-70] Pre-synthesis failed.
Command         opt_and_import_c done; error code: 2; 35.17 sec.
Command       elaborate done; error code: 2; 64.44 sec.
Command     csynth_design done; error code: 2; 64.45 sec.
Command   ap_source done; error code: 1; 91.57 sec.
Execute   cleanup_all 
