and r0, r1, r1, asr 1
add r2, r3, r1, lsl 31
mvn r3, r0
rsb r3, r2, r3, ror 31
