Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Jul 21 17:35:35 2020
| Host             : LAPTOP-LF1M0JDJ running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.966        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.832        |
| Device Static (W)        | 0.134        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.3         |
| Junction Temperature (C) | 47.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |       10 |       --- |             --- |
| Slice Logic              |     0.008 |    18057 |       --- |             --- |
|   LUT as Logic           |     0.006 |     6371 |     17600 |           36.20 |
|   CARRY4                 |    <0.001 |      427 |      4400 |            9.70 |
|   LUT as Distributed RAM |    <0.001 |      202 |      6000 |            3.37 |
|   Register               |    <0.001 |     7635 |     35200 |           21.69 |
|   F7/F8 Muxes            |    <0.001 |      115 |     17600 |            0.65 |
|   LUT as Shift Register  |    <0.001 |      203 |      6000 |            3.38 |
|   Others                 |    <0.001 |     1208 |       --- |             --- |
| Signals                  |     0.014 |    12726 |       --- |             --- |
| Block RAM                |     0.008 |     41.5 |        60 |           69.17 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| PLL                      |     0.109 |        1 |         2 |           50.00 |
| DSPs                     |     0.003 |        4 |        80 |            5.00 |
| I/O                      |     0.002 |       41 |       100 |           41.00 |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     1.966 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.069 |      0.010 |
| Vccaux    |       1.800 |     0.122 |       0.114 |      0.009 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.737 |       0.703 |      0.034 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                                                        | Constraint (ns) |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                       |            10.0 |
| clkfbout                                                   | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkfbout |            50.0 |
| clkfbout_design_1_clk_wiz_1_0                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                       |             8.0 |
| clkout0                                                    | design_1_i/d_axi_i2s_audio_0/U0/d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_Dcm/clkout0  |            81.4 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                       |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                            |            33.3 |
| sys_clock                                                  | sys_clock                                                                                     |             8.0 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     1.832 |
|   design_1_i                  |     1.830 |
|     axi_dma_0                 |     0.010 |
|       U0                      |     0.010 |
|     axi_fifo_mm_s_0           |     0.005 |
|       U0                      |     0.005 |
|     axi_iic_0                 |     0.002 |
|       U0                      |     0.002 |
|     axi_mem_intercon          |     0.002 |
|       m00_couplers            |     0.001 |
|     axi_timer_0               |     0.003 |
|       U0                      |     0.003 |
|     clk_wiz_1                 |     0.107 |
|       inst                    |     0.107 |
|     d_axi_i2s_audio_0         |     0.117 |
|       U0                      |     0.117 |
|     fir_filter_0              |     0.008 |
|       inst                    |     0.008 |
|     microblaze_0              |     0.013 |
|       U0                      |     0.013 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_axi_periph   |     0.002 |
|       xbar                    |     0.002 |
|     microblaze_0_local_memory |     0.001 |
|       lmb_bram                |     0.001 |
|     processing_system7_0      |     1.557 |
|       inst                    |     1.557 |
+-------------------------------+-----------+


