# TCL File Generated by Component Editor 21.1
# Thu Jan 05 15:21:56 EET 2023
# DO NOT MODIFY


# 
# DMA_Skin_Detector "DMA_Skin_Detector" v1.0
#  2023.01.05.15:21:56
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module DMA_Skin_Detector
# 
set_module_property DESCRIPTION ""
set_module_property NAME DMA_Skin_Detector
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME DMA_Skin_Detector
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL dma
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dma.v VERILOG PATH dma.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL dma
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file dma.v VERILOG PATH dma.v


# 
# parameters
# 
add_parameter WIDTH_SA INTEGER 4
set_parameter_property WIDTH_SA DEFAULT_VALUE 4
set_parameter_property WIDTH_SA DISPLAY_NAME WIDTH_SA
set_parameter_property WIDTH_SA TYPE INTEGER
set_parameter_property WIDTH_SA UNITS None
set_parameter_property WIDTH_SA ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WIDTH_SA HDL_PARAMETER true
add_parameter WIDTH_MD INTEGER 8
set_parameter_property WIDTH_MD DEFAULT_VALUE 8
set_parameter_property WIDTH_MD DISPLAY_NAME WIDTH_MD
set_parameter_property WIDTH_MD TYPE INTEGER
set_parameter_property WIDTH_MD UNITS None
set_parameter_property WIDTH_MD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WIDTH_MD HDL_PARAMETER true
add_parameter DEFAULT_WIDTH STD_LOGIC_VECTOR 320
set_parameter_property DEFAULT_WIDTH DEFAULT_VALUE 320
set_parameter_property DEFAULT_WIDTH DISPLAY_NAME DEFAULT_WIDTH
set_parameter_property DEFAULT_WIDTH WIDTH 18
set_parameter_property DEFAULT_WIDTH TYPE STD_LOGIC_VECTOR
set_parameter_property DEFAULT_WIDTH UNITS None
set_parameter_property DEFAULT_WIDTH ALLOWED_RANGES 0:262143
set_parameter_property DEFAULT_WIDTH HDL_PARAMETER true
add_parameter DEFAULT_HEIGHT STD_LOGIC_VECTOR 240
set_parameter_property DEFAULT_HEIGHT DEFAULT_VALUE 240
set_parameter_property DEFAULT_HEIGHT DISPLAY_NAME DEFAULT_HEIGHT
set_parameter_property DEFAULT_HEIGHT WIDTH 18
set_parameter_property DEFAULT_HEIGHT TYPE STD_LOGIC_VECTOR
set_parameter_property DEFAULT_HEIGHT UNITS None
set_parameter_property DEFAULT_HEIGHT ALLOWED_RANGES 0:262143
set_parameter_property DEFAULT_HEIGHT HDL_PARAMETER true


# 
# display items
# 


# 
# connection point Clock_Input
# 
add_interface Clock_Input clock end
set_interface_property Clock_Input clockRate 0
set_interface_property Clock_Input ENABLED true
set_interface_property Clock_Input EXPORT_OF ""
set_interface_property Clock_Input PORT_NAME_MAP ""
set_interface_property Clock_Input CMSIS_SVD_VARIABLES ""
set_interface_property Clock_Input SVD_ADDRESS_GROUP ""

add_interface_port Clock_Input clk clk Input 1


# 
# connection point Reset_Input
# 
add_interface Reset_Input reset end
set_interface_property Reset_Input associatedClock Clock_Input
set_interface_property Reset_Input synchronousEdges DEASSERT
set_interface_property Reset_Input ENABLED true
set_interface_property Reset_Input EXPORT_OF ""
set_interface_property Reset_Input PORT_NAME_MAP ""
set_interface_property Reset_Input CMSIS_SVD_VARIABLES ""
set_interface_property Reset_Input SVD_ADDRESS_GROUP ""

add_interface_port Reset_Input rst reset Input 1


# 
# connection point Avalon_Memory_Mapped_Master
# 
add_interface Avalon_Memory_Mapped_Master avalon start
set_interface_property Avalon_Memory_Mapped_Master addressUnits SYMBOLS
set_interface_property Avalon_Memory_Mapped_Master associatedClock Clock_Input
set_interface_property Avalon_Memory_Mapped_Master associatedReset Reset_Input
set_interface_property Avalon_Memory_Mapped_Master bitsPerSymbol 8
set_interface_property Avalon_Memory_Mapped_Master burstOnBurstBoundariesOnly false
set_interface_property Avalon_Memory_Mapped_Master burstcountUnits WORDS
set_interface_property Avalon_Memory_Mapped_Master doStreamReads false
set_interface_property Avalon_Memory_Mapped_Master doStreamWrites false
set_interface_property Avalon_Memory_Mapped_Master holdTime 0
set_interface_property Avalon_Memory_Mapped_Master linewrapBursts false
set_interface_property Avalon_Memory_Mapped_Master maximumPendingReadTransactions 0
set_interface_property Avalon_Memory_Mapped_Master maximumPendingWriteTransactions 0
set_interface_property Avalon_Memory_Mapped_Master readLatency 0
set_interface_property Avalon_Memory_Mapped_Master readWaitTime 1
set_interface_property Avalon_Memory_Mapped_Master setupTime 0
set_interface_property Avalon_Memory_Mapped_Master timingUnits Cycles
set_interface_property Avalon_Memory_Mapped_Master writeWaitTime 0
set_interface_property Avalon_Memory_Mapped_Master ENABLED true
set_interface_property Avalon_Memory_Mapped_Master EXPORT_OF ""
set_interface_property Avalon_Memory_Mapped_Master PORT_NAME_MAP ""
set_interface_property Avalon_Memory_Mapped_Master CMSIS_SVD_VARIABLES ""
set_interface_property Avalon_Memory_Mapped_Master SVD_ADDRESS_GROUP ""

add_interface_port Avalon_Memory_Mapped_Master mmm_address address Output 32
add_interface_port Avalon_Memory_Mapped_Master mmm_read read Output 1
add_interface_port Avalon_Memory_Mapped_Master mmm_readdatavalid readdatavalid Input 1
add_interface_port Avalon_Memory_Mapped_Master mmm_readdata readdata Input "((WIDTH_MD-1)) - (0) + 1"
add_interface_port Avalon_Memory_Mapped_Master mmm_write write Output 1
add_interface_port Avalon_Memory_Mapped_Master mmm_waitrequest waitrequest Input 1
add_interface_port Avalon_Memory_Mapped_Master mmm_writedata writedata Output "((WIDTH_MD-1)) - (0) + 1"


# 
# connection point Avalon_Memory_Mapped_Slave
# 
add_interface Avalon_Memory_Mapped_Slave avalon end
set_interface_property Avalon_Memory_Mapped_Slave addressUnits WORDS
set_interface_property Avalon_Memory_Mapped_Slave associatedClock Clock_Input
set_interface_property Avalon_Memory_Mapped_Slave associatedReset Reset_Input
set_interface_property Avalon_Memory_Mapped_Slave bitsPerSymbol 8
set_interface_property Avalon_Memory_Mapped_Slave burstOnBurstBoundariesOnly false
set_interface_property Avalon_Memory_Mapped_Slave burstcountUnits WORDS
set_interface_property Avalon_Memory_Mapped_Slave explicitAddressSpan 0
set_interface_property Avalon_Memory_Mapped_Slave holdTime 0
set_interface_property Avalon_Memory_Mapped_Slave linewrapBursts false
set_interface_property Avalon_Memory_Mapped_Slave maximumPendingReadTransactions 0
set_interface_property Avalon_Memory_Mapped_Slave maximumPendingWriteTransactions 0
set_interface_property Avalon_Memory_Mapped_Slave readLatency 0
set_interface_property Avalon_Memory_Mapped_Slave readWaitTime 1
set_interface_property Avalon_Memory_Mapped_Slave setupTime 0
set_interface_property Avalon_Memory_Mapped_Slave timingUnits Cycles
set_interface_property Avalon_Memory_Mapped_Slave writeWaitTime 0
set_interface_property Avalon_Memory_Mapped_Slave ENABLED true
set_interface_property Avalon_Memory_Mapped_Slave EXPORT_OF ""
set_interface_property Avalon_Memory_Mapped_Slave PORT_NAME_MAP ""
set_interface_property Avalon_Memory_Mapped_Slave CMSIS_SVD_VARIABLES ""
set_interface_property Avalon_Memory_Mapped_Slave SVD_ADDRESS_GROUP ""

add_interface_port Avalon_Memory_Mapped_Slave mms_read read Input 1
add_interface_port Avalon_Memory_Mapped_Slave mms_write write Input 1
add_interface_port Avalon_Memory_Mapped_Slave mms_address address Input "((WIDTH_SA-1)) - (0) + 1"
add_interface_port Avalon_Memory_Mapped_Slave mms_byteenable byteenable Input 4
add_interface_port Avalon_Memory_Mapped_Slave mms_readdata readdata Output 32
add_interface_port Avalon_Memory_Mapped_Slave mms_writedata writedata Input 32
set_interface_assignment Avalon_Memory_Mapped_Slave embeddedsw.configuration.isFlash 0
set_interface_assignment Avalon_Memory_Mapped_Slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment Avalon_Memory_Mapped_Slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment Avalon_Memory_Mapped_Slave embeddedsw.configuration.isPrintableDevice 0


# 
# connection point Avalon_Streaming_Sink
# 
add_interface Avalon_Streaming_Sink avalon_streaming end
set_interface_property Avalon_Streaming_Sink associatedClock Clock_Input
set_interface_property Avalon_Streaming_Sink associatedReset Reset_Input
set_interface_property Avalon_Streaming_Sink dataBitsPerSymbol 8
set_interface_property Avalon_Streaming_Sink errorDescriptor ""
set_interface_property Avalon_Streaming_Sink firstSymbolInHighOrderBits true
set_interface_property Avalon_Streaming_Sink maxChannel 0
set_interface_property Avalon_Streaming_Sink readyLatency 0
set_interface_property Avalon_Streaming_Sink ENABLED true
set_interface_property Avalon_Streaming_Sink EXPORT_OF ""
set_interface_property Avalon_Streaming_Sink PORT_NAME_MAP ""
set_interface_property Avalon_Streaming_Sink CMSIS_SVD_VARIABLES ""
set_interface_property Avalon_Streaming_Sink SVD_ADDRESS_GROUP ""

add_interface_port Avalon_Streaming_Sink sink_data data Input "((WIDTH_MD-1)) - (0) + 1"
add_interface_port Avalon_Streaming_Sink sink_endofpacket endofpacket Input 1
add_interface_port Avalon_Streaming_Sink sink_ready ready Output 1
add_interface_port Avalon_Streaming_Sink sink_startofpacket startofpacket Input 1
add_interface_port Avalon_Streaming_Sink sink_valid valid Input 1


# 
# connection point Avalon_Streaming_Source
# 
add_interface Avalon_Streaming_Source avalon_streaming start
set_interface_property Avalon_Streaming_Source associatedClock Clock_Input
set_interface_property Avalon_Streaming_Source associatedReset Reset_Input
set_interface_property Avalon_Streaming_Source dataBitsPerSymbol 8
set_interface_property Avalon_Streaming_Source errorDescriptor ""
set_interface_property Avalon_Streaming_Source firstSymbolInHighOrderBits true
set_interface_property Avalon_Streaming_Source maxChannel 0
set_interface_property Avalon_Streaming_Source readyLatency 0
set_interface_property Avalon_Streaming_Source ENABLED true
set_interface_property Avalon_Streaming_Source EXPORT_OF ""
set_interface_property Avalon_Streaming_Source PORT_NAME_MAP ""
set_interface_property Avalon_Streaming_Source CMSIS_SVD_VARIABLES ""
set_interface_property Avalon_Streaming_Source SVD_ADDRESS_GROUP ""

add_interface_port Avalon_Streaming_Source source_endofpacket endofpacket Output 1
add_interface_port Avalon_Streaming_Source source_data data Output "((WIDTH_MD-1)) - (0) + 1"
add_interface_port Avalon_Streaming_Source source_ready ready Input 1
add_interface_port Avalon_Streaming_Source source_startofpacket startofpacket Output 1
add_interface_port Avalon_Streaming_Source source_valid valid Output 1

