/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-14.10" *)
module code_hdl_models_decoder_2to4_gates(x, y, f0, f1, f2, f3);
  (* src = "dut.sv:2.7-2.8" *)
  input x;
  wire x;
  (* src = "dut.sv:2.9-2.10" *)
  input y;
  wire y;
  (* src = "dut.sv:3.8-3.10" *)
  output f0;
  wire f0;
  (* src = "dut.sv:3.11-3.13" *)
  output f1;
  wire f1;
  (* src = "dut.sv:3.14-3.16" *)
  output f2;
  wire f2;
  (* src = "dut.sv:3.17-3.19" *)
  output f3;
  wire f3;
  \$_NOR_  _0_ (
    .A(y),
    .B(x),
    .Y(f0)
  );
  \$_ANDNOT_  _1_ (
    .A(y),
    .B(x),
    .Y(f1)
  );
  \$_ANDNOT_  _2_ (
    .A(x),
    .B(y),
    .Y(f2)
  );
  \$_AND_  _3_ (
    .A(y),
    .B(x),
    .Y(f3)
  );
endmodule
