// Seed: 3745524618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7 = id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_7 = id_1;
  id_11(
      .id_0(1), .id_1(id_4)
  );
  wire id_12;
  wire id_13;
  wire \id_14 ;
  wire id_15;
  id_16(
      .id_0(id_5), .id_1($realtime), .id_2(id_8), .id_3(-1)
  );
endmodule
module module_1 (
    input tri1 id_0
);
  logic [7:0] id_2;
  id_3(
      .id_0(id_2[-1]),
      .id_1(id_2),
      .id_2(-1 == id_2[1]),
      .id_3($realtime),
      .id_4($realtime),
      .id_5(1),
      .id_6($realtime)
  );
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
