##==================================================================##
#                       DEFAULT                                     ##
#===================================================================##

[DEFAULT]
# bsub submit command, "-Is" is interactive mode, without "-Is" is batch mode
_job_cmd                                           = bsub -Is
# job queue, format: "-q $queue_name"
_job_queue                                         = -q op4
# job cpu number, cpu number must put at last place, foramt "-n $cpu_number" or "-m $host_name -n $cpu_number"
_job_cpu_number                                    = -n 4
# job resources, please put centos6 at the first place, ex. "centos6 select[mem>20000]  rusage[mem=20000]"
_job_resource                                      = -R "centos6 span[hosts=1]"
# job cpu number, cpu number must put at last place, foramt "-n $cpu_number" or "-m $host_name -n $cpu_number"
_job_restore_cpu_number                            = -n 1
# job resources, please put centos6 at the first place, ex. "centos6 select[mem>20000]  rusage[mem=20000]"
_job_restore_resource                              = -R "centos6 span[hosts=1]"

# design sytle value: top/block, default is block level, for top level please change to top
design_style                                       = block

# 240|300; special for 7nm lib cell, value: 240/300 
lib_cell_height                                    = 

# 9T|12T; the std cell track 
#track		                                       = 9T

# ocv mode can be: ocv|aocv|pocv
ocv_mode                                           = aocv

# Max routing layer name; should be specified
max_routing_layer                                  = M9

# Min routing layer name; should be specified
min_routing_layer                                  = M2

# specify with vt lib cell SVT/LVT/ULVT, ex: tcbn07_bwph240l11p57pd_base_svt_ccs/*
# type high_vt SVT
hvt_lib_cells                                       = */*P90CPD

# type normal_vt LVT
svt_lib_cells                                       = */*CPDLVT                                    

# type low_vt LVT
lvt_lib_cells                                      = */*CPDULVT

# max ULVT percentage used in design
max_lvth_percentage                                 = 90 

# use user connect_pg_net tcl in common_scripts directory
use_usr_common_scripts_connect_pg_net_tcl          = false

opt_common_enable_rde                              = true

# low|medium|high; tool default low; RM default high; sets opt.timing.effort to enable the corresponding effort of timing optimization in preroute
preroute_timing_optimization_effort                = high

# true|false, tool default false, RM default true; sets place.coarse.auto_timing_control to make timing-driven placer to focus on timing
preroute_auto_timing_control_placement             = true

# false|true, tool default false, RM default false; sets place_opt/refine_opt to enables layer optimization;
preroute_layer_optimization                        = false

# Specify a float between 0 and 1; tool default unspecified; sets place_opt.flow.optimize_layers_critical_range to the specified value
preroute_layer_optimization_critical_range         =

# false|true, tool default false; sets place_opt/clock_opt/refine_opt.flow.optimize_ndrs to true enables NDR optimization
preroute_ndr_optimization                          = false

# Specify a integer number, tool default is 40 
opt_common_max_fanout                              = 40   

# total|leakage|dynamic|none; tool default none; RM default total; sets opt.power.mode to the specified type;
preroute_power_optimization_mode                   = total 

# low|medium|high; tool default low; RM default high; # sets opt.power.effort to the specified effort;
preroute_power_optimization_effort                 = high

# true|false; tool default false; RM default true; sets place.coarse.low_power_placement to make placement power-aware and driven by net switching activity;
preroute_low_power_placement                       = false

# high|low|medium|ultra; tool default low; RM default high; sets opt.area.effort to the specified value to trade off between TNS and area; higher effort can degrades TNS; 
preroute_area_recovery_effort                      = high

# ultra|low|medium|high; tool default low; RM default ultra; sets app option opt.common.buffer_area_effort specified value to reduce buffer area usage in data path opto;
preroute_buffer_area_effort                        = ultra

# true|false; tool default false; RM default true;sets place.coarse.channel_detect_mode to enable channel detect mode in coarse placement
preroute_route_aware_estimation                    = true

# true|false; tool default false; RM default true; sets place.coarse.channel_detect_mode to enable channel detect mode in coarse placement;
preroute_placement_detect_channel                  = true

# true|false; tool default false; RM default true; sets place.coarse.detect_detours to enable detour detection during coarse placement;
preroute_placement_detect_detour                   = true

# high|low|medium|ultra; tool default medium; RM default ultra; sets place.coarse.cong_restruct_effort to control congestion logic restructrue;
preroute_cong_restruct_effort                      = ultra

# true|false; tool default true; sets place.coarse.auto_density_control to control coarse placement automatic density control
# this feature selects an appropriate value for the maximum cell density

preroute_placement_auto_density                    = true 

# specify a float value between 0 and 1; tool default unspecified. if preroute_placement_auto_density is also true, tool will auto determine a appropriate value
preroute_placement_max_density                     = 

# specify a float value between 0 and 1; sets place.coarse.target_routing_density to control target routing density for congestion-driven placement
preroute_placement_target_routing_density          =

# specify a float value between 0 and 1; sets place.coarse.congestion_driven_max_util to control how densely the tool can pack cells in uncongested regions
preroute_placement_max_util                        = 

# false|true; tool default false; sets app option place.coarse.pin_density_aware to control maximum local pin density
preroute_placement_pin_density_aware               = false 

# true|false; tool default false; sets app option place.legalize.stream_place to enable stream placement which is to replace a single very large displacement by a stream of small displacements
preroute_placement_stream_legalizer                = true

# true|false; tool default false; RM default true;sets app option place.legalize.optimize_orientations to enable legalizer to consider flipping the orientations of cells in order to reduce displacements during legalization
preroute_placement_orientation_optimization        = true

# sets freeze_clock_ports and freeze_data_ports attributes on the specified cells, freeze_data_ports attribute will be set to prevent optimization from modifying their port signature
optimization_freeze_port_list                      =

# A Tcl file which applies lib cell purpose related, sourced in icc2_common.tcl
tcl_lib_cell_purpose_file                          = ${PROJ_SHARE_CMN}/icc2_common_scripts/set_lib_cell_purpose.tcl

# A file to specify your placement spacing labels and rules. sourced in icc2_common.tcl
tcl_placement_spacing_label_rule_file              = ${PROJ_SHARE_CMN}/icc2_common_scripts/placement_spacing_rule.tcl

# Specify a NDR rules file for signal nets. sourced in icc2_common.tcl
tcl_non_clock_ndr_rules_file                       = ${PROJ_SHARE_CMN}/icc2_common_scripts/non_clock_ndr_rule.tcl

# Specify a NDR rules file for signal nets. sourced in icc2_common.tcl
tcl_clock_ndr_rules_file                           = ${PROJ_SHARE_CMN}/icc2_common_scripts/icc2_cts_ndr_rule.tcl

## false|true; tool default false. Enable low power improvement techniques during CTS (optional)
cts_low_power                                      = false

# false|true; tool default false. sets place_opt.flow.optimize_icgs for place_opt to run automatic ICG optimization that performs trial CTS timing-aware ICG splitting and clock-aware placement for critical enable paths.
place_opt_optimize_icgs                            = false

# specify a value between 0 and 1; sets place_opt.flow.optimize_icgs_critical_range to the value specified; tool default is 0.75
place_opt_optimize_icgs_critical_range             = 

# false|true; tool default false. sets place_opt.flow.trial_clock_tree to enables early clock tree synthesis,Propagated clocks will be used through-out place_opt flow
# Note: when place_opt_optimize_icgs is set to true, trial CTS will be automatically enable.
place_opt_trial_cts                                = false

# false|true; enables MSCTS (regular) at place_opt step
place_opt_mscts                                    = false                    

# if icc2 tech file unit is mismatch with LEF site, need specify unit convert list
write_def_convert_icc2_site_to_lef_site_name_list   = 

# gds out map file
#icc_icc2_gds_layer_mapping_file                     = /proj/FJR1300/OP_LIB/TECHFILE/EDA/synopsys/pr_techfile/tn07clpr001s1/1_1a/N07FF_PRTF_Syn_001_1.1a/PR_tech/Synopsys/GdsOutMap/gdsout_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Z_1.1a.map

# MCMM settings----------------------------------------------------------------------

# fill tech_ndm name, example tech_only
tech_ndm                                            = tech_only          

# fill scenario table, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type, EX: func.tt1p1v.wcl.cworst_CCworst_T_m40c.setup
scenario_list                                       = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup
                                                      func.tt0p8v.ml.rcworst_CCworst_125c.hold

# fill voltage1 table, example "{VDD-0.9 VSS-0.0 VDDH-1.16}"
voltage_list                                        = {VDD-0.72 VSS-0.0} {VDD-0.88 VSS-0.0}

# true|false;optional,fill setup table with true/false
scenario_status_leakage_power                       = false false

# true|false;optional,fill setup table with true/false
scenario_status_dynamic_power                       = true true

# true|false;optional,fill setup table with true/false
scenario_status_max_transition                      = true true

# true|false;optional,fill setup table with true/false 
scenario_status_max_capacitance                     = true true

# incremental derate settings----------------------------------------------------------------------

# fill with corner names, example wcl
timing_derate_lib_corner_list                       = wcz ml 

# optional,data net early derate for each corner
data_net_early_derate_list                          = 0.93 0.93

# optional,data net late derate for each corner
data_net_late_derate_list                           = 1.07 1.07

# optional,clock net early derate for each corner
clock_net_early_derate_list                         = 0.93 0.93

# optional,clock net late derate for each corner
clock_net_late_derate_list                          = 1.07 1.07

# optional, early derate for data path cells
data_cell_early_derate_list                         = 

# optional, late derate for data path cells
data_cell_late_derate_list                          = 

# optional, early derate for clock path cells
clock_cell_early_derate_list                        = 

# optional, late derate for data path cells
clock_cell_late_derate_list                         = 

# optional,data net early derate for each corner
data_net_early_derate_incr_list                     =  

# optional,data net late derate for each corner
data_net_late_derate_incr_list                      = 

# optional,clock net early derate for each corner
clock_net_early_derate_incr_list                    = 

# optional,clock net late derate for each corner
clock_net_late_derate_incr_list                     = 

# optional, early derate for data path cells
data_cell_early_derate_incr_list                    = 

# optional, late derate for data path cells
data_cell_late_derate_incr_list                     = 

# optional, early derate for clock path cells
clock_cell_early_derate_incr_list                   =  

# optional, late derate for data path cells
clock_cell_late_derate_incr_list                    = 

# ptional, memory's lib cells for derate, example */*RAM64x128*
mem_list                                            = 

# optional, early derate for listed memories
mem_early_derate_list                               = 

# optional, late derate for listed memories
mem_late_derate_list                                = 

# report items settings----------------------------------------------------------------------

# report items, "true" to enable report items, "false" to disable report items
common_report_scenario                              = true
common_report_pvt                                   = true
common_report_qor                                   = true
common_report_timing                                = true
common_report_constraint                            = true
common_report_congestion_map                        = true
common_report_threshold_voltage_group               = true
common_report_power                                 = true
common_report_mv_path                               = true
common_report_utilization                           = true
common_report_units                                 = true
common_report_detail_timing                         = true
fp_report_zero_interconnect_delay_timing            = true
cts_report_clock_tree_info                          = true
route_no_si_timing_report                           = true
route_check_route                                   = true

##==================================================================##
#                        01_fp.tcl                                  ##
#===================================================================##
[01_fp.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_fp.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 4

# name of sub block ref names
sub_block_refs                                      = 

# release dir
release_dir_pnr                                     =

# true|false; use ndm as netlist input instead of read_verilog
use_ndm_as_block_input                              = false

# true|false; read def or not 
read_fp_def					                        = true

# true|false;true/false, use_abstracts_for_sub_blocks
use_abstracts_for_sub_blocks                        = false

# uniquify netlist. this options only affect in fp stage, set true : will uniquify netlist, if partion, please set force.
uniquify_netlist                                    = true

# n07 wire pocv file, apply for all corners in design 
#n07_wire_pocvm                                      = /proj/7nm_evl/Lib_N7/SC/6T/tcbn07_bwph240l11p57pd_base_lvt_100b/TSMCHOME/digital/Front_End/timing_margin/SPM/n07_wire.pocvm

# read def "-convert" option, convert SITE name in def to the unit name in ICC2 techfile, if not required, leave it as emppty
def_convert_site_list                               =  {core unit} 

# true|false;if "true" manual floorplan is enable, 01_fp stage will stop after read input data waiting for manual floorplan
enable_manual_floorplan                             = false

# true|false;if true icc2 use DC output data path's netlist file,if false icc2 use netlist from local netlist directory
use_dc_output_netlist                               = false

# true|false;block use UPF or not
use_upf                                             = false

# true|false;deoes ICC2 use SPG flow
use_spg_flow                                        = false

# true|false;if "true", IO hold fix will eanble, if false, IO hold will set as false path 
fix_io_hold                                         = false

# a Tcl script placeholder for your MV setup commands,such as create_voltage_area, placement bound, power switch creation and level shifter insertion, etc
tcl_mv_setup_file                                   = ${PROJ_SHARE_CMN}/icc2_common_scripts/mv_setup.tcl

# true|false;if "true" 01_fp data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
fp_write_data                                       = true

# true|false;if "true" 01_fp reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_fp_reporting                                 = true

# true|false;if "true" use plugin file "plugins/icc2_scripts/01_fp/08_usr_write_data.tcl" for 01_fp data writing
fp_use_usr_write_data                               = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/01_fp/09_usr_fp_report.tcl" for 01_fp reporting 
fp_use_usr_report_tcl                               = false

##==================================================================##
#                        02_place.tcl                               ##
#===================================================================##
[02_place.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_place.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 4

# true|false; if true, use sub block abstract view
use_abstracts_for_sub_blocks                        = false

# true|false; if true, remove mcmm then reload mcmm
place_load_mcmm					                    = false

# specify place_opt active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
# sdc file will be selected with format "blk.$mode.sdc"
place_opt_active_scenario_list                      = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup

# specify with cts inserted new cell prefix name
place_opt_name_prefix                               = alchip_po

# specify with isolated input/output signal and clock libcells, ex: */BUFX1
isolate_signal_input_port_libcell                   = 
isolate_signal_output_port_libcell                  = 
isolate_clock_input_port_libcell                    = 
isolate_clock_output_port_libcell                   = 

## uncertainty, if empty , will not re-set.
setup_uncertainty                                   = 0.09
hold_uncertainty                                    = 0.09

# transition, if empty , will not re-set.
# ex: set_max_transition -data_path 0.25 [all_clocks] -scenarios [all_scenarios]
data_transition                                     = 0.25

# ex: set_max_transition -clock_path 0.15 [all_clocks] -scenarios [all_scenarios]
clock_transition                                    = 0.06

# true|false;deoes ICC2 use SPG flow
use_spg_flow                                        = false

#true|false; enable user "plugins/icc2_scripts/02_place/01_usr_place_opt_cmd.tcl" instead of template place_opt run command
use_usr_place_opt_cmd_tcl                           = false

# true|false;enable user "plugins/icc2_scripts/02_place/02_usr_pre_refine_opt.tcl" instead of template place_opt run command
use_usr_refine_opt_cmd_tcl                          = false

# true|false;if "true" enable ccd feature at place_opt, need setup clock tree related options as well for CCD
place_enable_ccd                                    = false

# true|false; tool default false. Path opt (RM default is true), Performs register location optimization for better timing
place_opt_do_path_opt                               = true 

# high|medium; tool default medium; RM default high. Final coarse placement effort level (RM default is high)
place_opt_final_place_effort                        = high

# high|medium|none; tool default medium; RM default high. Effort level for congestion alleviation in place_opt (RM default is high), Expect run time increase at high effort.
place_opt_congestion_effort                         = high

# true|false; tool default false; RM default true.GR-based HFS DRC (RM default is enabled), Run global route based buffering during HFS/DRC fixing. Global routes are deleted after buffering. 
place_opt_gr_based_hfsdrc                           = true

# none|refine_opt|path_opt|power|area
place_opt_refine_opt                                = none

# medium|high; tool default is medium; Enable high CPU effort level for coarse placements invoked in refine_opt (optional)
place_opt_refine_opt_effort                         = medium

# true|false; place_opt CCD (optional), Enables concurrent clock and data optimization (CCD) during place_opt final_opto phase.
# If PLACE_OPT_OPTIMIZE_ICGS or PLACE_OPT_TRIAL_CTS is also enabled, place_opt CCD will be based on propagated early clocks. 
place_opt_ccd                                       = false

# false|true; tool default false. sets place.coarse.icg_auto_bound to enable use of automatically created group bounds
place_opt_icg_auto_bound                            = false

# true|false;false|true; tool default false. sets place_opt.flow.clock_aware_placement to guide placement with ICG's enable timing criticality
place_opt_clock_aware_placement                     = false

# true|false;if "true" 02_place data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
place_write_data                                    = true

# true|false;if "true" 02_place reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_place_reporting                              = true

# true|false;if "true" use plugin file "plugins/icc2_scripts/02_place/08_usr_write_data.tcl" for 02_place data writing
place_use_usr_write_data_tcl                        = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/02_place/09_usr_place_report.tcl" for 02_place reporting 
place_use_usr_report_tcl                            = false

# true|false;if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
place_create_abstract                               = false

# specify SAIF file for low power placement
switch_activity_file                                = 

# optional, specify with low power placement scenairo 
switch_activity_file_power_scenario                 =

# optional, specify SAIF source instace name 
switch_activity_file_source_instance                =

# optional, specify SAIF target instace name 
switch_activity_file_target_instance                =

# truefalse; place opt multibit banking
place_opt_multibit_banking                          = false

# name if banking cell instance, place_opt multibit banking cell instance list
place_opt_multibit_banking_cell_instance_list       = 

# name of excluded instance, place_opt multibit banking excluded instance list
place_opt_multibit_banking_excluded_instance_list   = 

# true|false; place_opt multibit debanking
place_opt_multibit_debanking                        = false

# name if debanking cell instance, place_opt multibit debanking cell instance list
place_opt_multibit_debanking_cell_instance_list     =

# name of excluded instance, place_opt multibit debanking excluded instance list
place_opt_multibit_debanking_excluded_instance_list =

##==================================================================##
#                        03_clock.tcl                               ##
#===================================================================##
[03_clock.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_clock.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 4

# specify clock active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
clock_active_scenario_list                          = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup

# true|false; if true, remove mcmm then reload mcmm
clock_load_mcmm					                    = false

## uncertainty, if empty , will not re-set.
setup_uncertainty                                   = 0.07
hold_uncertainty                                    = 0.07

# transition, if empty , will not re-set.
# ex: set_max_transition -data_path 0.25 [all_clocks] -scenarios [all_scenarios]
data_transition                                     = 

# ex: set_max_transition -clock_path 0.15 [all_clocks] -scenarios [all_scenarios]
clock_transition                                    = 

# value of target skew, this setting is apply to all scenarios, for specific scenario, please apply to plugin file
# ex: set_clock_tree_options -target_skew 0.060
target_skew                                         = 

# true/false; if true, use sub block abstract view
use_abstracts_for_sub_blocks                        = false

# true|false;true|false; tool default false; RM default true, sets clock_opt.flow.enable_ccd to true to enable clock_opt CCD
clock_opt_ccd                                       = false

# auto|power|area|none, tool default auto. sets clock_opt.flow.enable_clock_power_recovery to the specified value 
clock_opt_power_recovery                            = auto

# true|false;enable user "plugins/icc2_scripts/03_clock/01_usr_clock_cmd.tcl" instead of template clock_opt run command
use_usr_clock_cmd_tcl                               = false

# specify with cts inserted new cell prefix name
clock_opt_cts_name_prefix                           = alchip_cts

# true|false;if "true" 03_clock data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
clock_write_data                                    = true

# true|false;if "true" 03_clock reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_clock_reporting                              = true
  
# true|false;if "true" use plugin file "plugins/icc2_scripts/03_clock/08_usr_write_data.tcl" for 03_clock data writing
clock_use_usr_write_data_tcl                        = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/03_clock/09_usr_clock_report.tcl" for 03_clock reporting 
clock_use_usr_report_tcl                            = false

# true|false;if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
clock_create_abstract                               = false

##==================================================================##
#                        04_clock_opt.tcl                           ##
#===================================================================##
[04_clock_opt.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_clock_opt.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4
_job_cpu_number                                     = -n 4

# specify clock opt active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
clock_opt_active_scenario_list                      = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup
                                                      func.tt0p8v.ml.rcworst_CCworst_125c.hold

# true|false; if true, remove mcmm then reload mcmm
clock_opt_load_mcmm					                = false


## uncertainty, if empty , will not re-set.
setup_uncertainty                                   = 
hold_uncertainty                                    = 

# transition, if empty , will not re-set.
# ex: set_max_transition -data_path 0.25 [all_clocks] -scenarios [all_scenarios]
data_transition                                     = 

# ex: set_max_transition -clock_path 0.15 [all_clocks] -scenarios [all_scenarios]
clock_transition                                    = 

# true| false; if "true" enable ccd feature at clock_opt
clock_opt_ccd                                       = false

# auto|power|area|none, tool default auto. sets clock_opt.flow.enable_clock_power_recovery to the specified value 
clock_opt_power_recovery                            = auto

# true|false;Post-route clock tree optimization for non-CCD flow, exclusive with option "clock_opt_enable_ccd = true"
clock_opt_opto_cto                                  = false

# specify with clock opt optimization inserted new cell prefix name
clock_opt_opto_name_prefix                          = alchip_clock_opto

# specify with cto inserted new cell prefix name
clock_opt_opto_cto_name_prefix                      = alchip_clock_opto_cto

# medium | high, Coarse placement effort for clock_opt final_opto phase, set clock_opt.place.effort Enabled for better placement quality
clock_opt_place_effort                              = high 

# none | medium | high, Congestion effort for clock_opt final_opto phase, set clock_opt.congestion.effort Enabled for better congestion alleviation
clock_opt_congestion_effort                         = high

# enable user "plugins/icc2_scripts/04_clock_opt/01_usr_clock_opt_cmd.tcl" instead of template clock_opt run command
use_usr_clock_opt_cmd_tcl                           = false

# true|false;if "true" 04_clock_opt data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
clock_opt_write_data                                = true

# true|false;if "true" 04_clock_opt reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_clock_opt_reporting                          = true

# true|false; if "true" use plugin file "plugins/icc2_scripts/04_clock_opt/08_usr_write_data.tcl" for 04_clock_opt data writing
clock_opt_use_usr_write_data_tcl                    = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/04_clock_opt/09_usr_clock_opt_report.tcl" for 04_clock_opt reporting
clock_opt_use_usr_report_tcl                        = false

# true|false;if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
clock_opt_create_abstract                           = false

##==================================================================##
#                        05_route.tcl                               ##
#===================================================================##
[05_route.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_opt.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 4

# specify route active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
route_active_scenario_list                          = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup

# true|false; if true, remove mcmm then reload mcmm
route_load_mcmm					                    = false


## uncertainty, if empty , will not re-set.
setup_uncertainty                                   = 0.055
hold_uncertainty                                    = 0.05

# transition, if empty , will not re-set.
# ex: set_max_transition -data_path 0.25 [all_clocks] -scenarios [all_scenarios]
data_transition                                     = 

# ex: set_max_transition -clock_path 0.15 [all_clocks] -scenarios [all_scenarios]
clock_transition                                    = 

# true|false; if "true" route stage will fix antenna
route_auto_antenna_fixing                           = false

# A file of antenna rule tcl
tcl_antenna_rule_file                               = 

# true|false; if "true" route stage will optimize doulbe via
redundant_via_insertion                             = true 

# none|before_route_auto|after_route_auto; Create shields after signal routing; recommended if DRC convergence is a concern
route_auto_create_shields                           = none

# provide icc2 format redundant via map file for "add_redundant_vias, only one of "icc2 format" or "icc_format" is requred to been fill within
tcl_user_icc2_format_redundant_via_mapping_file     = 

# provide icc format redundant via map file for "add_redundant_vias", only one of "icc2 format" or "icc_format" is requred to been fill within
tcl_user_icc_format_redundant_via_mapping_file      = ${PROJ_SHARE_CMN}/icc2_common_scripts/run_N22_ICC_DFM_swap_VHV.tcl

# Specify a lower number for the router to pick up more nets as xtalk critical nets
route_common_threshold_noise_ratio                  = 0.25

# true|false;if "true" 05_route data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
route_write_data                                    = true

# true|false;if "true" 05_route data writing gds feature will enalbe, to enable usr write data or auto write data, this variable should be true
route_write_gds                                     = false

# true|false;if "true" 05_route reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_route_reporting                              = true

# true|false; if "true" use plugin file "plugins/icc2_scripts/05_route/08_usr_write_data.tcl" for 05_route stage data writing
route_use_usr_write_data_tcl                        = false

# true|false; if "true" use plugin file "plugins/icc2_scripts/05_route/09_usr_route_report.tcl" for 05_route reporting
route_use_usr_report_tcl                            = false

# true|false; if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
route_create_abstract                               = false

##==================================================================##
#                        06_route_opt.tcl                           ##
#===================================================================##
[06_route_opt.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_route_opt.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 4

# specify route_opt active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
route_opt_active_scenario_list                      = func.tt0p8v.wcz.cworst_CCworst_T_0c.setup
                                                      func.tt0p8v.ml.rcworst_CCworst_125c.hold

# true|false; if true, remove mcmm then reload mcmm
route_opt_load_mcmm					                = false


## uncertainty, if empty , will not re-set.
setup_uncertainty                                   = 
hold_uncertainty                                    = 

# transition, if empty , will not re-set.
# ex: set_max_transition -data_path 0.25 [all_clocks] -scenarios [all_scenarios]
data_transition                                     = 

# ex: set_max_transition -clock_path 0.15 [all_clocks] -scenarios [all_scenarios]
clock_transition                                    = 

# specify with route opt optimization inserted new cell prefix name
route_opt_name_prefix                               = alchip_route_opto

# true|false; if "true" enable Post-route optimization CCD flow
route_opt_ccd                                       = false

# true|false, if "true" enable antenna fix during route_opt
route_auto_antenna_fixing                           = false

# specify with tcl antenna rule file if "route_auto_antenna_fixing" is "true"
tcl_antenna_rule_file                               = 

# true|false; if "true" route opt detail route stage will optimize doulbe via
redundant_via_insertion                             = true

# provide icc2 format redundant via map file for "add_redundant_vias, only one of "icc2 format" or "icc_format" is requred to been fill within
tcl_user_icc2_format_redundant_via_mapping_file     = 

# provide icc format redundant via map file for "add_redundant_vias, only one of "icc2 format" or "icc_format" is requred to been fill within
tcl_user_icc_format_redundant_via_mapping_file      = ${PROJ_SHARE_CMN}/icc2_common_scripts/run_N22_ICC_DFM_swap_VHV.tcl

# true|false; if "true" route opt stage will optimize leakage power
route_opt_leakage_power_optimization                = true

# power|none|area|auto; tool default none; RM default power. sets route_opt.flow.enable_clock_power_recovery to the specified value to enable power or area recovery in route_opt
route_opt_power_recovery                            = power

# true|false; Create shields after signal routing; recommended if DRC convergence is a concern
route_auto_create_shields                           = none

# none|after_route_opt|incremental; default is after_route_opt. set after_route_opt to reshield nets after route_opt is done with create_shield command
route_opt_reshield                                  = after_route_opt

# Specify a lower number for the router to pick up more nets as xtalk critical nets
route_common_threshold_noise_ratio                  = 0.25

# true|false; if "true" 06_route_opt data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
route_opt_write_data                                = true

# true|false; if "true" 06_route_opt data writing gds feature will enalbe, to enable usr write data or auto write data, this variable should be true
route_opt_write_gds                                 = true

#  true|false; if "true" 06_route_opt reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_route_opt_reporting                          = true

# true|false; if "true" use plugin file "plugins/icc2_scripts/06_route_opt/08_usr_write_data.tcl" for 06_route_opt stage data writing
route_opt_use_usr_write_data_tcl                    = false

# true|false; if "true" use plugin file "plugins/icc2_scripts/06_route_opt/09_usr_route_report.tcl" for 06_route_opt reporting
route_opt_use_usr_report_tcl                        = false

# true|false; if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
route_opt_create_abstract                           = false

##==================================================================##
#                        07_eco.tcl                                 ##
#===================================================================##
[07_eco.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_eco.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 
_job_cpu_number                                     = -n 16

enable_manual_eco                                   = false

##==================================================================##
#                        08_finish.tcl                              ##
#===================================================================##
[08_finish.tcl]
_exec_cmd                                           =  source /apps/setenv_license.csh; /apps/synopsys/icc2_vN-2017.09-SP4/bin/icc2_shell -output_log_file icc2_finish.log -f
_exec_tool                                          =  module load synopsys/icc2_vN-2017.09-SP4 synopsys/icvalidator_vM-2017.06-2
_job_cpu_number                                     = -n 16
_job_resource                                       = -R "centos6 span[hosts=1] rusage[mem=20000] "

# true|false;specify route_opt active scenario list, format: mode.lib_norminal_voltage.lib_corner.rc_corner_temprature.anaysis_type
finish_active_scenario_list                         = ffunc.tt0p8v.wcz.cworst_CCworst_T_0c.setup

# true|false;if "true" enable metal fill inserting feature at 08_finish stage, run with ICV, need provide ICV metal fill runset file
finish_create_metal_fill                            = true

# specify metal fill selected layer for metal fill insertion, ex. M1 M2 M3 M4 M5 M6 M7 ....
metal_fill_insertion_select_layers                  = M1 VIA1 M2 VIA2 M3 VIA3 M4 VIA4 M5 VIA5 M6

# true|false;specify ICV metal fill runset for 08_finish stage
#finish_create_metal_fill_runset                     = /proj/FJR1300/WORK/grace/template/PV/rule_file/Dummy_BEOL_ICV_7nm_001.10_1b_block
finish_create_metal_fill_runset                     = /proj/Ana37507/WORK/lynnh/PV/tech/Dummy_Metal_Via_ICV_45nm.23a

# true|false; if "true" use plugin file "plugins/icc2_scripts/08_finish/01_usr_finish_filler_cell_insertion_cmd.tcl" for 08_finish user finish_filler_cell insertion command
use_usr_filler_cell_insertion_cmd_file              = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/08_finish/02_usr_finish_metal_fill_cmd.tcl" for 08_finish user finish_metal_fill command
use_usr_metal_fill_cmd_tcl                          = false

# true|false;if "true" 08_finish data writing feature will enalbe, to enable usr write data or auto write data, this variable should be true
finish_write_data                                   = true

# true|false;if "true" 08_finish data writing gds feature will enalbe, to enable usr write data or auto write data, this variable should be true
finish_write_gds                                    = true

# true|false;if "true" 08_finish reporting feature will enalbe, to enable usr reporting or auto reporting, this variable should be true
enable_finish_reporting                             = true

# true|false;if "true" use plugin file "plugins/icc2_scripts/08_finish/08_usr_write_data.tcl" for 08_finish stage data writing
finish_use_usr_write_data_tcl                       = false

# true|false;if "true" use plugin file "plugins/icc2_scripts/08_finish/09_usr_finish_report.tcl" for 08_finish reporting
finish_use_usr_report_tcl                           = false

# true|false;if "true" create abstract and frame view for design block. ICC2 hier flow need block's abstract view for top enclosure
finish_create_abstract                              = false


