.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Tx_BUART */
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set Tx_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set Tx_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Tx_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Tx_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Tx_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Tx_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Tx_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Tx_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Tx_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Tx_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set Tx_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set Tx_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Tx_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set Tx_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set Tx_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Tx_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Tx_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set Tx_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set Tx_BUART_sTX_TxSts__0__MASK, 0x01
.set Tx_BUART_sTX_TxSts__0__POS, 0
.set Tx_BUART_sTX_TxSts__1__MASK, 0x02
.set Tx_BUART_sTX_TxSts__1__POS, 1
.set Tx_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Tx_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Tx_BUART_sTX_TxSts__2__MASK, 0x04
.set Tx_BUART_sTX_TxSts__2__POS, 2
.set Tx_BUART_sTX_TxSts__3__MASK, 0x08
.set Tx_BUART_sTX_TxSts__3__POS, 3
.set Tx_BUART_sTX_TxSts__MASK, 0x0F
.set Tx_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set Tx_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Tx_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST

/* Tx_IntClock */
.set Tx_IntClock__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Tx_IntClock__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Tx_IntClock__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Tx_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Tx_IntClock__INDEX, 0x07
.set Tx_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Tx_IntClock__PM_ACT_MSK, 0x80
.set Tx_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Tx_IntClock__PM_STBY_MSK, 0x80

/* Tx_Pin */
.set Tx_Pin__0__MASK, 0x01
.set Tx_Pin__0__PC, CYREG_PRT6_PC0
.set Tx_Pin__0__PORT, 6
.set Tx_Pin__0__SHIFT, 0
.set Tx_Pin__AG, CYREG_PRT6_AG
.set Tx_Pin__AMUX, CYREG_PRT6_AMUX
.set Tx_Pin__BIE, CYREG_PRT6_BIE
.set Tx_Pin__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_Pin__BYP, CYREG_PRT6_BYP
.set Tx_Pin__CTL, CYREG_PRT6_CTL
.set Tx_Pin__DM0, CYREG_PRT6_DM0
.set Tx_Pin__DM1, CYREG_PRT6_DM1
.set Tx_Pin__DM2, CYREG_PRT6_DM2
.set Tx_Pin__DR, CYREG_PRT6_DR
.set Tx_Pin__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_Pin__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_Pin__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_Pin__MASK, 0x01
.set Tx_Pin__PORT, 6
.set Tx_Pin__PRT, CYREG_PRT6_PRT
.set Tx_Pin__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_Pin__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_Pin__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_Pin__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_Pin__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_Pin__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_Pin__PS, CYREG_PRT6_PS
.set Tx_Pin__SHIFT, 0
.set Tx_Pin__SLW, CYREG_PRT6_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* LED */
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_PRT6_PC2
.set LED__0__PORT, 6
.set LED__0__SHIFT, 2
.set LED__AG, CYREG_PRT6_AG
.set LED__AMUX, CYREG_PRT6_AMUX
.set LED__BIE, CYREG_PRT6_BIE
.set LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED__BYP, CYREG_PRT6_BYP
.set LED__CTL, CYREG_PRT6_CTL
.set LED__DM0, CYREG_PRT6_DM0
.set LED__DM1, CYREG_PRT6_DM1
.set LED__DM2, CYREG_PRT6_DM2
.set LED__DR, CYREG_PRT6_DR
.set LED__INP_DIS, CYREG_PRT6_INP_DIS
.set LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT6_LCD_EN
.set LED__MASK, 0x04
.set LED__PORT, 6
.set LED__PRT, CYREG_PRT6_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED__PS, CYREG_PRT6_PS
.set LED__SHIFT, 2
.set LED__SLW, CYREG_PRT6_SLW

/* Button */
.set Button__0__MASK, 0x02
.set Button__0__PC, CYREG_PRT6_PC1
.set Button__0__PORT, 6
.set Button__0__SHIFT, 1
.set Button__AG, CYREG_PRT6_AG
.set Button__AMUX, CYREG_PRT6_AMUX
.set Button__BIE, CYREG_PRT6_BIE
.set Button__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Button__BYP, CYREG_PRT6_BYP
.set Button__CTL, CYREG_PRT6_CTL
.set Button__DM0, CYREG_PRT6_DM0
.set Button__DM1, CYREG_PRT6_DM1
.set Button__DM2, CYREG_PRT6_DM2
.set Button__DR, CYREG_PRT6_DR
.set Button__INP_DIS, CYREG_PRT6_INP_DIS
.set Button__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Button__LCD_EN, CYREG_PRT6_LCD_EN
.set Button__MASK, 0x02
.set Button__PORT, 6
.set Button__PRT, CYREG_PRT6_PRT
.set Button__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Button__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Button__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Button__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Button__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Button__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Button__PS, CYREG_PRT6_PS
.set Button__SHIFT, 1
.set Button__SLW, CYREG_PRT6_SLW

/* Rx_Top_BUART */
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Rx_Top_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Rx_Top_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Rx_Top_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Rx_Top_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set Rx_Top_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set Rx_Top_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Rx_Top_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set Rx_Top_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set Rx_Top_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Rx_Top_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Rx_Top_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set Rx_Top_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set Rx_Top_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set Rx_Top_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Top_BUART_sRX_RxSts__3__POS, 3
.set Rx_Top_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Top_BUART_sRX_RxSts__4__POS, 4
.set Rx_Top_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Top_BUART_sRX_RxSts__5__POS, 5
.set Rx_Top_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Top_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set Rx_Top_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Rx_Top_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST

/* Rx_Top_IntClock */
.set Rx_Top_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Rx_Top_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Rx_Top_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Rx_Top_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Top_IntClock__INDEX, 0x05
.set Rx_Top_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Top_IntClock__PM_ACT_MSK, 0x20
.set Rx_Top_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Top_IntClock__PM_STBY_MSK, 0x20

/* Rx_Top_Pins */
.set Rx_Top_Pins__0__MASK, 0x10
.set Rx_Top_Pins__0__PC, CYREG_PRT12_PC4
.set Rx_Top_Pins__0__PORT, 12
.set Rx_Top_Pins__0__SHIFT, 4
.set Rx_Top_Pins__1__MASK, 0x20
.set Rx_Top_Pins__1__PC, CYREG_PRT12_PC5
.set Rx_Top_Pins__1__PORT, 12
.set Rx_Top_Pins__1__SHIFT, 5
.set Rx_Top_Pins__2__MASK, 0x40
.set Rx_Top_Pins__2__PC, CYREG_PRT12_PC6
.set Rx_Top_Pins__2__PORT, 12
.set Rx_Top_Pins__2__SHIFT, 6
.set Rx_Top_Pins__3__MASK, 0x80
.set Rx_Top_Pins__3__PC, CYREG_PRT12_PC7
.set Rx_Top_Pins__3__PORT, 12
.set Rx_Top_Pins__3__SHIFT, 7
.set Rx_Top_Pins__AG, CYREG_PRT12_AG
.set Rx_Top_Pins__BIE, CYREG_PRT12_BIE
.set Rx_Top_Pins__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_Top_Pins__BYP, CYREG_PRT12_BYP
.set Rx_Top_Pins__DM0, CYREG_PRT12_DM0
.set Rx_Top_Pins__DM1, CYREG_PRT12_DM1
.set Rx_Top_Pins__DM2, CYREG_PRT12_DM2
.set Rx_Top_Pins__DR, CYREG_PRT12_DR
.set Rx_Top_Pins__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_Top_Pins__MASK, 0xF0
.set Rx_Top_Pins__PORT, 12
.set Rx_Top_Pins__PRT, CYREG_PRT12_PRT
.set Rx_Top_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_Top_Pins__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_Top_Pins__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_Top_Pins__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_Top_Pins__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_Top_Pins__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_Top_Pins__PS, CYREG_PRT12_PS
.set Rx_Top_Pins__SHIFT, 4
.set Rx_Top_Pins__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_Top_Pins__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_Top_Pins__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_Top_Pins__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_Top_Pins__SLW, CYREG_PRT12_SLW

/* Rx_Top_Register */
.set Rx_Top_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Top_Register_sts_sts_reg__0__POS, 0
.set Rx_Top_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Top_Register_sts_sts_reg__1__POS, 1
.set Rx_Top_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Rx_Top_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set Rx_Top_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Top_Register_sts_sts_reg__2__POS, 2
.set Rx_Top_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Top_Register_sts_sts_reg__3__POS, 3
.set Rx_Top_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Top_Register_sts_sts_reg__MASK_REG, CYREG_B1_UDB10_MSK
.set Rx_Top_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Rx_Top_Register_sts_sts_reg__STATUS_REG, CYREG_B1_UDB10_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Rx_Back_BUART */
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Rx_Back_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Rx_Back_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Rx_Back_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Rx_Back_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set Rx_Back_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set Rx_Back_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Rx_Back_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set Rx_Back_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set Rx_Back_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Rx_Back_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Rx_Back_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set Rx_Back_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set Rx_Back_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Rx_Back_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Back_BUART_sRX_RxSts__3__POS, 3
.set Rx_Back_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Back_BUART_sRX_RxSts__4__POS, 4
.set Rx_Back_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Back_BUART_sRX_RxSts__5__POS, 5
.set Rx_Back_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Back_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set Rx_Back_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Rx_Back_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST

/* Rx_Back_IntClock */
.set Rx_Back_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Rx_Back_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Rx_Back_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Rx_Back_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Back_IntClock__INDEX, 0x01
.set Rx_Back_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Back_IntClock__PM_ACT_MSK, 0x02
.set Rx_Back_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Back_IntClock__PM_STBY_MSK, 0x02

/* Rx_Back_Pins */
.set Rx_Back_Pins__0__MASK, 0x01
.set Rx_Back_Pins__0__PC, CYREG_PRT0_PC0
.set Rx_Back_Pins__0__PORT, 0
.set Rx_Back_Pins__0__SHIFT, 0
.set Rx_Back_Pins__1__MASK, 0x02
.set Rx_Back_Pins__1__PC, CYREG_PRT0_PC1
.set Rx_Back_Pins__1__PORT, 0
.set Rx_Back_Pins__1__SHIFT, 1
.set Rx_Back_Pins__2__MASK, 0x04
.set Rx_Back_Pins__2__PC, CYREG_PRT0_PC2
.set Rx_Back_Pins__2__PORT, 0
.set Rx_Back_Pins__2__SHIFT, 2
.set Rx_Back_Pins__3__MASK, 0x08
.set Rx_Back_Pins__3__PC, CYREG_PRT0_PC3
.set Rx_Back_Pins__3__PORT, 0
.set Rx_Back_Pins__3__SHIFT, 3
.set Rx_Back_Pins__AG, CYREG_PRT0_AG
.set Rx_Back_Pins__AMUX, CYREG_PRT0_AMUX
.set Rx_Back_Pins__BIE, CYREG_PRT0_BIE
.set Rx_Back_Pins__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_Back_Pins__BYP, CYREG_PRT0_BYP
.set Rx_Back_Pins__CTL, CYREG_PRT0_CTL
.set Rx_Back_Pins__DM0, CYREG_PRT0_DM0
.set Rx_Back_Pins__DM1, CYREG_PRT0_DM1
.set Rx_Back_Pins__DM2, CYREG_PRT0_DM2
.set Rx_Back_Pins__DR, CYREG_PRT0_DR
.set Rx_Back_Pins__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_Back_Pins__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_Back_Pins__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_Back_Pins__MASK, 0x0F
.set Rx_Back_Pins__PORT, 0
.set Rx_Back_Pins__PRT, CYREG_PRT0_PRT
.set Rx_Back_Pins__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_Back_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_Back_Pins__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_Back_Pins__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_Back_Pins__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_Back_Pins__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_Back_Pins__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_Back_Pins__PS, CYREG_PRT0_PS
.set Rx_Back_Pins__SHIFT, 0
.set Rx_Back_Pins__SLW, CYREG_PRT0_SLW

/* Rx_Back_Register */
.set Rx_Back_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Back_Register_sts_sts_reg__0__POS, 0
.set Rx_Back_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Back_Register_sts_sts_reg__1__POS, 1
.set Rx_Back_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Rx_Back_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Rx_Back_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Back_Register_sts_sts_reg__2__POS, 2
.set Rx_Back_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Back_Register_sts_sts_reg__3__POS, 3
.set Rx_Back_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Back_Register_sts_sts_reg__MASK_REG, CYREG_B0_UDB00_MSK
.set Rx_Back_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Rx_Back_Register_sts_sts_reg__STATUS_REG, CYREG_B0_UDB00_ST

/* Rx_Left_BUART */
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Rx_Left_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Rx_Left_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Rx_Left_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Rx_Left_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set Rx_Left_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set Rx_Left_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Rx_Left_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set Rx_Left_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set Rx_Left_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Rx_Left_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Rx_Left_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set Rx_Left_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set Rx_Left_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Rx_Left_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Left_BUART_sRX_RxSts__3__POS, 3
.set Rx_Left_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Left_BUART_sRX_RxSts__4__POS, 4
.set Rx_Left_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Left_BUART_sRX_RxSts__5__POS, 5
.set Rx_Left_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Left_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set Rx_Left_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Rx_Left_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST

/* Rx_Left_IntClock */
.set Rx_Left_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Rx_Left_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Rx_Left_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Rx_Left_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Left_IntClock__INDEX, 0x04
.set Rx_Left_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Left_IntClock__PM_ACT_MSK, 0x10
.set Rx_Left_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Left_IntClock__PM_STBY_MSK, 0x10

/* Rx_Left_Pins */
.set Rx_Left_Pins__0__MASK, 0x01
.set Rx_Left_Pins__0__PC, CYREG_PRT3_PC0
.set Rx_Left_Pins__0__PORT, 3
.set Rx_Left_Pins__0__SHIFT, 0
.set Rx_Left_Pins__1__MASK, 0x02
.set Rx_Left_Pins__1__PC, CYREG_PRT3_PC1
.set Rx_Left_Pins__1__PORT, 3
.set Rx_Left_Pins__1__SHIFT, 1
.set Rx_Left_Pins__2__MASK, 0x04
.set Rx_Left_Pins__2__PC, CYREG_PRT3_PC2
.set Rx_Left_Pins__2__PORT, 3
.set Rx_Left_Pins__2__SHIFT, 2
.set Rx_Left_Pins__3__MASK, 0x08
.set Rx_Left_Pins__3__PC, CYREG_PRT3_PC3
.set Rx_Left_Pins__3__PORT, 3
.set Rx_Left_Pins__3__SHIFT, 3
.set Rx_Left_Pins__AG, CYREG_PRT3_AG
.set Rx_Left_Pins__AMUX, CYREG_PRT3_AMUX
.set Rx_Left_Pins__BIE, CYREG_PRT3_BIE
.set Rx_Left_Pins__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Left_Pins__BYP, CYREG_PRT3_BYP
.set Rx_Left_Pins__CTL, CYREG_PRT3_CTL
.set Rx_Left_Pins__DM0, CYREG_PRT3_DM0
.set Rx_Left_Pins__DM1, CYREG_PRT3_DM1
.set Rx_Left_Pins__DM2, CYREG_PRT3_DM2
.set Rx_Left_Pins__DR, CYREG_PRT3_DR
.set Rx_Left_Pins__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Left_Pins__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Left_Pins__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Left_Pins__MASK, 0x0F
.set Rx_Left_Pins__PORT, 3
.set Rx_Left_Pins__PRT, CYREG_PRT3_PRT
.set Rx_Left_Pins__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Left_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Left_Pins__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Left_Pins__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Left_Pins__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Left_Pins__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Left_Pins__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Left_Pins__PS, CYREG_PRT3_PS
.set Rx_Left_Pins__SHIFT, 0
.set Rx_Left_Pins__SLW, CYREG_PRT3_SLW

/* Rx_Left_Register */
.set Rx_Left_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Left_Register_sts_sts_reg__0__POS, 0
.set Rx_Left_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Left_Register_sts_sts_reg__1__POS, 1
.set Rx_Left_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Rx_Left_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Rx_Left_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Left_Register_sts_sts_reg__2__POS, 2
.set Rx_Left_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Left_Register_sts_sts_reg__3__POS, 3
.set Rx_Left_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Left_Register_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set Rx_Left_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Rx_Left_Register_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* Rx_Front_BUART */
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Rx_Front_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Rx_Front_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Rx_Front_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Rx_Front_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set Rx_Front_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set Rx_Front_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Rx_Front_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set Rx_Front_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set Rx_Front_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Rx_Front_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Rx_Front_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set Rx_Front_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set Rx_Front_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Rx_Front_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Front_BUART_sRX_RxSts__3__POS, 3
.set Rx_Front_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Front_BUART_sRX_RxSts__4__POS, 4
.set Rx_Front_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Front_BUART_sRX_RxSts__5__POS, 5
.set Rx_Front_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Front_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set Rx_Front_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Rx_Front_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST

/* Rx_Front_IntClock */
.set Rx_Front_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Rx_Front_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Rx_Front_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Rx_Front_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Front_IntClock__INDEX, 0x02
.set Rx_Front_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Front_IntClock__PM_ACT_MSK, 0x04
.set Rx_Front_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Front_IntClock__PM_STBY_MSK, 0x04

/* Rx_Front_Pins */
.set Rx_Front_Pins__0__MASK, 0x10
.set Rx_Front_Pins__0__PC, CYREG_PRT0_PC4
.set Rx_Front_Pins__0__PORT, 0
.set Rx_Front_Pins__0__SHIFT, 4
.set Rx_Front_Pins__1__MASK, 0x20
.set Rx_Front_Pins__1__PC, CYREG_PRT0_PC5
.set Rx_Front_Pins__1__PORT, 0
.set Rx_Front_Pins__1__SHIFT, 5
.set Rx_Front_Pins__2__MASK, 0x40
.set Rx_Front_Pins__2__PC, CYREG_PRT0_PC6
.set Rx_Front_Pins__2__PORT, 0
.set Rx_Front_Pins__2__SHIFT, 6
.set Rx_Front_Pins__3__MASK, 0x80
.set Rx_Front_Pins__3__PC, CYREG_PRT0_PC7
.set Rx_Front_Pins__3__PORT, 0
.set Rx_Front_Pins__3__SHIFT, 7
.set Rx_Front_Pins__AG, CYREG_PRT0_AG
.set Rx_Front_Pins__AMUX, CYREG_PRT0_AMUX
.set Rx_Front_Pins__BIE, CYREG_PRT0_BIE
.set Rx_Front_Pins__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rx_Front_Pins__BYP, CYREG_PRT0_BYP
.set Rx_Front_Pins__CTL, CYREG_PRT0_CTL
.set Rx_Front_Pins__DM0, CYREG_PRT0_DM0
.set Rx_Front_Pins__DM1, CYREG_PRT0_DM1
.set Rx_Front_Pins__DM2, CYREG_PRT0_DM2
.set Rx_Front_Pins__DR, CYREG_PRT0_DR
.set Rx_Front_Pins__INP_DIS, CYREG_PRT0_INP_DIS
.set Rx_Front_Pins__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rx_Front_Pins__LCD_EN, CYREG_PRT0_LCD_EN
.set Rx_Front_Pins__MASK, 0xF0
.set Rx_Front_Pins__PORT, 0
.set Rx_Front_Pins__PRT, CYREG_PRT0_PRT
.set Rx_Front_Pins__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rx_Front_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rx_Front_Pins__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rx_Front_Pins__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rx_Front_Pins__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rx_Front_Pins__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rx_Front_Pins__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rx_Front_Pins__PS, CYREG_PRT0_PS
.set Rx_Front_Pins__SHIFT, 4
.set Rx_Front_Pins__SLW, CYREG_PRT0_SLW

/* Rx_Front_Register */
.set Rx_Front_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Front_Register_sts_sts_reg__0__POS, 0
.set Rx_Front_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Front_Register_sts_sts_reg__1__POS, 1
.set Rx_Front_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Rx_Front_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Rx_Front_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Front_Register_sts_sts_reg__2__POS, 2
.set Rx_Front_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Front_Register_sts_sts_reg__3__POS, 3
.set Rx_Front_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Front_Register_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set Rx_Front_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Rx_Front_Register_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* Rx_Right_BUART */
.set Rx_Right_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Rx_Right_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Rx_Right_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set Rx_Right_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Rx_Right_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set Rx_Right_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Rx_Right_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set Rx_Right_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set Rx_Right_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Rx_Right_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set Rx_Right_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set Rx_Right_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Rx_Right_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Rx_Right_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set Rx_Right_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set Rx_Right_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Rx_Right_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Right_BUART_sRX_RxSts__3__POS, 3
.set Rx_Right_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Right_BUART_sRX_RxSts__4__POS, 4
.set Rx_Right_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Right_BUART_sRX_RxSts__5__POS, 5
.set Rx_Right_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Right_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set Rx_Right_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Rx_Right_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* Rx_Right_IntClock */
.set Rx_Right_IntClock__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Rx_Right_IntClock__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Rx_Right_IntClock__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Rx_Right_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Right_IntClock__INDEX, 0x06
.set Rx_Right_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Right_IntClock__PM_ACT_MSK, 0x40
.set Rx_Right_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Right_IntClock__PM_STBY_MSK, 0x40

/* Rx_Right_Pins */
.set Rx_Right_Pins__0__MASK, 0x10
.set Rx_Right_Pins__0__PC, CYREG_PRT3_PC4
.set Rx_Right_Pins__0__PORT, 3
.set Rx_Right_Pins__0__SHIFT, 4
.set Rx_Right_Pins__1__MASK, 0x20
.set Rx_Right_Pins__1__PC, CYREG_PRT3_PC5
.set Rx_Right_Pins__1__PORT, 3
.set Rx_Right_Pins__1__SHIFT, 5
.set Rx_Right_Pins__2__MASK, 0x40
.set Rx_Right_Pins__2__PC, CYREG_PRT3_PC6
.set Rx_Right_Pins__2__PORT, 3
.set Rx_Right_Pins__2__SHIFT, 6
.set Rx_Right_Pins__3__MASK, 0x80
.set Rx_Right_Pins__3__PC, CYREG_PRT3_PC7
.set Rx_Right_Pins__3__PORT, 3
.set Rx_Right_Pins__3__SHIFT, 7
.set Rx_Right_Pins__AG, CYREG_PRT3_AG
.set Rx_Right_Pins__AMUX, CYREG_PRT3_AMUX
.set Rx_Right_Pins__BIE, CYREG_PRT3_BIE
.set Rx_Right_Pins__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_Right_Pins__BYP, CYREG_PRT3_BYP
.set Rx_Right_Pins__CTL, CYREG_PRT3_CTL
.set Rx_Right_Pins__DM0, CYREG_PRT3_DM0
.set Rx_Right_Pins__DM1, CYREG_PRT3_DM1
.set Rx_Right_Pins__DM2, CYREG_PRT3_DM2
.set Rx_Right_Pins__DR, CYREG_PRT3_DR
.set Rx_Right_Pins__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_Right_Pins__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_Right_Pins__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_Right_Pins__MASK, 0xF0
.set Rx_Right_Pins__PORT, 3
.set Rx_Right_Pins__PRT, CYREG_PRT3_PRT
.set Rx_Right_Pins__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_Right_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_Right_Pins__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_Right_Pins__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_Right_Pins__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_Right_Pins__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_Right_Pins__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_Right_Pins__PS, CYREG_PRT3_PS
.set Rx_Right_Pins__SHIFT, 4
.set Rx_Right_Pins__SLW, CYREG_PRT3_SLW

/* Rx_Right_Register */
.set Rx_Right_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Right_Register_sts_sts_reg__0__POS, 0
.set Rx_Right_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Right_Register_sts_sts_reg__1__POS, 1
.set Rx_Right_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Rx_Right_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Rx_Right_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Right_Register_sts_sts_reg__2__POS, 2
.set Rx_Right_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Right_Register_sts_sts_reg__3__POS, 3
.set Rx_Right_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Right_Register_sts_sts_reg__MASK_REG, CYREG_B1_UDB08_MSK
.set Rx_Right_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Rx_Right_Register_sts_sts_reg__STATUS_REG, CYREG_B1_UDB08_ST

/* Rx_Bottom_BUART */
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Rx_Bottom_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set Rx_Bottom_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set Rx_Bottom_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Rx_Bottom_BUART_sRX_RxSts__3__MASK, 0x08
.set Rx_Bottom_BUART_sRX_RxSts__3__POS, 3
.set Rx_Bottom_BUART_sRX_RxSts__4__MASK, 0x10
.set Rx_Bottom_BUART_sRX_RxSts__4__POS, 4
.set Rx_Bottom_BUART_sRX_RxSts__5__MASK, 0x20
.set Rx_Bottom_BUART_sRX_RxSts__5__POS, 5
.set Rx_Bottom_BUART_sRX_RxSts__MASK, 0x38
.set Rx_Bottom_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set Rx_Bottom_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Rx_Bottom_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* Rx_Bottom_IntClock */
.set Rx_Bottom_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Rx_Bottom_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Rx_Bottom_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Rx_Bottom_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Rx_Bottom_IntClock__INDEX, 0x03
.set Rx_Bottom_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Rx_Bottom_IntClock__PM_ACT_MSK, 0x08
.set Rx_Bottom_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Rx_Bottom_IntClock__PM_STBY_MSK, 0x08

/* Rx_Bottom_Pins */
.set Rx_Bottom_Pins__0__MASK, 0x01
.set Rx_Bottom_Pins__0__PC, CYREG_PRT12_PC0
.set Rx_Bottom_Pins__0__PORT, 12
.set Rx_Bottom_Pins__0__SHIFT, 0
.set Rx_Bottom_Pins__1__MASK, 0x02
.set Rx_Bottom_Pins__1__PC, CYREG_PRT12_PC1
.set Rx_Bottom_Pins__1__PORT, 12
.set Rx_Bottom_Pins__1__SHIFT, 1
.set Rx_Bottom_Pins__2__MASK, 0x04
.set Rx_Bottom_Pins__2__PC, CYREG_PRT12_PC2
.set Rx_Bottom_Pins__2__PORT, 12
.set Rx_Bottom_Pins__2__SHIFT, 2
.set Rx_Bottom_Pins__3__MASK, 0x08
.set Rx_Bottom_Pins__3__PC, CYREG_PRT12_PC3
.set Rx_Bottom_Pins__3__PORT, 12
.set Rx_Bottom_Pins__3__SHIFT, 3
.set Rx_Bottom_Pins__AG, CYREG_PRT12_AG
.set Rx_Bottom_Pins__BIE, CYREG_PRT12_BIE
.set Rx_Bottom_Pins__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_Bottom_Pins__BYP, CYREG_PRT12_BYP
.set Rx_Bottom_Pins__DM0, CYREG_PRT12_DM0
.set Rx_Bottom_Pins__DM1, CYREG_PRT12_DM1
.set Rx_Bottom_Pins__DM2, CYREG_PRT12_DM2
.set Rx_Bottom_Pins__DR, CYREG_PRT12_DR
.set Rx_Bottom_Pins__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_Bottom_Pins__MASK, 0x0F
.set Rx_Bottom_Pins__PORT, 12
.set Rx_Bottom_Pins__PRT, CYREG_PRT12_PRT
.set Rx_Bottom_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_Bottom_Pins__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_Bottom_Pins__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_Bottom_Pins__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_Bottom_Pins__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_Bottom_Pins__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_Bottom_Pins__PS, CYREG_PRT12_PS
.set Rx_Bottom_Pins__SHIFT, 0
.set Rx_Bottom_Pins__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_Bottom_Pins__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_Bottom_Pins__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_Bottom_Pins__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_Bottom_Pins__SLW, CYREG_PRT12_SLW

/* Rx_Bottom_Register */
.set Rx_Bottom_Register_sts_sts_reg__0__MASK, 0x01
.set Rx_Bottom_Register_sts_sts_reg__0__POS, 0
.set Rx_Bottom_Register_sts_sts_reg__1__MASK, 0x02
.set Rx_Bottom_Register_sts_sts_reg__1__POS, 1
.set Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Rx_Bottom_Register_sts_sts_reg__2__MASK, 0x04
.set Rx_Bottom_Register_sts_sts_reg__2__POS, 2
.set Rx_Bottom_Register_sts_sts_reg__3__MASK, 0x08
.set Rx_Bottom_Register_sts_sts_reg__3__POS, 3
.set Rx_Bottom_Register_sts_sts_reg__MASK, 0x0F
.set Rx_Bottom_Register_sts_sts_reg__MASK_REG, CYREG_B1_UDB07_MSK
.set Rx_Bottom_Register_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Rx_Bottom_Register_sts_sts_reg__STATUS_REG, CYREG_B1_UDB07_ST

/* StartupLED */
.set StartupLED__0__MASK, 0x08
.set StartupLED__0__PC, CYREG_PRT6_PC3
.set StartupLED__0__PORT, 6
.set StartupLED__0__SHIFT, 3
.set StartupLED__AG, CYREG_PRT6_AG
.set StartupLED__AMUX, CYREG_PRT6_AMUX
.set StartupLED__BIE, CYREG_PRT6_BIE
.set StartupLED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set StartupLED__BYP, CYREG_PRT6_BYP
.set StartupLED__CTL, CYREG_PRT6_CTL
.set StartupLED__DM0, CYREG_PRT6_DM0
.set StartupLED__DM1, CYREG_PRT6_DM1
.set StartupLED__DM2, CYREG_PRT6_DM2
.set StartupLED__DR, CYREG_PRT6_DR
.set StartupLED__INP_DIS, CYREG_PRT6_INP_DIS
.set StartupLED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set StartupLED__LCD_EN, CYREG_PRT6_LCD_EN
.set StartupLED__MASK, 0x08
.set StartupLED__PORT, 6
.set StartupLED__PRT, CYREG_PRT6_PRT
.set StartupLED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set StartupLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set StartupLED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set StartupLED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set StartupLED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set StartupLED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set StartupLED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set StartupLED__PS, CYREG_PRT6_PS
.set StartupLED__SHIFT, 3
.set StartupLED__SLW, CYREG_PRT6_SLW

/* isr_Rx_Top */
.set isr_Rx_Top__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Top__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Top__INTC_MASK, 0x20
.set isr_Rx_Top__INTC_NUMBER, 5
.set isr_Rx_Top__INTC_PRIOR_NUM, 7
.set isr_Rx_Top__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_Rx_Top__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Top__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Rx_Back */
.set isr_Rx_Back__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Back__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Back__INTC_MASK, 0x01
.set isr_Rx_Back__INTC_NUMBER, 0
.set isr_Rx_Back__INTC_PRIOR_NUM, 7
.set isr_Rx_Back__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_Rx_Back__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Back__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Rx_Left */
.set isr_Rx_Left__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Left__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Left__INTC_MASK, 0x08
.set isr_Rx_Left__INTC_NUMBER, 3
.set isr_Rx_Left__INTC_PRIOR_NUM, 7
.set isr_Rx_Left__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_Rx_Left__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Left__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Rx_Front */
.set isr_Rx_Front__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Front__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Front__INTC_MASK, 0x04
.set isr_Rx_Front__INTC_NUMBER, 2
.set isr_Rx_Front__INTC_PRIOR_NUM, 7
.set isr_Rx_Front__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_Rx_Front__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Front__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Rx_Right */
.set isr_Rx_Right__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Right__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Right__INTC_MASK, 0x10
.set isr_Rx_Right__INTC_NUMBER, 4
.set isr_Rx_Right__INTC_PRIOR_NUM, 7
.set isr_Rx_Right__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_Rx_Right__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Right__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Rx_Bottom */
.set isr_Rx_Bottom__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Rx_Bottom__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Rx_Bottom__INTC_MASK, 0x02
.set isr_Rx_Bottom__INTC_NUMBER, 1
.set isr_Rx_Bottom__INTC_PRIOR_NUM, 7
.set isr_Rx_Bottom__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_Rx_Bottom__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Rx_Bottom__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 6
.set CYDEV_CHIP_DIE_PSOC4A, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 3
.set CYDEV_CHIP_MEMBER_4D, 2
.set CYDEV_CHIP_MEMBER_4F, 4
.set CYDEV_CHIP_MEMBER_5A, 6
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000003F
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
