{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 09:23:22 2009 " "Info: Processing started: Fri Mar 20 09:23:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off decoder -c decoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off decoder -c decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "code_in\[4\] code_uit\[2\] 8.175 ns Longest " "Info: Longest tpd from source pin \"code_in\[4\]\" to destination pin \"code_uit\[2\]\" is 8.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns code_in\[4\] 1 PIN PIN_P18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P18; Fanout = 16; PIN Node = 'code_in\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_in[4] } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/decoder/decoder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.125 ns) 3.431 ns Ram0~861 2 COMB LC_X19_Y12_N4 4 " "Info: 2: + IC(2.598 ns) + CELL(0.125 ns) = 3.431 ns; Loc. = LC_X19_Y12_N4; Fanout = 4; COMB Node = 'Ram0~861'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { code_in[4] Ram0~861 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/decoder/decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.125 ns) 3.890 ns Ram0~862 3 COMB LC_X19_Y12_N5 1 " "Info: 3: + IC(0.334 ns) + CELL(0.125 ns) = 3.890 ns; Loc. = LC_X19_Y12_N5; Fanout = 1; COMB Node = 'Ram0~862'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { Ram0~861 Ram0~862 } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/decoder/decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.831 ns) + CELL(1.454 ns) 8.175 ns code_uit\[2\] 4 PIN PIN_U12 0 " "Info: 4: + IC(2.831 ns) + CELL(1.454 ns) = 8.175 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 'code_uit\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { Ram0~862 code_uit[2] } "NODE_NAME" } } { "decoder.vhd" "" { Text "C:/Users/Sarah Stinissen/Desktop/Opnieuw programma/decoder/decoder.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 29.50 % ) " "Info: Total cell delay = 2.412 ns ( 29.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.763 ns ( 70.50 % ) " "Info: Total interconnect delay = 5.763 ns ( 70.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { code_in[4] Ram0~861 Ram0~862 code_uit[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.175 ns" { code_in[4] {} code_in[4]~combout {} Ram0~861 {} Ram0~862 {} code_uit[2] {} } { 0.000ns 0.000ns 2.598ns 0.334ns 2.831ns } { 0.000ns 0.708ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 09:23:24 2009 " "Info: Processing ended: Fri Mar 20 09:23:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
