<!doctype html>
<head>
<meta charset="utf-8">
<title>6 Processor-specific Features and Limitations</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="understanding-the-statistics-of-simple-cache.html">5.6 Understanding the Statistics of Simple Cache</a>
<a href="uefidbg-dbghelp.html">A Handling DBGHELP.DLL</a>
</div>
<div class="path">
<a href="index.html">Analyzer User's Guide</a>
&nbsp;/&nbsp;</div><h1 id="processor-specific-features-and-limitations"><a href="#processor-specific-features-and-limitations">6 Processor-specific Features and Limitations</a></h1>
<p>All types of cache modeling features are not supported by all processor types. The instrumentation API need to be supported in order to do cache modeling for a specific processor.</p>
<p>Currently ARC, ARM, MIPS, PPC, X86 and Xtensa target architectures support instrumentation.</p>

<div class="chain">
<a href="understanding-the-statistics-of-simple-cache.html">5.6 Understanding the Statistics of Simple Cache</a>
<a href="uefidbg-dbghelp.html">A Handling DBGHELP.DLL</a>
</div>