static void\r\ngm20b_grctx_generate_r406028(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nu32 tpc_per_gpc = 0;\r\nint i;\r\nfor (i = 0; i < gr->gpc_nr; i++)\r\ntpc_per_gpc |= gr->tpc_nr[i] << (4 * i);\r\nnvkm_wr32(device, 0x406028, tpc_per_gpc);\r\nnvkm_wr32(device, 0x405870, tpc_per_gpc);\r\n}\r\nstatic void\r\ngm20b_grctx_generate_main(struct gf100_gr *gr, struct gf100_grctx *info)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nint idle_timeout_save;\r\nint i, tmp;\r\ngf100_gr_mmio(gr, gr->fuc_sw_ctx);\r\ngf100_gr_wait_idle(gr);\r\nidle_timeout_save = nvkm_rd32(device, 0x404154);\r\nnvkm_wr32(device, 0x404154, 0x00000000);\r\ngrctx->attrib(info);\r\ngrctx->unkn(gr);\r\ngm204_grctx_generate_tpcid(gr);\r\ngm20b_grctx_generate_r406028(gr);\r\ngk104_grctx_generate_r418bb8(gr);\r\nfor (i = 0; i < 8; i++)\r\nnvkm_wr32(device, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvkm_wr32(device, 0x405b00, (gr->tpc_total << 8) | gr->gpc_nr);\r\ngk104_grctx_generate_rop_active_fbps(gr);\r\nnvkm_wr32(device, 0x408908, nvkm_rd32(device, 0x410108) | 0x80000000);\r\nfor (tmp = 0, i = 0; i < gr->gpc_nr; i++)\r\ntmp |= ((1 << gr->tpc_nr[i]) - 1) << (i * 4);\r\nnvkm_wr32(device, 0x4041c4, tmp);\r\ngm204_grctx_generate_405b60(gr);\r\ngf100_gr_wait_idle(gr);\r\nnvkm_wr32(device, 0x404154, idle_timeout_save);\r\ngf100_gr_wait_idle(gr);\r\ngf100_gr_mthd(gr, gr->fuc_method);\r\ngf100_gr_wait_idle(gr);\r\ngf100_gr_icmd(gr, gr->fuc_bundle);\r\ngrctx->pagepool(info);\r\ngrctx->bundle(info);\r\n}
