

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Thu Dec 12 12:28:21 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.890|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  182137|  182137|  182137|  182137|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  182136|  182136|     22767|          -|          -|     8|    no    |
        | + Loop 1.1          |   22764|   22764|      1626|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    1624|    1624|       116|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |     112|     112|         7|          -|          -|    16|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    243|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      13|      2|
|Multiplexer      |        -|      -|       -|    125|
|Register         |        -|      -|     273|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|     286|    370|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_3_1_U33  |network_mul_mul_16s_15s_30_3_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        1|   0|   0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        1|  13|   2|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |buffer_2_fu_368_p2   |     +    |      0|  0|  23|          16|          16|
    |in_d_1_fu_302_p2     |     +    |      0|  0|  15|           5|           1|
    |next_mul2_fu_192_p2  |     +    |      0|  0|  13|          11|           8|
    |next_mul_fu_312_p2   |     +    |      0|  0|  12|          12|           8|
    |out_d_2_fu_204_p2    |     +    |      0|  0|  13|           4|           1|
    |out_h_2_fu_236_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_2_fu_282_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp1_fu_337_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_21_fu_377_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_24_fu_327_p2     |     +    |      0|  0|  17|          13|          13|
    |tmp_26_fu_332_p2     |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_318_p2        |     +    |      0|  0|  12|          12|          12|
    |tmp_19_fu_266_p2     |     -    |      0|  0|  15|           9|           9|
    |exitcond1_fu_276_p2  |   icmp   |      0|  0|   9|           4|           3|
    |exitcond2_fu_230_p2  |   icmp   |      0|  0|   9|           4|           3|
    |exitcond3_fu_198_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_296_p2   |   icmp   |      0|  0|  11|           5|           6|
    |buffer_1_fu_394_p3   |  select  |      0|  0|  15|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 243|         136|         116|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  62|         15|    1|         15|
    |buffer1_reg_156   |   9|          2|   16|         32|
    |in_d_reg_166      |   9|          2|    5|         10|
    |out_d_reg_112     |   9|          2|    4|          8|
    |out_h_reg_134     |   9|          2|    4|          8|
    |out_w_reg_145     |   9|          2|    4|          8|
    |phi_mul1_reg_123  |   9|          2|   11|         22|
    |phi_mul_reg_177   |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             | 125|         29|   57|        127|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_1_w_3_reg_538  |  15|   0|   15|          0|
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |buffer1_reg_156                |  16|   0|   16|          0|
    |buffer_cast_reg_454            |  16|   0|   16|          0|
    |in_d_1_reg_498                 |   5|   0|    5|          0|
    |in_d_reg_166                   |   5|   0|    5|          0|
    |input_load_reg_533             |  16|   0|   16|          0|
    |next_mul2_reg_426              |  11|   0|   11|          0|
    |next_mul_reg_503               |  12|   0|   12|          0|
    |out_d_2_reg_434                |   4|   0|    4|          0|
    |out_d_reg_112                  |   4|   0|    4|          0|
    |out_h_2_reg_462                |   4|   0|    4|          0|
    |out_h_reg_134                  |   4|   0|    4|          0|
    |out_w_2_reg_480                |   4|   0|    4|          0|
    |out_w_reg_145                  |   4|   0|    4|          0|
    |phi_mul1_cast_reg_421          |  11|   0|   12|          1|
    |phi_mul1_reg_123               |  11|   0|   11|          0|
    |phi_mul_reg_177                |  12|   0|   12|          0|
    |tmp1_reg_518                   |   9|   0|    9|          0|
    |tmp_18_reg_444                 |   3|   0|    3|          0|
    |tmp_19_reg_467                 |   8|   0|    9|          1|
    |tmp_21_reg_563                 |  12|   0|   12|          0|
    |tmp_22_cast_reg_472            |  12|   0|   13|          1|
    |tmp_23_cast4_reg_485           |   4|   0|    9|          5|
    |tmp_23_cast_reg_490            |   4|   0|   12|          8|
    |tmp_24_reg_508                 |  13|   0|   13|          0|
    |tmp_26_reg_513                 |   7|   0|    7|          0|
    |tmp_28_reg_553                 |  30|   0|   30|          0|
    |tmp_s_reg_449                  |   3|   0|    7|          4|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 273|   0|  293|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	13  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	6  / true
13 --> 
	14  / true
14 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i11 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i11 %phi_mul1 to i12"   --->   Operation 18 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%next_mul2 = add i11 %phi_mul1, 196"   --->   Operation 19 'add' 'next_mul2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %out_d, -8" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 20 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%out_d_2 = add i4 %out_d, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 22 'add' 'out_d_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_17 = zext i4 %out_d to i64" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 24 'zext' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %tmp_17" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 25 'getelementptr' 'SeparableConv2D_1_b_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i4 %out_d to i3" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 26 'trunc' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.68ns)   --->   "%buffer = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 27 'load' 'buffer' <Predicate = (!exitcond3)> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_18, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (1.68ns)   --->   "%buffer = load i13* %SeparableConv2D_1_b_2, align 2" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 30 'load' 'buffer' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_cast = sext i13 %buffer to i16" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 31 'sext' 'buffer_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 33 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %out_h, -2" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 34 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 35 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%out_h_2 = add i4 %out_h, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 36 'add' 'out_h_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 39 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 40 'bitconcatenate' 'p_shl1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1 to i9" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 41 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.91ns)   --->   "%tmp_19 = sub i9 %p_shl_cast, %p_shl1_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 42 'sub' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i9 %tmp_19 to i13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 43 'sext' 'tmp_22_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 44 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %out_w, -2" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 48 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%out_w_2 = add i4 %out_w, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 49 'add' 'out_w_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_23_cast4 = zext i4 %out_w to i9" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 51 'zext' 'tmp_23_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i4 %out_w to i12" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 52 'zext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 53 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 54 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.09>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2, %3 ]"   --->   Operation 55 'phi' 'buffer1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%in_d = phi i5 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 56 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ 0, %1 ], [ %next_mul, %3 ]"   --->   Operation 57 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %in_d, -16" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 58 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 59 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.78ns)   --->   "%in_d_1 = add i5 %in_d, 1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 60 'add' 'in_d_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_28_cast2 = zext i5 %in_d to i7" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 62 'zext' 'tmp_28_cast2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.54ns)   --->   "%next_mul = add i12 %phi_mul, 196"   --->   Operation 63 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.54ns)   --->   "%tmp = add i12 %phi_mul, %tmp_23_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 64 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_cast = zext i12 %tmp to i13" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 65 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%tmp_24 = add i13 %tmp_cast, %tmp_22_cast" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 66 'add' 'tmp_24' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.87ns)   --->   "%tmp_26 = add i7 %tmp_s, %tmp_28_cast2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 67 'add' 'tmp_26' <Predicate = (!exitcond)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.82ns)   --->   "%tmp1 = add i9 %tmp_19, %tmp_23_cast4" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 68 'add' 'tmp1' <Predicate = (exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.68>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31_cast = sext i13 %tmp_24 to i32" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 69 'sext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %tmp_31_cast to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 70 'zext' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_25" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 72 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_27 = zext i7 %tmp_26 to i64" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 73 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %tmp_27" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 74 'getelementptr' 'SeparableConv2D_1_w_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [2/2] (1.68ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 75 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 8 <SV = 7> <Delay = 1.68>
ST_8 : Operation 76 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 76 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 77 [1/2] (1.68ns)   --->   "%SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 77 'load' 'SeparableConv2D_1_w_3' <Predicate = true> <Delay = 1.68> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 78 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast_22 = sext i15 %SeparableConv2D_1_w_3 to i30" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 79 'sext' 'tmp_cast_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 80 'mul' 'tmp_28' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 81 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 81 'mul' 'tmp_28' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 82 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_28 = mul i30 %tmp_33_cast, %tmp_cast_22" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 82 'mul' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_28, i32 14, i32 29)" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 83 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (2.07ns)   --->   "%buffer_2 = add i16 %tmp_29, %buffer1" [layers_c/pointwise_conv2d.cpp:23]   --->   Operation 84 'add' 'buffer_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.63>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i9 %tmp1 to i12" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 86 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 87 [1/1] (1.63ns)   --->   "%tmp_21 = add i12 %tmp1_cast, %phi_mul1_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 87 'add' 'tmp_21' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i16 %buffer1 to i15" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 88 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1, i32 15)" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 89 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.75ns)   --->   "%buffer_1 = select i1 %tmp_23, i15 0, i15 %tmp_20" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 90 'select' 'buffer_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_1_cast = zext i15 %buffer_1 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 91 'zext' 'buffer_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i12 %tmp_21 to i32" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 92 'sext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %tmp_26_cast to i64" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 93 'zext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_22" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 94 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (1.68ns)   --->   "store i16 %buffer_1_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_1_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15           (br               ) [ 011111111111111]
out_d                 (phi              ) [ 001000000000000]
phi_mul1              (phi              ) [ 001000000000000]
phi_mul1_cast         (zext             ) [ 000111111111111]
next_mul2             (add              ) [ 011111111111111]
exitcond3             (icmp             ) [ 001111111111111]
empty                 (speclooptripcount) [ 000000000000000]
out_d_2               (add              ) [ 011111111111111]
StgValue_23           (br               ) [ 000000000000000]
tmp_17                (zext             ) [ 000000000000000]
SeparableConv2D_1_b_2 (getelementptr    ) [ 000100000000000]
tmp_18                (trunc            ) [ 000100000000000]
StgValue_28           (ret              ) [ 000000000000000]
tmp_s                 (bitconcatenate   ) [ 000011111111111]
buffer                (load             ) [ 000000000000000]
buffer_cast           (sext             ) [ 000011111111111]
StgValue_32           (br               ) [ 001111111111111]
out_h                 (phi              ) [ 000010000000000]
exitcond2             (icmp             ) [ 001111111111111]
empty_19              (speclooptripcount) [ 000000000000000]
out_h_2               (add              ) [ 001111111111111]
StgValue_37           (br               ) [ 000000000000000]
p_shl                 (bitconcatenate   ) [ 000000000000000]
p_shl_cast            (zext             ) [ 000000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000000]
p_shl1_cast           (zext             ) [ 000000000000000]
tmp_19                (sub              ) [ 000001111111111]
tmp_22_cast           (sext             ) [ 000001111111111]
StgValue_44           (br               ) [ 001111111111111]
StgValue_45           (br               ) [ 011111111111111]
out_w                 (phi              ) [ 000001000000000]
exitcond1             (icmp             ) [ 001111111111111]
empty_20              (speclooptripcount) [ 000000000000000]
out_w_2               (add              ) [ 001111111111111]
StgValue_50           (br               ) [ 000000000000000]
tmp_23_cast4          (zext             ) [ 000000111111100]
tmp_23_cast           (zext             ) [ 000000111111100]
StgValue_53           (br               ) [ 001111111111111]
StgValue_54           (br               ) [ 001111111111111]
buffer1               (phi              ) [ 000000111111111]
in_d                  (phi              ) [ 000000100000000]
phi_mul               (phi              ) [ 000000100000000]
exitcond              (icmp             ) [ 001111111111111]
empty_21              (speclooptripcount) [ 000000000000000]
in_d_1                (add              ) [ 001111111111111]
StgValue_61           (br               ) [ 000000000000000]
tmp_28_cast2          (zext             ) [ 000000000000000]
next_mul              (add              ) [ 001111111111111]
tmp                   (add              ) [ 000000000000000]
tmp_cast              (zext             ) [ 000000000000000]
tmp_24                (add              ) [ 000000010000000]
tmp_26                (add              ) [ 000000010000000]
tmp1                  (add              ) [ 000000000000010]
tmp_31_cast           (sext             ) [ 000000000000000]
tmp_25                (zext             ) [ 000000000000000]
input_addr            (getelementptr    ) [ 000000001000000]
tmp_27                (zext             ) [ 000000000000000]
SeparableConv2D_1_w_2 (getelementptr    ) [ 000000001000000]
input_load            (load             ) [ 000000000100000]
SeparableConv2D_1_w_3 (load             ) [ 000000000100000]
tmp_33_cast           (sext             ) [ 000000000011000]
tmp_cast_22           (sext             ) [ 000000000011000]
tmp_28                (mul              ) [ 000000000000100]
tmp_29                (partselect       ) [ 000000000000000]
buffer_2              (add              ) [ 001111111111111]
StgValue_85           (br               ) [ 001111111111111]
tmp1_cast             (sext             ) [ 000000000000000]
tmp_21                (add              ) [ 000000000000001]
tmp_20                (trunc            ) [ 000000000000000]
tmp_23                (bitselect        ) [ 000000000000000]
buffer_1              (select           ) [ 000000000000000]
buffer_1_cast         (zext             ) [ 000000000000000]
tmp_26_cast           (sext             ) [ 000000000000000]
tmp_22                (zext             ) [ 000000000000000]
output_addr           (getelementptr    ) [ 000000000000000]
StgValue_95           (store            ) [ 000000000000000]
StgValue_96           (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_1_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_1_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_1_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="SeparableConv2D_1_b_2_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="13" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_b_2/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="SeparableConv2D_1_w_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_1_w_2/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_1_w_3/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="output_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_95_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/14 "/>
</bind>
</comp>

<comp id="112" class="1005" name="out_d_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="out_d_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="phi_mul1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="phi_mul1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="out_h_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_h_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="out_w_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_w_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="156" class="1005" name="buffer1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="2"/>
<pin id="158" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="buffer1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="buffer1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="3"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="16" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer1/6 "/>
</bind>
</comp>

<comp id="166" class="1005" name="in_d_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="in_d_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/6 "/>
</bind>
</comp>

<comp id="177" class="1005" name="phi_mul_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="phi_mul_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="phi_mul1_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="next_mul2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_d_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_18_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="buffer_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="buffer_cast/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="exitcond2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="out_h_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_shl_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_shl_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_shl1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_shl1_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_19_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="0"/>
<pin id="269" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_22_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="exitcond1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="out_w_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_23_cast4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast4/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_23_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="5" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="in_d_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_28_cast2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast2/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="next_mul_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="1"/>
<pin id="321" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_24_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="9" slack="2"/>
<pin id="330" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_26_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="3"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="2"/>
<pin id="339" dir="0" index="1" bw="4" slack="1"/>
<pin id="340" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_31_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_25_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_27_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_33_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_cast_22_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="15" slack="1"/>
<pin id="358" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_22/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_29_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="30" slack="1"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="buffer_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="6"/>
<pin id="371" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer_2/12 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp1_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_21_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="11" slack="5"/>
<pin id="380" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_20_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="2"/>
<pin id="384" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_23_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="2"/>
<pin id="389" dir="0" index="2" bw="5" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="394" class="1004" name="buffer_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="15" slack="0"/>
<pin id="397" dir="0" index="2" bw="15" slack="0"/>
<pin id="398" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_1/14 "/>
</bind>
</comp>

<comp id="402" class="1004" name="buffer_1_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buffer_1_cast/14 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_26_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast/14 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_22_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="415" class="1007" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="15" slack="0"/>
<pin id="418" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="421" class="1005" name="phi_mul1_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="5"/>
<pin id="423" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="phi_mul1_cast "/>
</bind>
</comp>

<comp id="426" class="1005" name="next_mul2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="434" class="1005" name="out_d_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="SeparableConv2D_1_b_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="1"/>
<pin id="441" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_b_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_18_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="1"/>
<pin id="446" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_s_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="3"/>
<pin id="451" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="454" class="1005" name="buffer_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="3"/>
<pin id="456" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="buffer_cast "/>
</bind>
</comp>

<comp id="462" class="1005" name="out_h_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="0"/>
<pin id="464" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_19_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="2"/>
<pin id="469" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_22_cast_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="13" slack="2"/>
<pin id="474" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_cast "/>
</bind>
</comp>

<comp id="480" class="1005" name="out_w_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_23_cast4_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="1"/>
<pin id="487" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_23_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_cast "/>
</bind>
</comp>

<comp id="498" class="1005" name="in_d_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="next_mul_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_24_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="1"/>
<pin id="510" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_26_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="7" slack="1"/>
<pin id="515" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="input_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="1"/>
<pin id="525" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="SeparableConv2D_1_w_2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="1"/>
<pin id="530" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="input_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="SeparableConv2D_1_w_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="1"/>
<pin id="540" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_1_w_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_33_cast_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="30" slack="1"/>
<pin id="545" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_cast "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_cast_22_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="30" slack="1"/>
<pin id="550" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_22 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_28_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="30" slack="1"/>
<pin id="555" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="558" class="1005" name="buffer_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="1"/>
<pin id="560" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_21_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="165"><net_src comp="159" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="127" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="127" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="116" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="116" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="116" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="218"><net_src comp="116" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="67" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="138" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="138" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="138" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="250" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="149" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="149" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="149" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="149" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="170" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="170" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="170" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="181" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="181" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="308" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="359" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="156" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="156" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="156" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="56" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="382" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="419"><net_src comp="353" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="356" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="188" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="429"><net_src comp="192" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="437"><net_src comp="204" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="442"><net_src comp="60" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="447"><net_src comp="215" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="452"><net_src comp="219" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="457"><net_src comp="226" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="465"><net_src comp="236" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="470"><net_src comp="266" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="475"><net_src comp="272" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="483"><net_src comp="282" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="488"><net_src comp="288" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="493"><net_src comp="292" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="501"><net_src comp="302" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="506"><net_src comp="312" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="511"><net_src comp="327" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="516"><net_src comp="332" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="521"><net_src comp="337" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="526"><net_src comp="73" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="531"><net_src comp="86" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="536"><net_src comp="80" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="541"><net_src comp="93" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="546"><net_src comp="353" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="551"><net_src comp="356" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="556"><net_src comp="415" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="561"><net_src comp="368" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="566"><net_src comp="377" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
	Port: SeparableConv2D_1_b_s | {}
	Port: SeparableConv2D_1_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_r | {7 8 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_b_s | {2 3 }
	Port: pointwise_conv2d_fix.1 : SeparableConv2D_1_w_s | {7 8 }
  - Chain level:
	State 1
	State 2
		phi_mul1_cast : 1
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_23 : 2
		tmp_17 : 1
		SeparableConv2D_1_b_2 : 2
		tmp_18 : 1
		buffer : 3
	State 3
		buffer_cast : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_37 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_19 : 3
		tmp_22_cast : 4
	State 5
		exitcond1 : 1
		out_w_2 : 1
		StgValue_50 : 2
		tmp_23_cast4 : 1
		tmp_23_cast : 1
	State 6
		exitcond : 1
		in_d_1 : 1
		StgValue_61 : 2
		tmp_28_cast2 : 1
		next_mul : 1
		tmp : 1
		tmp_cast : 2
		tmp_24 : 3
		tmp_26 : 2
	State 7
		tmp_25 : 1
		input_addr : 2
		input_load : 3
		SeparableConv2D_1_w_2 : 1
		SeparableConv2D_1_w_3 : 2
	State 8
	State 9
		tmp_28 : 1
	State 10
	State 11
	State 12
		buffer_2 : 1
	State 13
		tmp_21 : 1
	State 14
		buffer_1 : 1
		buffer_1_cast : 2
		tmp_22 : 1
		output_addr : 2
		StgValue_95 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   next_mul2_fu_192   |    0    |    0    |    13   |
|          |    out_d_2_fu_204    |    0    |    0    |    13   |
|          |    out_h_2_fu_236    |    0    |    0    |    13   |
|          |    out_w_2_fu_282    |    0    |    0    |    13   |
|          |     in_d_1_fu_302    |    0    |    0    |    15   |
|    add   |    next_mul_fu_312   |    0    |    0    |    12   |
|          |      tmp_fu_318      |    0    |    0    |    12   |
|          |     tmp_24_fu_327    |    0    |    0    |    12   |
|          |     tmp_26_fu_332    |    0    |    0    |    15   |
|          |      tmp1_fu_337     |    0    |    0    |    15   |
|          |    buffer_2_fu_368   |    0    |    0    |    23   |
|          |     tmp_21_fu_377    |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_198   |    0    |    0    |    9    |
|   icmp   |   exitcond2_fu_230   |    0    |    0    |    9    |
|          |   exitcond1_fu_276   |    0    |    0    |    9    |
|          |    exitcond_fu_296   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_19_fu_266    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |    buffer_1_fu_394   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_415      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | phi_mul1_cast_fu_188 |    0    |    0    |    0    |
|          |     tmp_17_fu_210    |    0    |    0    |    0    |
|          |   p_shl_cast_fu_250  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_262  |    0    |    0    |    0    |
|          |  tmp_23_cast4_fu_288 |    0    |    0    |    0    |
|   zext   |  tmp_23_cast_fu_292  |    0    |    0    |    0    |
|          |  tmp_28_cast2_fu_308 |    0    |    0    |    0    |
|          |    tmp_cast_fu_323   |    0    |    0    |    0    |
|          |     tmp_25_fu_344    |    0    |    0    |    0    |
|          |     tmp_27_fu_349    |    0    |    0    |    0    |
|          | buffer_1_cast_fu_402 |    0    |    0    |    0    |
|          |     tmp_22_fu_410    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_18_fu_215    |    0    |    0    |    0    |
|          |     tmp_20_fu_382    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_219     |    0    |    0    |    0    |
|bitconcatenate|     p_shl_fu_242     |    0    |    0    |    0    |
|          |     p_shl1_fu_254    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  buffer_cast_fu_226  |    0    |    0    |    0    |
|          |  tmp_22_cast_fu_272  |    0    |    0    |    0    |
|          |  tmp_31_cast_fu_341  |    0    |    0    |    0    |
|   sext   |  tmp_33_cast_fu_353  |    0    |    0    |    0    |
|          |  tmp_cast_22_fu_356  |    0    |    0    |    0    |
|          |   tmp1_cast_fu_374   |    0    |    0    |    0    |
|          |  tmp_26_cast_fu_407  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_29_fu_359    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_23_fu_386    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   237   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_1_b_2_reg_439|    3   |
|SeparableConv2D_1_w_2_reg_528|    7   |
|SeparableConv2D_1_w_3_reg_538|   15   |
|       buffer1_reg_156       |   16   |
|       buffer_2_reg_558      |   16   |
|     buffer_cast_reg_454     |   16   |
|        in_d_1_reg_498       |    5   |
|         in_d_reg_166        |    5   |
|      input_addr_reg_523     |   14   |
|      input_load_reg_533     |   16   |
|      next_mul2_reg_426      |   11   |
|       next_mul_reg_503      |   12   |
|       out_d_2_reg_434       |    4   |
|        out_d_reg_112        |    4   |
|       out_h_2_reg_462       |    4   |
|        out_h_reg_134        |    4   |
|       out_w_2_reg_480       |    4   |
|        out_w_reg_145        |    4   |
|    phi_mul1_cast_reg_421    |   12   |
|       phi_mul1_reg_123      |   11   |
|       phi_mul_reg_177       |   12   |
|         tmp1_reg_518        |    9   |
|        tmp_18_reg_444       |    3   |
|        tmp_19_reg_467       |    9   |
|        tmp_21_reg_563       |   12   |
|     tmp_22_cast_reg_472     |   13   |
|     tmp_23_cast4_reg_485    |    9   |
|     tmp_23_cast_reg_490     |   12   |
|        tmp_24_reg_508       |   13   |
|        tmp_26_reg_513       |    7   |
|        tmp_28_reg_553       |   30   |
|     tmp_33_cast_reg_543     |   30   |
|     tmp_cast_22_reg_548     |   30   |
|        tmp_s_reg_449        |    7   |
+-----------------------------+--------+
|            Total            |   379  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   7  |   14   ||    9    |
|    grp_fu_415    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_415    |  p1  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   110  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   237  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   379  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   379  |   282  |
+-----------+--------+--------+--------+--------+
