# A Simplified SPIFLSH Device Design
  The design (spiflash.v) is adopted from a behavior model (spiflash-vip.v), and made with synthesiable verilog design. The design is implemented in Caravel FPGA system.
