

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Sun Feb 25 01:46:28 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        7|    64806|  70.000 ns|  0.648 ms|    7|  64806|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|    64802|         4|          1|          1|  1 ~ 64800|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%localbuffer_V = alloca i32 1"   --->   Operation 9 'alloca' 'localbuffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324]   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i7 @_ssdm_op_Read.ap_fifo.i7P0A, i7 %cols_bound_per_npc" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 11 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln1324 = store i64 0, i64 %localbuffer_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 12 'store' 'store_ln1324' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1310 = zext i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 13 'zext' 'zext_ln1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1310_1 = zext i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 14 'zext' 'zext_ln1310_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (6.91ns)   --->   "%mul_ln1310 = mul i39 %zext_ln1310, i39 %zext_ln1310_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 15 'mul' 'mul_ln1310' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i7 @_ssdm_op_Read.ap_auto.volatile.i7P0A, i7 %last_blk_width" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 16 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i7 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_cast5_i = zext i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 21 'zext' 'cols_bound_per_npc_cast5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_mat_419, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.87ns)   --->   "%sub_i = add i8 %cols_bound_per_npc_cast5_i, i8 255" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329]   --->   Operation 24 'add' 'sub_i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/2] (6.91ns)   --->   "%mul_ln1310 = mul i39 %zext_ln1310, i39 %zext_ln1310_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 25 'mul' 'mul_ln1310' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln1324 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 26 'br' 'br_ln1324' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i39 0, void %entry, i39 %add_ln1324, void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %entry, i7 %j_3, void"   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (2.83ns)   --->   "%add_ln1324 = add i39 %indvar_flatten, i39 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 29 'add' 'add_ln1324' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.52ns)   --->   "%icmp_ln1324 = icmp_eq  i39 %indvar_flatten, i39 %mul_ln1310" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 30 'icmp' 'icmp_ln1324' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %._crit_edge.loopexit.i, void %._crit_edge14.loopexit.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 31 'br' 'br_ln1324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln1329 = icmp_eq  i7 %j, i7 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 32 'icmp' 'icmp_ln1329' <Predicate = (!icmp_ln1324)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%select_ln1319 = select i1 %icmp_ln1329, i7 0, i7 %j" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 33 'select' 'select_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1329 = zext i7 %select_ln1319" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 34 'zext' 'zext_ln1329' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.55ns)   --->   "%bLast = icmp_eq  i8 %zext_ln1329, i8 %sub_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1335->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 35 'icmp' 'bLast' <Predicate = (!icmp_ln1324)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.87ns)   --->   "%j_3 = add i7 %select_ln1319, i7 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 36 'add' 'j_3' <Predicate = (!icmp_ln1324)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.44>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%filled_V = phi i7 0, void %entry, i7 %filled_V_1, void"   --->   Operation 37 'phi' 'filled_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.99ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i7 %last_blk_width_read, i7 64" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1356->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 38 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1324)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1336 = zext i7 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1336->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 39 'zext' 'zext_ln1336' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %dst_mat_419" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'tmp' <Predicate = (!icmp_ln1324)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i7 %filled_V"   --->   Operation 41 'zext' 'zext_ln781' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.91ns)   --->   "%sub_ln1347 = sub i8 64, i8 %zext_ln1336" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 42 'sub' 'sub_ln1347' <Predicate = (!icmp_ln1324)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln878 = icmp_slt  i8 %zext_ln781, i8 %sub_ln1347"   --->   Operation 43 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln1324)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1347 = br i1 %icmp_ln878, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 44 'br' 'br_ln1347' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.91ns)   --->   "%ret = sub i8 64, i8 %zext_ln781"   --->   Operation 45 'sub' 'ret' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln789 = trunc i8 %ret"   --->   Operation 46 'trunc' 'trunc_ln789' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.82ns)   --->   "%sub_ln546 = sub i6 0, i6 %trunc_ln789"   --->   Operation 47 'sub' 'sub_ln546' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.99ns)   --->   "%xor_ln213 = xor i7 %xf_bits_per_clock, i7 64"   --->   Operation 48 'xor' 'xor_ln213' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.58>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln1347 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 50 'br' 'br_ln1347' <Predicate = (!icmp_ln1324 & icmp_ln878)> <Delay = 1.58>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node filled_V_1)   --->   "%conv_i9_i_i413_pn_i = phi i7 %xor_ln213, void %_ifconv, i7 %xf_bits_per_clock, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 51 'phi' 'conv_i9_i_i413_pn_i' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.87ns) (out node of the LUT)   --->   "%filled_V_1 = add i7 %conv_i9_i_i413_pn_i, i7 %filled_V"   --->   Operation 52 'add' 'filled_V_1' <Predicate = (!icmp_ln1324)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%localbuffer_V_load = load i64 %localbuffer_V"   --->   Operation 54 'load' 'localbuffer_V_load' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 64800, i64 16200"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln1319 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 57 'specpipeline' 'specpipeline_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln1319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 58 'specloopname' 'specloopname_ln1319' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%zext_ln781_1 = zext i7 %filled_V"   --->   Operation 59 'zext' 'zext_ln781_1' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_5)   --->   "%r_6 = shl i64 %tmp, i64 %zext_ln781_1"   --->   Operation 60 'shl' 'r_6' <Predicate = (!icmp_ln1324)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (4.59ns) (out node of the LUT)   --->   "%ret_5 = or i64 %r_6, i64 %localbuffer_V_load"   --->   Operation 61 'or' 'ret_5' <Predicate = (!icmp_ln1324)> <Delay = 4.59> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %ret, i32 7"   --->   Operation 62 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%trunc_ln455 = trunc i8 %ret"   --->   Operation 63 'trunc' 'trunc_ln455' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln781_2 = zext i6 %sub_ln546"   --->   Operation 64 'zext' 'zext_ln781_2' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r = shl i64 %tmp, i64 %zext_ln781_2"   --->   Operation 65 'shl' 'r' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln799 = zext i7 %trunc_ln455"   --->   Operation 66 'zext' 'zext_ln799' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_5 = lshr i64 %tmp, i64 %zext_ln799"   --->   Operation 67 'lshr' 'r_5' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (4.59ns) (out node of the LUT)   --->   "%localbuffer_V_3 = select i1 %p_Result_s, i64 %r, i64 %r_5"   --->   Operation 68 'select' 'localbuffer_V_3' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.70ns)   --->   "%store_ln787 = store i64 %localbuffer_V_3, i64 %localbuffer_V"   --->   Operation 69 'store' 'store_ln787' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 1.70>
ST_6 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln1347 = store i64 %ret_5, i64 %localbuffer_V" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 70 'store' 'store_ln1347' <Predicate = (!icmp_ln1324 & icmp_ln878)> <Delay = 1.70>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 71 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %ldata1, i64 %ret_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln1324 & !icmp_ln878)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 8 <SV = 5> <Delay = 5.12>
ST_8 : Operation 72 [1/1] (1.48ns)   --->   "%icmp_ln874 = icmp_eq  i7 %filled_V, i7 0"   --->   Operation 72 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1363 = br i1 %icmp_ln874, void, void %.exit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1363->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 73 'br' 'br_ln1363' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%localbuffer_V_load_1 = load i64 %localbuffer_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'load' 'localbuffer_V_load_1' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %ldata1, i64 %localbuffer_V_load_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln874)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1365 = br void %.exit" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1365->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 76 'br' 'br_ln1365' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln1376 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376]   --->   Operation 77 'ret' 'ret_ln1376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'rows' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324) [12]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1310', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [20]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1310', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1310->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [20]  (6.91 ns)

 <State 4>: 4.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [25]  (0 ns)
	'icmp' operation ('icmp_ln1329', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [34]  (1.49 ns)
	'select' operation ('select_ln1319', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1319->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [35]  (0.993 ns)
	'add' operation ('j', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1329->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [71]  (1.87 ns)

 <State 5>: 5.44ns
The critical path consists of the following:
	'select' operation ('i_op', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1356->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) [40]  (0.993 ns)
	'xor' operation ('xor_ln213') [62]  (0.99 ns)
	multiplexor before 'phi' operation ('xf_bits_per_clock') with incoming values : ('i_op', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1356->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) ('xor_ln213') [69]  (1.59 ns)
	'phi' operation ('xf_bits_per_clock') with incoming values : ('i_op', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1356->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) ('xor_ln213') [69]  (0 ns)
	'add' operation ('filled.V') [70]  (1.87 ns)

 <State 6>: 6.3ns
The critical path consists of the following:
	'load' operation ('localbuffer_V_load') on local variable 'localbuffer.V' [31]  (0 ns)
	'or' operation ('ret') [46]  (4.59 ns)
	'store' operation ('store_ln1347', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1347->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1376) of variable 'ret' on local variable 'localbuffer.V' [66]  (1.71 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo write on port 'ldata1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [51]  (3.63 ns)

 <State 8>: 5.12ns
The critical path consists of the following:
	'load' operation ('localbuffer_V_load_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'localbuffer.V' [77]  (0 ns)
	fifo write on port 'ldata1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [78]  (3.63 ns)
	blocking operation 1.49 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
