#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[44] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[44] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 2
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[53] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[53] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 3
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[52] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[52] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 4
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[51] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[51] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 5
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[50] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[50] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 6
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[49] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[49] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 7
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[48] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[48] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 8
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[47] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[47] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 9
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[46] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[46] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 10
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[45] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[45] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 11
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[54] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[54] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 12
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[43] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[43] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 13
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[42] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[42] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 14
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[41] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[41] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 15
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[40] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[40] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 16
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[39] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[39] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 17
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[38] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[38] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 18
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[37] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[37] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 19
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[36] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[36] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 20
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[63] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[63] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 21
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[71] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[71] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 22
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[70] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[70] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 23
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[69] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[69] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 24
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[68] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[68] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 25
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[67] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[67] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 26
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[66] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[66] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 27
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[65] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[65] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 28
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[64] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[64] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 29
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[35] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[35] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 30
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[62] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[62] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 31
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[61] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[61] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 32
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[60] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[60] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 33
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[59] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[59] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 34
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[58] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[58] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 35
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[57] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[57] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 36
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[56] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[56] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 37
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[55] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[55] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 38
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[8] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[8] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 39
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[16] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[16] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 40
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[15] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[15] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 41
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[14] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[14] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 42
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[13] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[13] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 43
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[12] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[12] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 44
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[11] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[11] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 45
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[10] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[10] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 46
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[9] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[9] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 47
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[17] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[17] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 48
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[7] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[7] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 49
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[6] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[6] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 50
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[5] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[5] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 51
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[4] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[4] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 52
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[3] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[3] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 53
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[2] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[2] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 54
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[1] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[1] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 55
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[0] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[0] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 56
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[26] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[26] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 57
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[34] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[34] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 58
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[33] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[33] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 59
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[32] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[32] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 60
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[31] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[31] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 61
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[30] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[30] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 62
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[29] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[29] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 63
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[28] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[28] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 64
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[27] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[27] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 65
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[71] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[71] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 66
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[25] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[25] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 67
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[24] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[24] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 68
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[23] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[23] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 69
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[22] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[22] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 70
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[21] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[21] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 71
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[20] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[20] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 72
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[19] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[19] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 73
Startpoint: dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~4^out~0.out[18] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~1^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~1^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~4^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~4^out~0.out[18] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~4^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 74
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[45] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[45] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 75
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[53] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[53] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 76
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[52] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[52] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 77
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[51] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[51] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 78
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[50] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[50] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 79
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[49] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[49] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 80
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[48] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[48] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 81
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[47] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[47] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 82
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[46] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[46] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 83
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[54] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[54] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 84
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[44] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[44] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 85
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[43] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[43] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 86
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[42] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[42] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 87
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[41] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[41] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 88
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[40] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[40] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 89
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[39] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[39] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 90
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[38] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[38] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 91
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[37] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[37] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 92
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[63] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[63] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 93
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[0] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[0] (hard_model)                                   1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 94
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[70] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[70] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 95
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[69] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[69] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 96
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[68] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[68] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 97
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[67] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[67] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 98
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[66] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[66] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 99
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[65] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[65] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#Path 100
Startpoint: dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram clocked by clk)
Endpoint  : hard_model~5^out~0.out[64] (hard_model clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
dual_port_ram^MEM~2^out1~0.clk[0] (dual_port_ram)                        0.000     0.000
dual_port_ram^MEM~2^out1~0.out2[0] (dual_port_ram) [clock-to-output]     0.060     0.060
hard_model~5^out~0.b[0] (hard_model)                                     0.000     0.060
hard_model~5^out~0.out[64] (hard_model)                                  1.523     1.583
data arrival time                                                                  1.583

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input)                                                    0.000     0.000
hard_model~5^out~0.clk[0] (hard_model)                                   0.000     0.000
clock uncertainty                                                        0.000     0.000
cell hold time                                                           0.019     0.019
data required time                                                                 0.019
----------------------------------------------------------------------------------------
data required time                                                                -0.019
data arrival time                                                                  1.583
----------------------------------------------------------------------------------------
slack (MET)                                                                        1.564


#End of timing report
