#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jan  5 17:50:02 2024
# Process ID: 8972
# Current directory: D:/vlsi-projekat
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8700 D:\vlsi-projekat\project_4.xpr
# Log file: D:/vlsi-projekat/vivado.log
# Journal file: D:/vlsi-projekat\vivado.jou
# Running On: DESKTOP-0OT9859, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/vlsi-projekat/project_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/vlsi/vlsi-projekat' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/vlsi-projekat/project_4.gen/sources_1', nor could it be found using path 'D:/vlsi/vlsi-projekat/project_4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_4.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.809 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top sabiraci [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: sabiraci
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1716.766 ; gain = 148.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.594 ; gain = 259.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.594 ; gain = 259.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.594 ; gain = 259.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1827.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1924.242 ; gain = 356.434
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1924.242 ; gain = 356.434
set_property top histogram_complete [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2001.395 ; gain = 55.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 64 bits [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:79]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.762 ; gain = 134.648
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2081.629 ; gain = 135.516
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2113.816 ; gain = 5.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:89]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:110]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:116]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 4464.828 ; gain = 2356.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 4464.828 ; gain = 2356.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 4464.828 ; gain = 2356.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4464.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4464.828 ; gain = 2356.992
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9493] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 8 bits [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 8 bits [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
ERROR: [Synth 8-97] array index 55 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-97] array index 47 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-97] array index 39 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-97] array index 31 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-97] array index 23 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-97] array index 15 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 8 bits [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 8 bits [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:77]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:74]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:89]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:110]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:116]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4464.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4464.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4464.828 ; gain = 0.000
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 4464.828 ; gain = 0.000
update_compile_order -fileset sources_1
close_design
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:81]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:81]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:90]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:123]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:129]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4464.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4464.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 4464.828 ; gain = 0.000
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 4464.828 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4464.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:81]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:81]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:89]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:89]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:99]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:105]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:116]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:126]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:132]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 4757.508 ; gain = 292.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 4757.508 ; gain = 292.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:47 . Memory (MB): peak = 4757.508 ; gain = 292.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4757.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 4757.508 ; gain = 292.680
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'dina2' is not declared [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-36] 'dina_2' is not declared [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:94]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:127]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:133]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:139]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4757.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4757.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:12 ; elapsed = 00:01:08 . Memory (MB): peak = 4757.508 ; gain = 0.000
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 4757.508 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4757.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:127]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:133]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:139]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4828.125 ; gain = 70.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4828.125 ; gain = 70.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4828.125 ; gain = 70.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4828.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 4828.125 ; gain = 70.617
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4828.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:127]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:133]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:139]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4871.516 ; gain = 43.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4871.516 ; gain = 43.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 4871.516 ; gain = 43.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4871.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:05 . Memory (MB): peak = 4871.516 ; gain = 43.391
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
ERROR: [Synth 8-97] array index 15 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 4871.516 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
set_property top hist_ram [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: hist_ram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
ERROR: [Synth 8-97] array index 15 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: hist_ram
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4871.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4871.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4871.516 ; gain = 0.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 4871.516 ; gain = 0.000
set_property top histogram_complete [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4871.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:83]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:91]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:100]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:128]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:134]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:140]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:13 . Memory (MB): peak = 4979.902 ; gain = 108.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:13 . Memory (MB): peak = 4979.902 ; gain = 108.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:13 . Memory (MB): peak = 4979.902 ; gain = 108.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4979.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:17 . Memory (MB): peak = 4979.902 ; gain = 108.387
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9270] cannot read from 'out' object 'hist_complete' ; use 'buffer' or 'inout' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:99]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:145]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 4979.902 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:101]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:118]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:129]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:136]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4979.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4979.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:13 . Memory (MB): peak = 4979.902 ; gain = 0.000
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:13 . Memory (MB): peak = 4979.902 ; gain = 0.000
file mkdir D:/vlsi-projekat/project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd w ]
add_files -fileset sim_1 D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'histogram_complete'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'histogram_complete' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj histogram_complete_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/projekat_23_24/hdl/RAM_definitions_PK.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adrese'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'brojac'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'brojaci'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hist_ram_block'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hist_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'im_ram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'im_ram_inst_example'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kum_brojac'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram_complete'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registar'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sabirac'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sabiraci'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/kontroler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'kontroler'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adrese'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot histogram_complete_behav xil_defaultlib.histogram_complete -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot histogram_complete_behav xil_defaultlib.histogram_complete -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_definitions_pk
Compiling architecture behavioral of entity xil_defaultlib.adrese [adrese_default]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192)(1,16)(...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture behavioral of entity xil_defaultlib.im_ram [\im_ram(g_ram_depth=8192,g_ram_i...]
Compiling architecture rtl of entity xil_defaultlib.im_ram_inst_example [im_ram_inst_example_default]
Compiling architecture behavioral of entity xil_defaultlib.hist_ram_block [\hist_ram_block(1,16)(1,0)\]
Compiling architecture rtl of entity xil_defaultlib.hist_ram [hist_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.brojac [brojac_default]
Compiling architecture behavioral of entity xil_defaultlib.brojaci [brojaci_default]
Compiling architecture behavioral of entity xil_defaultlib.kum_brojac [kum_brojac_default]
Compiling architecture behavioral of entity xil_defaultlib.sabirac [sabirac_default]
Compiling architecture behavioral of entity xil_defaultlib.registar [registar_default]
Compiling architecture behavioral of entity xil_defaultlib.sabiraci [sabiraci_default]
Compiling architecture behavioral of entity xil_defaultlib.histogram_complete
Built simulation snapshot histogram_complete_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4979.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "histogram_complete_behav -key {Behavioral:sim_1:Functional:histogram_complete} -tclbatch {histogram_complete.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source histogram_complete.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'histogram_complete_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 4979.902 ; gain = 0.000
set_property top adrese [current_fileset]
close_sim
INFO: xsimkernel Simulation Memory Usage: 703132 KB (Peak: 703132 KB), Simulation CPU Usage: 640 ms
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property top tb_adrese [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adrese' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adrese_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.adrese [adrese_default]
Compiling architecture testbench of entity xil_defaultlib.tb_adrese
Built simulation snapshot tb_adrese_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adrese_behav -key {Behavioral:sim_1:Functional:tb_adrese} -tclbatch {tb_adrese.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adrese.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adrese_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4979.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adrese' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adrese_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adrese'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.adrese [adrese_default]
Compiling architecture testbench of entity xil_defaultlib.tb_adrese
Built simulation snapshot tb_adrese_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adrese_behav -key {Behavioral:sim_1:Functional:tb_adrese} -tclbatch {tb_adrese.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adrese.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adrese_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adrese' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adrese_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 2 ms
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adrese' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adrese_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sim_1/new/adrese_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_adrese'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.adrese [adrese_default]
Compiling architecture testbench of entity xil_defaultlib.tb_adrese
Built simulation snapshot tb_adrese_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adrese_behav -key {Behavioral:sim_1:Functional:tb_adrese} -tclbatch {tb_adrese.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adrese.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adrese_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4979.902 ; gain = 0.000
run 2 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adrese'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adrese' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_adrese_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adrese'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adrese_behav xil_defaultlib.tb_adrese -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.adrese [adrese_default]
Compiling architecture testbench of entity xil_defaultlib.tb_adrese
Built simulation snapshot tb_adrese_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vlsi-projekat/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adrese_behav -key {Behavioral:sim_1:Functional:tb_adrese} -tclbatch {tb_adrese.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adrese.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adrese_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4979.902 ; gain = 0.000
run 2 ms
set_property top histogram_complete [current_fileset]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vlsi-projekat/project_4.srcs/sim_1/new/kontroler_tb.vhd w ]
add_files -fileset sim_1 D:/vlsi-projekat/project_4.srcs/sim_1/new/kontroler_tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4979.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:101]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:118]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:129]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:136]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 5041.023 ; gain = 61.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 5041.023 ; gain = 61.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 5041.023 ; gain = 61.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5041.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5041.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 5041.023 ; gain = 61.121
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:22 . Memory (MB): peak = 5041.023 ; gain = 61.121
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5041.023 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:101]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:118]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:129]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:136]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 5112.430 ; gain = 71.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 5112.430 ; gain = 71.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 5112.430 ; gain = 71.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5112.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5112.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:16 . Memory (MB): peak = 5112.430 ; gain = 71.406
46 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:16 . Memory (MB): peak = 5112.430 ; gain = 71.406
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5112.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:84]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:92]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:101]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:118]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:129]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:136]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:141]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:15]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 5373.055 ; gain = 260.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 5373.055 ; gain = 260.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 5373.055 ; gain = 260.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5373.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 5373.055 ; gain = 260.625
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5373.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:85]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:85]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:93]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:93]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:102]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:108]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:119]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:130]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:137]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 5429.410 ; gain = 56.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 5429.410 ; gain = 56.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 5429.410 ; gain = 56.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:12 . Memory (MB): peak = 5429.410 ; gain = 56.355
close_design
set_property top sabiraci [current_fileset]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: sabiraci
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
ERROR: [Synth 8-549] port width mismatch for port 'output': port width = 13, actual width = 17 [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:55]
ERROR: [Synth 8-549] port width mismatch for port 'input': port width = 13, actual width = 17 [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:56]
ERROR: [Synth 8-285] failed synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: sabiraci
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5429.410 ; gain = 0.000
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5429.410 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: sabiraci
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5429.410 ; gain = 0.000
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5429.410 ; gain = 0.000
set_property top histogram_complete [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:85]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:85]
WARNING: [Synth 8-614] signal 'output_kumul' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:93]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:93]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:102]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:108]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:119]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:130]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:137]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
ERROR: [Synth 8-549] port width mismatch for port 'output': port width = 17, actual width = 13 [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:145]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:15 . Memory (MB): peak = 5429.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:86]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:86]
WARNING: [Synth 8-614] signal 'kum_rezultat' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:94]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:94]
ERROR: [Synth 8-97] array index 16 out of range [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:103]
ERROR: [Synth 8-285] failed synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 6 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:86]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:86]
WARNING: [Synth 8-614] signal 'kum_rezultat' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:94]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:94]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:104]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:110]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:121]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:132]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:139]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:144]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:16]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:12]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:30 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5429.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:37 . Memory (MB): peak = 5429.410 ; gain = 0.000
46 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:37 . Memory (MB): peak = 5429.410 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near if [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:104]
ERROR: [Synth 8-10095] type 'std_logic_vector' does not match with the integer literal [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:105]
ERROR: [Synth 8-2715] syntax error near if [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:152]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 5429.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-9287] character '2' is not in element type 'std_logic' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
ERROR: [Synth 8-9287] character '2' is not in element type 'std_logic' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:106]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:155]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-10098] type error near 'to_unsigned' ; expected type 'std_logic_vector' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:108]
ERROR: [Synth 8-9823] no feasible entry for subprogram 'to_unsigned' found [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:108]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5429.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5429.410 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'kum_rezultat' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:111]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:117]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:128]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:139]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:146]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:151]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 5518.828 ; gain = 89.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 5518.828 ; gain = 89.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:20 . Memory (MB): peak = 5518.828 ; gain = 89.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5518.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:28 . Memory (MB): peak = 5518.828 ; gain = 89.418
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5518.828 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near if [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
ERROR: [Synth 8-2715] syntax error near > [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:107]
ERROR: [Synth 8-2715] syntax error near if [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:109]
INFO: [Synth 8-10126] unit 'behavioral' ignored due to previous errors [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5518.828 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 5518.828 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5518.828 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'kum_rezultat' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:113]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:119]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:141]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:148]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:153]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:36 . Memory (MB): peak = 5597.090 ; gain = 78.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:36 . Memory (MB): peak = 5597.090 ; gain = 78.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:36 . Memory (MB): peak = 5597.090 ; gain = 78.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5597.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:40 . Memory (MB): peak = 5597.090 ; gain = 78.262
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5597.090 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:87]
WARNING: [Synth 8-614] signal 'kum_rezultat' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:95]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:113]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:119]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:141]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:148]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:153]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:46 . Memory (MB): peak = 5597.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:46 . Memory (MB): peak = 5597.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:46 . Memory (MB): peak = 5597.090 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5597.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5597.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 5597.090 ; gain = 0.000
46 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 5597.090 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5597.090 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'kum_rezultat2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:114]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:120]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:131]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:149]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:154]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 5624.047 ; gain = 26.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 5624.047 ; gain = 26.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 5624.047 ; gain = 26.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:43 . Memory (MB): peak = 5624.047 ; gain = 26.957
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: histogram_complete
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:22]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:23]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'kum_rezultat2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:114]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:120]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:131]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:149]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:154]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:47 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:47 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:47 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:04 ; elapsed = 00:01:56 . Memory (MB): peak = 5624.047 ; gain = 0.000
46 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:56 . Memory (MB): peak = 5624.047 ; gain = 0.000
set_property top sabiraci [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 5624.047 ; gain = 0.000
set_property top kum_brojac [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
WARNING: [Synth 8-3848] Net output in module/entity kum_brojac does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:7]
WARNING: [Synth 8-3330] design kum_brojac has an empty top module
WARNING: [Synth 8-7129] Port output[7] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5624.047 ; gain = 0.000
refresh_design
refresh_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
WARNING: [Synth 8-7129] Port start_kum in module kum_brojac is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 5624.047 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5624.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 5624.047 ; gain = 0.000
set_property top histogram_complete [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5624.047 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:88]
WARNING: [Synth 8-614] signal 'kum_rezultat2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:96]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:114]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:120]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:131]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:142]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:149]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
WARNING: [Synth 8-5640] Port 'kum_complete' is missing in component declaration [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:80]
WARNING: [Synth 8-5640] Port 'start_kum' is missing in component declaration [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:80]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:154]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net kum_complete in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:13]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port kum_complete in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:39 ; elapsed = 00:01:32 . Memory (MB): peak = 5690.188 ; gain = 66.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:32 . Memory (MB): peak = 5690.188 ; gain = 66.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:32 . Memory (MB): peak = 5690.188 ; gain = 66.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5690.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 5690.188 ; gain = 66.141
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5690.188 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ulaz1' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:25]
WARNING: [Synth 8-9112] actual for formal port 'ulaz2' is neither a static name nor a globally static expression [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:26]
INFO: [Synth 8-638] synthesizing module 'histogram_complete' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-614] signal 'kum_brojac_output' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:90]
WARNING: [Synth 8-614] signal 'adresa2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:90]
WARNING: [Synth 8-614] signal 'kum_rezultat2' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:98]
WARNING: [Synth 8-614] signal 'inkrementer_data' is read in the process but is not in the sensitivity list [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:98]
INFO: [Synth 8-3491] module 'adrese' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:4' bound to instance 'adresa' of component 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:116]
INFO: [Synth 8-638] synthesizing module 'adrese' [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'adrese' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/adrese.vhd:12]
INFO: [Synth 8-3491] module 'im_ram_inst_example' declared at 'D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:6' bound to instance 'slika' of component 'im_ram_inst_example' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:122]
INFO: [Synth 8-638] synthesizing module 'im_ram_inst_example' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-638] synthesizing module 'im_ram' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted0.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized0' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted1.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized0' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized1' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted2.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized1' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized2' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted3.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized2' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized3' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted4.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized3' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized4' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted5.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized4' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized5' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted6.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized5' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-638] synthesizing module 'im_ram__parameterized6' [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
	Parameter G_RAM_WIDTH bound to: 8 - type: integer 
	Parameter G_RAM_DEPTH bound to: 8192 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter G_RAM_INIT_FILE bound to: lenaCorrupted7.dat - type: string 
INFO: [Synth 8-256] done synthesizing module 'im_ram__parameterized6' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'im_ram_inst_example' (0#1) [D:/vlsi-projekat/projekat_23_24/hdl/im_ram_inst.vhd:20]
INFO: [Synth 8-3491] module 'hist_ram' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:6' bound to instance 'histogram' of component 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:133]
INFO: [Synth 8-638] synthesizing module 'hist_ram' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hist_ram_block' [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
	Parameter G_RAM_WIDTH bound to: 13 - type: integer 
	Parameter G_RAM_DEPTH bound to: 2097152 - type: integer 
	Parameter G_RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-256] done synthesizing module 'hist_ram_block' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'hist_ram' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/hist_ram.vhd:20]
INFO: [Synth 8-3491] module 'brojaci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:5' bound to instance 'inkrementer' of component 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:144]
INFO: [Synth 8-638] synthesizing module 'brojaci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-638] synthesizing module 'brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'brojaci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/brojaci2.vhd:13]
INFO: [Synth 8-3491] module 'kum_brojac' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:4' bound to instance 'kumul_brojac' of component 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:151]
INFO: [Synth 8-638] synthesizing module 'kum_brojac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'kum_brojac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/kum_brojac.vhd:11]
INFO: [Synth 8-3491] module 'sabiraci' declared at 'D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:5' bound to instance 'sabiraci_kumul' of component 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:156]
INFO: [Synth 8-638] synthesizing module 'sabiraci' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sabirac' [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sabirac' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabirac.vhd:11]
INFO: [Synth 8-638] synthesizing module 'registar' [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'registar' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/registar.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sabiraci' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/sabiraci.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'histogram_complete' (0#1) [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:17]
WARNING: [Synth 8-3848] Net output in module/entity histogram_complete does not have driver. [D:/vlsi-projekat/project_4.srcs/sources_1/new/histogram_complete.vhd:14]
WARNING: [Synth 8-7129] Port output[12] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[11] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[10] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[9] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[8] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[7] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[6] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[5] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[4] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[3] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[2] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[1] in module histogram_complete is either unconnected or has no load
WARNING: [Synth 8-7129] Port output[0] in module histogram_complete is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:01:50 . Memory (MB): peak = 5757.500 ; gain = 67.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:50 . Memory (MB): peak = 5757.500 ; gain = 67.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:50 . Memory (MB): peak = 5757.500 ; gain = 67.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 5757.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:56 . Memory (MB): peak = 5757.500 ; gain = 67.312
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  6 00:50:21 2024...
