Partial implementation of a RISC-V CPU in Verilog.
