PROJECT: pll_double
		working_path: "D:/Project/ECP5_DEMO/crosslink/phase_second_design/source/clarity/dual_camera/pll_double/syn_results"
		module: pll_double
		verilog_file_list: "C:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/lifmd.v" "C:/lscc/diamond/3.8_x64/cae_library/synthesis/verilog/pmi_def.v" "D:/Project/ECP5_DEMO/crosslink/phase_second_design/source/clarity/dual_camera/pll_double/pll_double.v"
		vlog_std_v2001: true
		constraint_file_name: "D:/Project/ECP5_DEMO/crosslink/phase_second_design/source/clarity/dual_camera/pll_double/pll_double.fdc"
		suffix_name: edn
		output_file_name: pll_double
		write_prf: true
		disable_io_insertion: true
		force_gsr: false
		frequency: 100
		fanout_limit: 50
		retiming: false
		pipe: false
		part: LIF-MD6000
		speed_grade: 6
		
