<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="List of Intel microprocessors,2000,November 13,June 26,April 9,2001,August 31,July 2,April 10,August 22,January 12" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>List of Intel microprocessors - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "List_of_Intel_microprocessors";
			var wgTitle = "List of Intel microprocessors";
			var wgArticleId = 60525;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">List of Intel microprocessors</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<div class="floatright"><span><a  class="image" title="Intel logo"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/c/c9/Intel-logo.svg/96px-Intel-logo.svg.png" alt="Intel logo" width="96" height="63" longdesc="/wiki/Image:Intel-logo.svg" /></a></span></div>
<p>This generational and chronological <b>list of Intel microprocessors</b> attempts to present all of <a href="/wiki/Intel_Corporation.html" title="Intel Corporation">Intel</a>'s <a href="/wiki/Microprocessor.html" title="Microprocessor">processors</a> (µPs) from the pioneering 4-bit <a href="/wiki/Intel_4004.html" title="Intel 4004">4004</a> (1971) to the present high-end offerings, the 64-bit <a href="/wiki/Itanium#Itanium2.html" title="Itanium">Itanium 2</a> (2002) and <a href="/wiki/Pentium_4#Technical_highlights.html" title="Pentium 4">Pentium 4F</a> with <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> (2004). Concise technical data are given for each product.</p>
<p><i>Note: For a list of Intel's micro<b>controllers</b> (µCs), see <a href="/wiki/Microcontroller#Intel.html" title="Microcontroller">Intel microcontrollers</a></i>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The 4-bit processors">edit</a>]</div>
<p><a name="The_4-bit_processors" id="The_4-bit_processors"></a></p>
<h2>The 4-bit processors</h2>
<table cellspacing="0" cellpadding="0" style="clear:right; margin-bottom: .5em; float: right; padding: .5em 0 .8em 1.4em; background: none; width: auto;">
<tr>
<td>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">The 4-bit processors</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">Intel 4004: 1st single-chip µP</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.2</span> <span class="toctext">4040</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">The 8-bit processors</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">8008</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">8080</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.3</span> <span class="toctext">8085</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">The bit slice processor</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">3.1</span> <span class="toctext">3000 Family</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">The 16-bit processors: Origin of x86</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">4.1</span> <span class="toctext">8086</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.2</span> <span class="toctext">8088</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.3</span> <span class="toctext">80186</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.4</span> <span class="toctext">80188</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">4.5</span> <span class="toctext">80286</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">32-bit processors: The non-x86 µPs</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">5.1</span> <span class="toctext">iAPX 432</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.2</span> <span class="toctext">i960 aka 80960</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.3</span> <span class="toctext">i860 aka 80860</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">5.4</span> <span class="toctext">XScale</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">32-bit processors: The 80386 range</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">6.1</span> <span class="toctext">80386DX</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">6.2</span> <span class="toctext">80386SX</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">6.3</span> <span class="toctext">80376</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">6.4</span> <span class="toctext">80386SL</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">6.5</span> <span class="toctext">80386EX</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">7</span> <span class="toctext">32-bit processors: The 80486 range</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">7.1</span> <span class="toctext">80486DX</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">7.2</span> <span class="toctext">80486SX</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">7.3</span> <span class="toctext">80486DX2</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">7.4</span> <span class="toctext">80486SL</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">7.5</span> <span class="toctext">80486DX4</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">8</span> <span class="toctext">32-bit processors: The Pentium ("I")</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">8.1</span> <span class="toctext">Pentium ("Classic")</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">8.2</span> <span class="toctext">Pentium MMX</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">9</span> <span class="toctext">32-bit processors: P6/Pentium M microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">9.1</span> <span class="toctext">Pentium Pro</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.2</span> <span class="toctext">Pentium II</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.3</span> <span class="toctext">Celeron (Pentium II-based)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.4</span> <span class="toctext">Pentium III</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.5</span> <span class="toctext">Pentium II and III Xeon</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.6</span> <span class="toctext">Celeron (Pentium III Coppermine-based)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.7</span> <span class="toctext">Celeron (Pentium III Tualatin-based)</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.8</span> <span class="toctext">Pentium M</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.9</span> <span class="toctext">Celeron M</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.10</span> <span class="toctext">Intel Core</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">9.11</span> <span class="toctext">Dual-Core Xeon LV</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">10</span> <span class="toctext">32-bit processors: NetBurst microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">10.1</span> <span class="toctext">Pentium 4</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.2</span> <span class="toctext">Xeon</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.3</span> <span class="toctext">Mobile Pentium 4-M</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.4</span> <span class="toctext">Pentium 4 EE</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.5</span> <span class="toctext">Pentium 4E</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">10.6</span> <span class="toctext">Pentium 4F</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">11</span> <span class="toctext">64-bit processors: IA-64</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">11.1</span> <span class="toctext">Itanium</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">11.2</span> <span class="toctext">Itanium 2</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">12</span> <span class="toctext">64-bit processors: EM64T - NetBurst</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">12.1</span> <span class="toctext">Pentium 4F, D0 and later steppings</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">12.2</span> <span class="toctext">Pentium D</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">12.3</span> <span class="toctext">Pentium Extreme Edition</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">12.4</span> <span class="toctext">Xeon</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">13</span> <span class="toctext">64-bit processors: EM64T - Intel Core Microarchitecture</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">13.1</span> <span class="toctext">Xeon</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">13.2</span> <span class="toctext">Intel Core 2</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">14</span> <span class="toctext">Detailed x86-µP release lists</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">15</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">16</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">17</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Intel 4004: 1st single-chip µP">edit</a>]</div>
<p><a name="Intel_4004:_1st_single-chip_.C2.B5P" id="Intel_4004:_1st_single-chip_.C2.B5P"></a></p>
<h3><a href="/wiki/Intel_4004.html" title="Intel 4004">Intel 4004</a>: 1st single-chip µP</h3>
<ul>
<li>Introduced <a href="/wiki/November_15.html" title="November 15">November 15</a>, <a href="/wiki/1971.html" title="1971">1971</a></li>
<li>Clock speed 740 kHz</li>
<li>0.06 <a href="/wiki/Million_instructions_per_second.html" title="Million instructions per second">MIPS</a></li>
<li>Bus Width 4 bits (multiplexed address/data due to limited pins)</li>
<li><a href="/wiki/PMOS.html" title="PMOS">PMOS</a></li>
<li>Number of Transistors 2,300 at 10 µm</li>
<li><a  class="new" title="Address Memory">Addressable Memory</a> 640 bytes</li>
<li><a  class="new" title="Program Memory">Program Memory</a> 4 KiB</li>
<li>One of the earliest <i>Commercial</i>&#160;&#160;Microprocessors (<i>cf</i>. <a href="/wiki/Four_Phase_Systems_AL1.html" title="Four Phase Systems AL1">Four Phase Systems AL1</a>, <a href="/wiki/F14_CADC.html" title="F14 CADC">F14 CADC</a>)</li>
<li>Originally designed to be used in <a href="/wiki/Busicom.html" title="Busicom">Busicom</a> calculator</li>
<li>A 4004 formed the "brain" of the <a href="/wiki/Pioneer_10.html" title="Pioneer 10">Pioneer 10</a> space probe, launched in March 1972. The projected mission lifetime was just over two years, but when the probe finally moved out of radio contact range in 2003, the computer and most of the other on-board electronic systems were still functioning.</li>
<li><i>Trivia: The original goal was to equal the clock speed of the <a href="/wiki/IBM_1620.html" title="IBM 1620">IBM 1620</a> (1 MHz); this was not quite met.</i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 4040">edit</a>]</div>
<p><a name="4040"></a></p>
<h3><a href="/wiki/Intel_4040.html" title="Intel 4040">4040</a></h3>
<ul>
<li>Introduced 4th Qtr, 1974</li>
<li>Clock speed of 500 kHz to 740 kHz using 4 to 5.185 MHz crystals</li>
<li>0.06 MIPS</li>
<li>Bus Width 4 bits (multiplexed address/data due to limited pins)</li>
<li>PMOS</li>
<li>Number of Transistors 3,000 at 10 µm</li>
<li>Addressable Memory 640 bytes</li>
<li>Program Memory 8 KiB</li>
<li><a href="/wiki/Interrupts.html" title="Interrupts">Interrupts</a></li>
<li>Enhanced version of 4004</li>
</ul>
<pre>
<b>MCS-40 Family :</b>
</pre>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/8/8d/4101_1024-bit_%28256_x_4%29_Static_RAM_w_Separate_IO.pdf">4001-2048-bit (256 x 8) ROM w/4-bit I/O Port</a></p>
<p><a  class="external text" title="http://en.wikipedia.org/wiki/Image:4201_4MHz_Clock_Generator.pdf">4201-4MHz Clock Generator</a></p>
<p><a  class="external text" title="http://en.wikipedia.org/wiki/Image:4207_4209_4211_General_Purpose_Byte_Input_Port.pdf">4207/4209/4211-General Purpose Byte Input Port</a></p>
<p><a  class="external text" title="http://en.wikipedia.org/wiki/Image:4265_Programmable_General_Purpose_IO_Device.pdf">4265-Programmable General Purpose I/O Device</a></p>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/f/fb/4269_Programmable_Keyboard_Display_Device.pdf">4269-Programmable Keyboard Display Device</a></p>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/0/09/4289_Standard_Memory_Interface_for_MCS-4_40.pdf">4289-Standard Memory Interface for MCS-4/40</a></p>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/e/e3/4308_8192-bit_%281024_x_8%29_ROM_w_4-bit_IO_Ports.pdf">4308-8192-bit (1024 x 8) ROM w 4-bit IO Ports</a></p>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/9/9d/4316_16384-bit_%282048_x_8%29_Static_ROM.pdf">4316-16384-bit (2048 x 8) Static ROM</a></p>
<p><a  class="external text" title="http://en.wikipedia.org/wiki/Image:4702-2048-bit_%28256_x_8%29_EPROM.pdf">4702-2048-bit (256 x 8) EPROM</a></p>
<p><a  class="external text" title="http://upload.wikimedia.org/wikipedia/en/d/da/4801_5.185_MHz_Clock_Generator_Crystal_for_4004_4201A_or.pdf">4801-5.185 MHz Clock Generator Crystal for 4004_4201A or 4040/4201A CPU Set</a></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The 8-bit processors">edit</a>]</div>
<p><a name="The_8-bit_processors" id="The_8-bit_processors"></a></p>
<h2>The 8-bit processors</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8008">edit</a>]</div>
<p><a name="8008"></a></p>
<h3><a href="/wiki/Intel_8008.html" title="Intel 8008">8008</a></h3>
<ul>
<li>Introduced <a href="/wiki/April_1.html" title="April 1">April 1</a>, <a href="/wiki/1972.html" title="1972">1972</a></li>
<li>Clock speed 500 kHz (8008-1: 800 kHz)</li>
<li>0.05 MIPS</li>
<li>Bus Width 8 bits (multiplexed address/data due to limited pins)</li>
<li>PMOS</li>
<li>Number of Transistors 3,500 at 10 µm</li>
<li>Addressable memory 16 KiB</li>
<li>Typical in dumb terminals, general calculators, bottling machines</li>
<li>Developed in tandem with 4004</li>
<li>Originally intended for use in the <a href="/wiki/Datapoint_2200.html" title="Datapoint 2200">Datapoint 2200</a> terminal</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8080">edit</a>]</div>
<p><a name="8080"></a></p>
<h3><a href="/wiki/Intel_8080.html" title="Intel 8080">8080</a></h3>
<ul>
<li>Introduced <a href="/wiki/April_1.html" title="April 1">April 1</a>, <a href="/wiki/1974.html" title="1974">1974</a></li>
<li>Clock speed 2 MHz</li>
<li>0.64 MIPS</li>
<li>Bus Width 8 bits data, 16 bits address</li>
<li><a href="/wiki/NMOS.html" title="NMOS">NMOS</a></li>
<li>Number of Transistors 6,000 at 6 µm</li>
<li>Addressable memory 64 KiB</li>
<li>10X the performance of the 8008</li>
<li>Used in the <a href="/wiki/Altair_8800.html" title="Altair 8800">Altair 8800</a>, Traffic light controller, cruise missile</li>
<li>Required six support chips versus 20 for the 8008</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8085">edit</a>]</div>
<p><a name="8085"></a></p>
<h3><a href="/wiki/Intel_8085.html" title="Intel 8085">8085</a></h3>
<ul>
<li>Introduced March 1976</li>
<li>Clock speed 5 MHz</li>
<li>0.37 MIPS</li>
<li>Bus Width 8 bits data, 16 bits address</li>
<li>Number of Transistors 6,500 at 3 µm</li>
<li><a href="/wiki/Assembly_language.html" title="Assembly language">Assembly language</a> downwards compatible with 8080.</li>
<li>Used in <a  class="new" title="Toledo scale">Toledo scale</a>. Also was used as a computer peripheral controller - modems, harddisks, etc...</li>
<li><a href="/wiki/CMOS.html" title="CMOS">CMOS</a> 80C85 in <a href="/wiki/TRS-80_Model_100_line.html" title="TRS-80 Model 100 line">Radio Shack Model 100 portable</a>.</li>
<li>High level of integration, operating for the first time on a single 5 volt power supply, from 12 volts previously. Also featured two serial I/O connections.</li>
</ul>
<pre>
<b>MCS-85 Family :</b>
8101    1024-bit(256 x 4)Static RAM w/Separate I/O 
8102    1024-bit(1024 x 1)Static RAM w/Separate I/O 
8107    4096-bit(4096 x 1)Dynamic RAM 
8111    1024-bit(256 x 4)Static RAM w/Common I/O 
8155    2048-bit(256 x 8)Static RAM w/I/O Ports and Timer,CE ActiveLow 
8156    2048-bit(256 x 8)Static RAM w/I/O Ports and Timer,CE Active High 
8185    8192-bit (1024 x 8) Static RAM for MCS-85™ 
8202    Dynamic RAM Controller
8205    High Speed 1 out of 8 Binary Decoder 
8210    Quad MOS Driver and Clock driver for 8107 DRAM 
8212    8-bit Input/Output Port 
8214    Priority Interrupt Control Unit (PICU) 
8216    4-bit Non-Inverting Parallel Bi-Directional BUS Driver 
8218    Bipolar Microcomputer Bus Controller for MCS-80™ 
8219    Bipolar Microcomputer Bus Controller for MCS-85™ 
8222    Refresh Controller for 4K DRAMs 
8224    Single Chip Clock Generator/Driver for 8080A CPU 
8226    4-bit Inverting Parallel Bi-Directional BUS Driver 3rd Qtr
8228    System Controller and Bus Driver for 8080A CPU 
8231    Arithmetic Processing Unit 1980
8232    Floating Point Processor 1980 
8237    High Performance Programmable DMA Controller 
8238    System Controller and Bus Driver w/Advanced IOW/MEMW  
8243    MCS-48™ Input/Output Expander 
8251    Programmable Communication Interface 
8253    Programmable Interval Timer 
8255    Programmable Peripheral Interface 
8257    Programmable DMA Controller
8259    Programmable Interrupt Controller 
8271    Programmable Floppy Disk Controller 
8272    Single/Double Density Floppy Disk Controller 
8273    Programmable HDLC/SDLC Protocol Controller 
8275    Programmable CRT (Video) Controller 
8278    Programmable Keyboard Interface
8279    Programmable Keyboard / Display Controller 
8282    8-bit Non-Inverting Latch with Output Buffer 
8283    8-bit Inverting Latch with Output Buffer 
8284    Clock Generator and Driver for iAPX86/88 Processors
8286    8-bit Non-Inverting Bus Transceiver 
8287    8-bit Inverting Bus Transceiver 
8288    Bipolar Bus Controller for iAPX 86/88 Processors 
8289    Bus Arbiter iAPX 86/88 Processors 
8291    GPIB Talker/ Listener 
8292    GPIB Controller 
8293    GPIB Transceiver 
8294    Data Encryption Unit
8295    Dot Matrix Printer Controller 
8302    2048-bit (256 x 8) Static ROM 
8308    8096-bit (1024 x 8) Static ROM 
8316    16384-bit (2048 x 8) Static ROM
8355    16,384-bit (2048 x 8) ROM with I/O 
8604    4096-bit (512 x 8) PROM 
8641    Universal Peripheral Interface 8-Bit Microcomputer w/8,192-bit (1024 x 8) PROM, 512-bit (64 x 8) RAM and I/O 
8702    2048-bit (256 x 8) EPROM 
8704    4096-bit (512 x 8) EPROM
8708    8192-bit (1024 x 8) EPROM 
8741    Universal Peripheral Interface 8-Bit Microcomputer w/8,192-bit (1024 x 8) EPROM, 512-bit (64 x 8) RAM and I/O  
8755    16,384-bit (2048 x 8) EPROM with I/O 1976-77 8755A16,384-bit (2048 x 8) EPROM with I/O
</pre>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The bit slice processor">edit</a>]</div>
<p><a name="The_bit_slice_processor" id="The_bit_slice_processor"></a></p>
<h2>The bit slice processor</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 3000 Family">edit</a>]</div>
<p><a name="3000_Family"></a></p>
<h3><a  class="new" title="Intel 3000">3000</a> Family</h3>
<ul>
<li>Introduced 3rd Qtr, <a href="/wiki/1974.html" title="1974">1974</a></li>
<li>Members of the family
<ul>
<li>3001 (Microcontrol Unit)</li>
<li>3002 (2-bit Arithmetic Logic Unit slice)</li>
<li>3003 (Look-ahead Carry Generator)</li>
<li>3212 (Multimode Latch Buffer)</li>
<li>3214 (Interrupt Control Unit)</li>
<li>3216 (Parallel Bi-directional Bus Driver)</li>
</ul>
</li>
<li>Bus Width 2-n bits data/address (depending on number of slices used)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The 16-bit processors: Origin of x86">edit</a>]</div>
<p><a name="The_16-bit_processors:_Origin_of_x86" id="The_16-bit_processors:_Origin_of_x86"></a></p>
<h2>The 16-bit processors: Origin of <a href="/wiki/X86.html" title="X86">x86</a></h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8086">edit</a>]</div>
<p><a name="8086"></a></p>
<h3><a href="/wiki/Intel_8086.html" title="Intel 8086">8086</a></h3>
<ul>
<li>Introduced <a href="/wiki/June_8.html" title="June 8">June 8</a>, <a href="/wiki/1978.html" title="1978">1978</a></li>
<li>Clock speeds:
<ul>
<li>5 MHz with 0.33 MIPS</li>
<li>8 MHz with 0.66 MIPS</li>
<li>10 MHz with 0.75 MIPS</li>
</ul>
</li>
<li>Bus Width 16 bits data, 20 bits address</li>
<li>Number of Transistors 29,000 at 3 µm</li>
<li>Addressable memory 1 megabyte</li>
<li>10X the performance of 8080</li>
<li>Used in portable computing</li>
<li>Used <a href="/wiki/Segment_register.html" title="Segment register">segment registers</a> to access more than 64 KiB of data at once, bane of programmers' existence for years to come</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 8088">edit</a>]</div>
<p><a name="8088"></a></p>
<h3><a href="/wiki/Intel_8088.html" title="Intel 8088">8088</a></h3>
<ul>
<li>Introduced <a href="/wiki/June_1.html" title="June 1">June 1</a>, <a href="/wiki/1979.html" title="1979">1979</a></li>
<li>Clock speeds:
<ul>
<li>5 MHz with 0.33 MIPS</li>
<li>8 MHz with 0.75 MIPS</li>
</ul>
</li>
<li>Internal architecture 16 bits</li>
<li>External bus Width 8 bits data, 20 bits address</li>
<li>Number of Transistors 29,000 at 3 µm</li>
<li>Addressable memory 1 megabyte</li>
<li>Identical to 8086 except for its 8 bit external bus (hence an 8 instead of a 6 at the end)</li>
<li>Used in <a href="/wiki/IBM_PC.html" title="IBM PC">IBM PCs</a> and PC clones</li>
</ul>
<p><br />
<big><b>iAPX 432</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/January_1.html" title="January 1">January 1</a>, <a href="/wiki/1981.html" title="1981">1981</a></li>
<li>Multi-chip CPU; Intel's first 32-bit microprocessor</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#iAPX_432.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80186">edit</a>]</div>
<p><a name="80186"></a></p>
<h3><a href="/wiki/Intel_80186.html" title="Intel 80186">80186</a></h3>
<ul>
<li>Introduced 1982</li>
<li>Used mostly in embedded applications - controllers, point-of-sale systems, terminals, and the like</li>
<li>Included two timers, a <a href="/wiki/DMA_controller.html" title="DMA controller">DMA controller</a>, and an <a href="/wiki/Interrupt_controller.html" title="Interrupt controller">interrupt controller</a> on the chip in addition to the processor</li>
<li>Later renamed the iAPX 186</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80188">edit</a>]</div>
<p><a name="80188"></a></p>
<h3><a href="/wiki/Intel_80188.html" title="Intel 80188">80188</a></h3>
<ul>
<li>A version of the 80186 with an 8-bit external data bus</li>
<li>Later renamed the iAPX 188</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80286">edit</a>]</div>
<p><a name="80286"></a></p>
<h3><a href="/wiki/Intel_80286.html" title="Intel 80286">80286</a></h3>
<ul>
<li>Introduced <a href="/wiki/February_1.html" title="February 1">February 1</a>, <a href="/wiki/1982.html" title="1982">1982</a></li>
<li>Clock speeds:
<ul>
<li>6 MHz with 0.9 MIPS</li>
<li>8 MHz, 10 MHz with 1.5 MIPS</li>
<li>12.5 MHz with 2.66 MIPS</li>
</ul>
</li>
<li>Bus Width 16 bits</li>
<li>Included memory protection hardware to support multitasking operating systems with per-process address space</li>
<li>Number of Transistors 134,000 at 1.5 µm</li>
<li>Addressable memory 16 megabytes</li>
<li>Added protected-mode features to 8086 with essentially the same instruction set</li>
<li>3-6X the performance of the 8086</li>
<li>Widely used in PC clones at the time</li>
<li>Can scan the <a href="/wiki/Encyclop%C3%A6dia_Britannica.html" title="Encyclopædia Britannica">Encyclopædia Britannica</a> in 45 seconds</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: The non-x86 µPs">edit</a>]</div>
<p><a name="32-bit_processors:_The_non-x86_.C2.B5Ps"></a></p>
<h2>32-bit processors: The non-x86 µPs</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: iAPX 432">edit</a>]</div>
<p><a name="iAPX_432" id="iAPX_432"></a></p>
<h3><a href="/wiki/Intel_iAPX_432.html" title="Intel iAPX 432">iAPX 432</a></h3>
<ul>
<li>Introduced <a href="/wiki/January_1.html" title="January 1">January 1</a>, <a href="/wiki/1981.html" title="1981">1981</a> as Intel's first 32-bit microprocessor</li>
<li>Object/capability architecture</li>
<li>Microcoded operating system primitives</li>
<li>One terabyte virtual address space</li>
<li>Hardware support for fault tolerance</li>
<li>Two-chip General Data Processor (GDP), consists of 43201 and 43202</li>
<li>43203 Interface Processor (IP) interfaces to I/O subsystem</li>
<li>43204 Bus Interface Unit (BIU) simplifies building multiprocessor systems</li>
<li>43205 Memory Control Unit (MCU)</li>
<li>Architecture and execution unit internal data paths 32 bit</li>
<li>Clock speeds:
<ul>
<li>5 MHz</li>
<li>7 MHz</li>
<li>8 MHz</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: i960 aka 80960">edit</a>]</div>
<p><a name="i960_aka_80960" id="i960_aka_80960"></a></p>
<h3><a href="/wiki/Intel_i960.html" title="Intel i960">i960 aka 80960</a></h3>
<ul>
<li>Introduced <a href="/wiki/April_5.html" title="April 5">April 5</a>, <a href="/wiki/1988.html" title="1988">1988</a></li>
<li><a href="/wiki/RISC.html" title="RISC">RISC</a>-like 32-bit architecture</li>
<li>predominantly used in embedded systems</li>
<li>Evolved from the capability processor developed for the BiiN joint venture with <a href="/wiki/Siemens_AG.html" title="Siemens AG">Siemens</a></li>
<li>Many variants identified by two-letter suffixes.</li>
</ul>
<p><br />
<big><b>80386SX</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/June_16.html" title="June 16">June 16</a>, <a href="/wiki/1988.html" title="1988">1988</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80386SX.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80376</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/January_16.html" title="January 16">January 16</a>, <a href="/wiki/1989.html" title="1989">1989</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80376.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: i860 aka 80860">edit</a>]</div>
<p><a name="i860_aka_80860" id="i860_aka_80860"></a></p>
<h3><a href="/wiki/Intel_i860.html" title="Intel i860">i860 aka 80860</a></h3>
<ul>
<li>Introduced <a href="/wiki/February_27.html" title="February 27">February 27</a>, <a href="/wiki/1989.html" title="1989">1989</a></li>
<li>Intel's first <a href="/wiki/Superscalar.html" title="Superscalar">superscalar</a> processor</li>
<li><a href="/wiki/RISC.html" title="RISC">RISC</a> 32/64-bit architecture, with pipeline characteristics very visible to programmer</li>
<li>Used in <a  class="new" title="Intel Paragon">Intel Paragon</a> massively parallel supercomputer</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: XScale">edit</a>]</div>
<p><a name="XScale" id="XScale"></a></p>
<h3><a href="/wiki/XScale.html" title="XScale">XScale</a></h3>
<ul>
<li>Introduced <a href="/wiki/August_23.html" title="August 23">August 23</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>32-bit <a href="/wiki/RISC.html" title="RISC">RISC</a> microprocessor based on the <a href="/wiki/ARM_architecture.html" title="ARM architecture">ARM architecture</a></li>
<li>Many variants, such as the PXA2xx applications processors, IOP3xx I/O processors and IXP2xxx and IXP4xx network processors.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: The 80386 range">edit</a>]</div>
<p><a name="32-bit_processors:_The_80386_range"></a></p>
<h2>32-bit processors: The 80386 range</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80386DX">edit</a>]</div>
<p><a name="80386DX"></a></p>
<h3><a href="/wiki/Intel_80386.html" title="Intel 80386">80386DX</a></h3>
<ul>
<li>Introduced <a href="/wiki/October_17.html" title="October 17">October 17</a>, <a href="/wiki/1985.html" title="1985">1985</a></li>
<li>Clock speeds:
<ul>
<li>16 MHz with 5 to 6 MIPS</li>
<li>20 MHz with 6 to 7 MIPS, introduced <a href="/wiki/February_16.html" title="February 16">16 February</a> <a href="/wiki/1987.html" title="1987">1987</a></li>
<li>25 MHz with 8.5 MIPS, introduced <a href="/wiki/April_4.html" title="April 4">4 April</a> <a href="/wiki/1988.html" title="1988">1988</a></li>
<li>33 MHz with 11.4 MIPS (9.4 SPECint92 on Compaq/i 16K L2), introduced <a href="/wiki/April_10.html" title="April 10">10 April</a> <a href="/wiki/1989.html" title="1989">1989</a></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 275,000 at 1 µm</li>
<li>Addressable memory 4 gigabytes</li>
<li><a href="/wiki/Virtual_memory.html" title="Virtual memory">Virtual memory</a> 64 terabyte</li>
<li>First x86 chip to handle 32-bit data sets</li>
<li>Reworked and expanded memory protection support including <a href="/wiki/Paging.html" title="Paging">paged virtual memory</a> and virtual-86 mode, features required by <a href="/wiki/Windows_95.html" title="Windows 95">Windows 95</a> and <a href="/wiki/OS/2.html" title="OS/2">OS/2</a> Warp</li>
<li>Used in Desktop computing</li>
<li>Can address enough memory to manage an eight-page history of every person on earth</li>
<li>Can scan the Encyclopædia Britannica in 12.5 seconds</li>
</ul>
<p><br />
<big><b>80960 (i960)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/April_5.html" title="April 5">April 5</a>, <a href="/wiki/1988.html" title="1988">1988</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#i960_aka_80960.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80386SX">edit</a>]</div>
<p><a name="80386SX"></a></p>
<h3><a href="/wiki/Intel_80386SX.html" title="Intel 80386SX">80386SX</a></h3>
<ul>
<li>Introduced <a href="/wiki/June_16.html" title="June 16">June 16</a>, <a href="/wiki/1988.html" title="1988">1988</a></li>
<li>Clock speeds:
<ul>
<li>16 MHz with 2.5 MIPS</li>
<li>20 MHz with 2.5 MIPS, 25 MHz with 2.7 MIPS, introduced <a href="/wiki/January_25.html" title="January 25">25 January</a> <a href="/wiki/1989.html" title="1989">1989</a></li>
<li>33 MHz with 2.9 MIPS, introduced <a href="/wiki/October_26.html" title="October 26">26 October</a> <a href="/wiki/1992.html" title="1992">1992</a></li>
</ul>
</li>
<li>Internal architecture 32 bits</li>
<li>External data bus width 16 bits</li>
<li>External address bus width 24 bits</li>
<li>Number of Transistors 275,000 at 1 µm</li>
<li>Addressable memory 16MB</li>
<li>Virtual memory 1 terabyte</li>
<li>Narrower buses enable low-cost 32-bit processing</li>
<li>Built-in multitasking</li>
<li>Used in entry-level desktop and portable computing</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80376">edit</a>]</div>
<p><a name="80376"></a></p>
<h3><a href="/wiki/Intel_80376.html" title="Intel 80376">80376</a></h3>
<ul>
<li>Introduced <a href="/wiki/January_16.html" title="January 16">January 16</a>, <a href="/wiki/1989.html" title="1989">1989</a>; Discontinued <a href="/wiki/June_15.html" title="June 15">June 15</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>Variant of 386 intended for embedded systems</li>
<li>No "real mode", starts up directly in "protected mode"</li>
<li>Replaced by much more successful <a href="/wiki/List_of_Intel_microprocessors#Intel386_EX.html" title="List of Intel microprocessors">80386EX</a> from 1994</li>
</ul>
<p><br />
<big><b>80860 (i860)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/February_27.html" title="February 27">February 27</a>, <a href="/wiki/1989.html" title="1989">1989</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#i860_aka_80860.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80486DX</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/April_10.html" title="April 10">April 10</a>, <a href="/wiki/1989.html" title="1989">1989</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486DX.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80386SL">edit</a>]</div>
<p><a name="80386SL"></a></p>
<h3><a href="/wiki/Intel_80386SL.html" title="Intel 80386SL">80386SL</a></h3>
<ul>
<li>Introduced <a href="/wiki/October_15.html" title="October 15">October 15</a>, <a href="/wiki/1990.html" title="1990">1990</a></li>
<li>Clock speeds:
<ul>
<li>20 MHz with 4.21 MIPS</li>
<li>25 MHz with 5.3 MIPS, introduced <a href="/wiki/September_30.html" title="September 30">30 September</a> <a href="/wiki/1991.html" title="1991">1991</a></li>
</ul>
</li>
<li>Internal architecture 32 bits</li>
<li>External bus width 16 bits</li>
<li>Number of Transistors 855,000 at 1 µm</li>
<li>Addressable memory 4 gigabytes</li>
<li>Virtual memory 1 terabyte</li>
<li>First chip specifically made for portable computers because of low power consumption of chip</li>
<li>Highly integrated, includes cache, bus, and memory controllers</li>
</ul>
<p><br />
<big><b>80486SX/DX2/SL, Pentium, 80486DX4</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced 1991–1994</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486SX.html" title="List of Intel microprocessors">main entries</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80386EX">edit</a>]</div>
<p><a name="80386EX"></a></p>
<h3><a href="/wiki/Intel_80386EX.html" title="Intel 80386EX">80386EX</a></h3>
<ul>
<li>Introduced August 1994</li>
<li>Variant of 80386SX intended for <a href="/wiki/Embedded_system.html" title="Embedded system">embedded systems</a></li>
<li>Static core, i.e. may run as slowly (and thus, power efficiently) as desired, down to full halt</li>
<li>On-chip peripherals:
<ul>
<li>Clock and power mgmt</li>
<li>Timers/counters</li>
<li><a href="/wiki/Watchdog_timer.html" title="Watchdog timer">Watchdog timer</a></li>
<li>Serial I/O units (sync and async) and parallel I/O</li>
<li><a href="/wiki/Direct_memory_access.html" title="Direct memory access">DMA</a></li>
<li>RAM refresh</li>
<li><a href="/wiki/JTAG.html" title="JTAG">JTAG</a> test logic</li>
</ul>
</li>
<li>Significantly more successful than the 80376</li>
<li>Used aboard several orbiting satellites and microsatellites</li>
<li>Used in NASA's <a href="/wiki/FlightLinux.html" title="FlightLinux">FlightLinux</a> project</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: The 80486 range">edit</a>]</div>
<p><a name="32-bit_processors:_The_80486_range"></a></p>
<h2>32-bit processors: The 80486 range</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486DX">edit</a>]</div>
<p><a name="80486DX"></a></p>
<h3><a href="/wiki/Intel_80486DX.html" title="Intel 80486DX">80486DX</a></h3>
<ul>
<li>Introduced <a href="/wiki/April_10.html" title="April 10">April 10</a>, <a href="/wiki/1989.html" title="1989">1989</a></li>
<li>Clock speeds:
<ul>
<li>25 MHz with 20 MIPS (16.8 SPECint92, 7.40 SPECfp92)</li>
<li>33 MHz with 27 MIPS (22.4 SPECint92 on Micronics M4P 128 KiB L2), introduced <a href="/wiki/May_7.html" title="May 7">7 May</a> <a href="/wiki/1990.html" title="1990">1990</a></li>
<li>50 MHz with 41 MIPS (33.4 SPECint92, 14.5 SPECfp92 on Compaq/50L 256 KiB L2), introduced <a href="/wiki/June_24.html" title="June 24">24 June</a> <a href="/wiki/1991.html" title="1991">1991</a></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.2 million at 1 µm; the 50 MHz was at 0.8 µm</li>
<li>Addressable memory 4 gigabytes</li>
<li>Virtual memory 1 terabyte</li>
<li><a href="/wiki/Level_1_cache.html" title="Level 1 cache">Level 1 cache</a> on chip</li>
<li>Math coprocessor on chip</li>
<li>50X performance of the 8088</li>
<li>Used in Desktop computing and servers</li>
<li>Family 4 model 3</li>
</ul>
<p><br />
<big><b>80386SL</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/October_15.html" title="October 15">October 15</a>, <a href="/wiki/1990.html" title="1990">1990</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80386SL.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486SX">edit</a>]</div>
<p><a name="80486SX"></a></p>
<h3><a href="/wiki/Intel_80486SX.html" title="Intel 80486SX">80486SX</a></h3>
<ul>
<li>Introduced <a href="/wiki/April_22.html" title="April 22">April 22</a>, <a href="/wiki/1991.html" title="1991">1991</a></li>
<li>Clock speeds:
<ul>
<li>16 MHz with 13 MIPS</li>
<li>20 MHz with 16.5 MIPS, introduced <a href="/wiki/September_16.html" title="September 16">16 September</a> <a href="/wiki/1991.html" title="1991">1991</a></li>
<li>25 MHz with 20 MIPS (12 SPECint92), introduced <a href="/wiki/September_16.html" title="September 16">16 September</a> <a href="/wiki/1991.html" title="1991">1991</a></li>
<li>33 MHz with 27 MIPS (15.86 SPECint92), introduced <a href="/wiki/September_21.html" title="September 21">21 September</a> <a href="/wiki/1992.html" title="1992">1992</a></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.185 million at 1 µm and 900,000 at 0.8 µm</li>
<li>Addressable memory 4 gigabytes</li>
<li>Virtual memory 1 terabyte</li>
<li>Identical in design to 486DX but without math coprocessor</li>
<li>Used in low-cost entry to 486 CPU desktop computing</li>
<li>Upgradable with the <a href="/wiki/Intel_80486_OverDrive.html" title="Intel 80486 OverDrive">Intel OverDrive processor</a></li>
<li>Family 4 model 2</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486DX2">edit</a>]</div>
<p><a name="80486DX2"></a></p>
<h3><a href="/wiki/Intel_80486DX2.html" title="Intel 80486DX2">80486DX2</a></h3>
<ul>
<li>Introduced <a href="/wiki/March_3.html" title="March 3">March 3</a>, <a href="/wiki/1992.html" title="1992">1992</a></li>
<li>Clock speeds:
<ul>
<li>50 MHz with 41 MIPS (29.9 SPECint92, 14.2 SPECfp92 on Micronics M4P 256 KiB L2)</li>
<li>66 MHz with 54 MIPS (39.6 SPECint92, 18.8 SPECfp92 on Micronics M4P 256 KiB L2), introduced <a href="/wiki/August_10.html" title="August 10">10 August</a> <a href="/wiki/1992.html" title="1992">1992</a></li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.2 million at 0.8 µm</li>
<li>Addressable memory 4 gigabytes</li>
<li>Virtual memory 1 terabyte</li>
<li>Used in high performance, low cost desktops</li>
<li>Uses "speed doubler" technology where the microprocessor core(Internal Clock) runs at twice the speed of the bus(External Clock)</li>
<li>Family 4 model 7</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486SL">edit</a>]</div>
<p><a name="80486SL"></a></p>
<h3><a href="/wiki/Intel_80486SL.html" title="Intel 80486SL">80486SL</a></h3>
<ul>
<li>Introduced <a href="/wiki/November_9.html" title="November 9">November 9</a>, <a href="/wiki/1992.html" title="1992">1992</a></li>
<li>Clock speeds:
<ul>
<li>20 MHz with 15.4MIPS</li>
<li>25 MHz with 19 MIPS</li>
<li>33 MHz with 25 MIPS</li>
</ul>
</li>
<li>Bus Width 32 bits</li>
<li>Number of Transistors 1.4 million at 0.8 µm</li>
<li>Addressable memory 64 megabytes</li>
<li>Virtual memory 1 terabyte</li>
<li>Used in notebook computers</li>
<li>Family 4 model 3</li>
</ul>
<p><br />
<big><b>Pentium</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/March_22.html" title="March 22">March 22</a>, <a href="/wiki/1993.html" title="1993">1993</a></li>
<li><i>See <a  title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 80486DX4">edit</a>]</div>
<p><a name="80486DX4"></a></p>
<h3><a href="/wiki/Intel_80486DX4.html" title="Intel 80486DX4">80486DX4</a></h3>
<ul>
<li>Introduced <a href="/wiki/March_7.html" title="March 7">March 7</a>, <a href="/wiki/1994.html" title="1994">1994</a></li>
<li>Clock speeds:
<ul>
<li>75 MHz with 53 MIPS (41.3 SPECint92, 20.1 SPECfp92 on Micronics M4P 256 KiB L2)</li>
<li>100 MHz with 70.7 MIPS (54.59 SPECint92, 26.91 SPECfp92 on Micronics M4P 256 KiB L2)</li>
</ul>
</li>
<li>Number of Transistors 1.6 million at 0.6 µm</li>
<li>Bus width 32 bits</li>
<li>Addressable memory 4 gigabytes</li>
<li>Virtual memory 64 terabytes</li>
<li>Pin count 168 <a href="/wiki/Pin_grid_array.html" title="Pin grid array">PGA Package</a>, 208 <a href="/wiki/QFP.html" title="QFP">sq ftP</a> Package</li>
<li><a href="/wiki/Integrated_circuit.html" title="Integrated circuit">Die</a> size 345 mm²</li>
<li>Used in high performance entry-level desktops and value notebooks</li>
<li>Family 4 model 8</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: The Pentium (&quot;I&quot;)">edit</a>]</div>
<p><a name="32-bit_processors:_The_Pentium_.28.22I.22.29"></a></p>
<h2>32-bit processors: The Pentium ("I")</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium (&quot;Classic&quot;)">edit</a>]</div>
<p><a name="Pentium_.28.22Classic.22.29" id="Pentium_.28.22Classic.22.29"></a></p>
<h3><a href="/wiki/Pentium.html" title="Pentium">Pentium</a> ("Classic")</h3>
<ul>
<li>Bus width 64 bits</li>
<li>System bus speed 60 or 66 MHz</li>
<li>Address bus 32 bits</li>
<li>Addressable Memory 4 gigabytes</li>
<li>Virtual Memory 64 terabytes</li>
<li><a href="/wiki/Superscalar.html" title="Superscalar">Superscalar</a> architecture brought 5X the performance of the 33 MHz 486DX processor</li>
<li>Runs on 5 volts</li>
<li>Used in desktops</li>
<li>16 KiB of <a href="/wiki/L1_cache.html" title="L1 cache">L1 cache</a></li>
<li>P5 - 0.8 µm process technology
<ul>
<li>Introduced <a href="/wiki/March_22.html" title="March 22">March 22</a>, <a href="/wiki/1993.html" title="1993">1993</a></li>
<li>Number of transistors 3.1 million</li>
<li><a href="/wiki/Socket_4.html" title="Socket 4">Socket 4</a> 273 pin PGA processor package</li>
<li>Package dimensions 2.16" x 2.16"</li>
<li>Family 5 model 1</li>
<li>Variants
<ul>
<li>60 MHz with 100 MIPS (70.4 SPECint92, 55.1 SPECfp92 on Xpress 256 KiB L2)</li>
<li>66 MHz with 112 MIPS (77.9 SPECint92, 63.6 SPECfp92 on Xpress 256 KiB L2)</li>
</ul>
</li>
</ul>
</li>
<li>P54 - 0.6 µm process technology
<ul>
<li><a href="/wiki/Socket_7.html" title="Socket 7">Socket 7</a> 296/321 pin PGA package</li>
<li>Number of transistors 3.2 million</li>
<li>Variants
<ul>
<li>75 MHz Introduced <a href="/wiki/October_10.html" title="October 10">October 10</a>, <a href="/wiki/1994.html" title="1994">1994</a></li>
<li>90 MHz Introduced <a href="/wiki/March_7.html" title="March 7">March 7</a>, <a href="/wiki/1994.html" title="1994">1994</a></li>
<li>100 MHz Introduced <a href="/wiki/March_7.html" title="March 7">March 7</a>, <a href="/wiki/1994.html" title="1994">1994</a></li>
<li>120 MHz Introduced <a href="/wiki/March_27.html" title="March 27">March 27</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
</ul>
</li>
</ul>
</li>
<li>P54C - 0.35 µm process technology
<ul>
<li>Number of transistors 3.3 million</li>
<li>90 mm² die size</li>
<li>Family 5 model 2</li>
<li>Variants
<ul>
<li>120 MHz Introduced March, 1995</li>
<li>133 MHz Introduced June, 1995</li>
<li>150 MHz Introduced <a href="/wiki/January_4.html" title="January 4">January 4</a>, <a href="/wiki/1996.html" title="1996">1996</a></li>
<li>166 MHz Introduced <a href="/wiki/January_4.html" title="January 4">January 4</a>, <a href="/wiki/1996.html" title="1996">1996</a></li>
<li>200 MHz Introduced <a href="/wiki/June_10.html" title="June 10">June 10</a>, <a href="/wiki/1996.html" title="1996">1996</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>80486DX4</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/March_7.html" title="March 7">March 7</a>, <a href="/wiki/1994.html" title="1994">1994</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#80486DX4.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>80386EX (Intel386 EX)</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced August 1994</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Intel386_EX.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium Pro</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced November 1995</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_Pro.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium MMX">edit</a>]</div>
<p><a name="Pentium_MMX" id="Pentium_MMX"></a></p>
<h3><a href="/wiki/Pentium_MMX.html" title="Pentium MMX">Pentium MMX</a></h3>
<ul>
<li>P55C - 0.35 µm process technology
<ul>
<li>Introduced <a href="/wiki/January_8.html" title="January 8">January 8</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>Intel MMX instructions</li>
<li><a href="/wiki/Socket_7.html" title="Socket 7">Socket 7</a> 296/321 pin PGA (pin grid array) package</li>
<li>32 KiB L1 cache</li>
<li>Number of transistors 4.5 million</li>
<li>System bus speed 66 MHz</li>
<li>Basic P55C is family 5 model 4, mobile are family 5 model 7 and 8</li>
<li>Variants
<ul>
<li>166 MHz Introduced <a href="/wiki/January_8.html" title="January 8">January 8</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>200 MHz Introduced <a href="/wiki/January_8.html" title="January 8">January 8</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>233 MHz Introduced <a href="/wiki/June_2.html" title="June 2">June 2</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>166 MHz (Mobile) Introduced <a href="/wiki/January_12.html" title="January 12">January 12</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>200 MHz (Mobile) Introduced <a href="/wiki/September_8.html" title="September 8">September 8</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>233 MHz (Mobile) Introduced <a href="/wiki/September_8.html" title="September 8">September 8</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>266 MHz (Mobile) Introduced <a href="/wiki/January_12.html" title="January 12">January 12</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>300 MHz (Mobile) Introduced <a href="/wiki/January_7.html" title="January 7">January 7</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: P6/Pentium M microarchitecture">edit</a>]</div>
<p><a name="32-bit_processors:_P6.2FPentium_M_microarchitecture"></a></p>
<h2>32-bit processors: <a href="/wiki/Intel_P6.html" title="Intel P6">P6</a>/<a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> microarchitecture</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium Pro">edit</a>]</div>
<p><a name="Pentium_Pro" id="Pentium_Pro"></a></p>
<h3><a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a></h3>
<ul>
<li>Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
<li>Precursor to Pentium II and III</li>
<li>Primarily used in server systems</li>
<li><a href="/wiki/Socket_8.html" title="Socket 8">Socket 8</a> processor package (387 pins) (Dual SPGA)</li>
<li>Number of transistors 5.5 million</li>
<li>Family 6 model 1</li>
<li>0.6 µm process technology
<ul>
<li>16 KiB L1 cache</li>
<li>256 KiB integrated <a href="/wiki/L2_cache.html" title="L2 cache">L2 cache</a></li>
<li>60 MHz system bus speed</li>
<li>Variants
<ul>
<li>150 MHz</li>
</ul>
</li>
</ul>
</li>
<li>0.35 µm process technology, or 0.35 µm CPU with 0.6 µm L2 cache
<ul>
<li>Number of transistors 5.5 million</li>
<li>512 KiB or 256 KiB integrated L2 cache</li>
<li>60 or 66 MHz system bus speed</li>
<li>Variants
<ul>
<li>166 MHz (66 MHz bus speed, 512 KiB 0.35 µm cache) Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
<li>180 MHz (60 MHz bus speed, 256 KiB 0.6 µm cache) Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
<li>200 MHz (66 MHz bus speed, 256 KiB 0.6 µm cache) Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
<li>200 MHz (66 MHz bus speed, 512 KiB 0.35 µm cache) Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/1995.html" title="1995">1995</a></li>
<li>200 MHz (66 MHz bus speed, 1 MiB 0.35 µm cache) Introduced <a href="/wiki/August_18.html" title="August 18">August 18</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium II">edit</a>]</div>
<p><a name="Pentium_II" id="Pentium_II"></a></p>
<h3><a href="/wiki/Pentium_II.html" title="Pentium II">Pentium II</a></h3>
<ul>
<li>Introduced <a href="/wiki/May_7.html" title="May 7">May 7</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>Pentium Pro with <a href="/wiki/MMX.html" title="MMX">MMX</a> and improved 16-bit performance</li>
<li>242-pin <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a> (SEC) processor package</li>
<li>Number of transistors 7.5 million</li>
<li>32 KiB L1 cache</li>
<li>512 KiB ½ speed external L2 cache</li>
<li>The only Pentium II that did not have the cache at ½ speed of the core was the Pentium II 450 PE.</li>
<li><b>Klamath</b> - 0.35 µm process technology (233, 266, 300 MHz)
<ul>
<li>66 MHz system bus speed</li>
<li>Family 6 model 3</li>
<li>Variants
<ul>
<li>233 MHz Introduced <a href="/wiki/May_7.html" title="May 7">May 7</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>266 MHz Introduced <a href="/wiki/May_7.html" title="May 7">May 7</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
<li>300 MHz Introduced <a href="/wiki/May_7.html" title="May 7">May 7</a>, <a href="/wiki/1997.html" title="1997">1997</a></li>
</ul>
</li>
</ul>
</li>
<li><b>Deschutes</b> - 0.25 µm process technology (333, 350, 400, 450 MHz)
<ul>
<li>Introduced <a href="/wiki/January_26.html" title="January 26">January 26</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>66 MHz system bus speed (<i>333 MHz variant</i>), 100 MHz system bus speed for all models after</li>
<li>Family 6 model 5</li>
<li>Variants
<ul>
<li>333 MHz Introduced <a href="/wiki/January_26.html" title="January 26">January 26</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>350 MHz Introduced <a href="/wiki/April_15.html" title="April 15">April 15</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>400 MHz Introduced <a href="/wiki/April_15.html" title="April 15">April 15</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>450 MHz Introduced <a href="/wiki/August_24.html" title="August 24">August 24</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>233 MHz (Mobile) Introduced <a href="/wiki/April_2.html" title="April 2">April 2</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>266 MHz (Mobile) Introduced <a href="/wiki/April_2.html" title="April 2">April 2</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>333 MHz Pentium II Overdrive processor for Socket 8 Introduced <a href="/wiki/August_10.html" title="August 10">August 10</a>, <a href="/wiki/1998.html" title="1998">1998</a>; <a  class="external text" title="http://www.publictransport.hu/temp/IMG_8006-b.JPG">Engineering Sample Photo</a></li>
<li>300 MHz (Mobile) Introduced <a href="/wiki/September_9.html" title="September 9">September 9</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>333 MHz (Mobile)</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Celeron (Pentium II-based)">edit</a>]</div>
<p><a name="Celeron_.28Pentium_II-based.29" id="Celeron_.28Pentium_II-based.29"></a></p>
<h3><a href="/wiki/Celeron.html" title="Celeron">Celeron</a> (Pentium II-based)</h3>
<ul>
<li><b>Covington</b> - 0.25 µm process technology
<ul>
<li>Introduced <a href="/wiki/April_15.html" title="April 15">April 15</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>242-pin <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a> SEPP (Single Edge Processor Package)</li>
<li>Number of transistors 7.5 million</li>
<li>66 MHz system bus speed</li>
<li>32 KiB L1 cache</li>
<li>No L2 cache</li>
<li>Variants
<ul>
<li>266 MHz Introduced <a href="/wiki/April_15.html" title="April 15">April 15</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>300 MHz Introduced <a href="/wiki/June_9.html" title="June 9">June 9</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
</ul>
</li>
</ul>
</li>
<li><b>Mendocino</b> - 0.25 µm process technology
<ul>
<li>Introduced <a href="/wiki/August_24.html" title="August 24">August 24</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>242-pin <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a> SEPP (Single Edge Processor Package), <a href="/wiki/Socket_370.html" title="Socket 370">Socket 370</a> PPGA package</li>
<li>Number of transistors 19 million</li>
<li>66 MHz system bus speed</li>
<li>32 KiB L1 cache</li>
<li>128 KiB integrated cache</li>
<li>Family 6 model 6</li>
<li>Variants
<ul>
<li>300A MHz Introduced <a href="/wiki/August_24.html" title="August 24">August 24</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>333 MHz Introduced <a href="/wiki/August_24.html" title="August 24">August 24</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>366 MHz Introduced <a href="/wiki/January_4.html" title="January 4">January 4</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>400 MHz Introduced <a href="/wiki/January_4.html" title="January 4">January 4</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>433 MHz Introduced <a href="/wiki/March_22.html" title="March 22">March 22</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>466 MHz</li>
<li>500 MHz Introduced <a href="/wiki/August_2.html" title="August 2">August 2</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>533 MHz Introduced <a href="/wiki/January_4.html" title="January 4">January 4</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>266 MHz (Mobile)</li>
<li>300 MHz (Mobile)</li>
<li>333 MHz (Mobile) Introduced <a href="/wiki/April_5.html" title="April 5">April 5</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>366 MHz (Mobile)</li>
<li>400 MHz (Mobile)</li>
<li>433 MHz (Mobile)</li>
<li>450 MHz (Mobile) Introduced <a href="/wiki/February_14.html" title="February 14">February 14</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>466 MHz (Mobile)</li>
<li>500 MHz (Mobile) Introduced <a href="/wiki/February_14.html" title="February 14">February 14</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>Pentium II Xeon</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/June_29.html" title="June 29">June 29</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_II_and_III_Xeon.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium III">edit</a>]</div>
<p><a name="Pentium_III" id="Pentium_III"></a></p>
<h3><a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a></h3>
<ul>
<li><b>Katmai</b> - 0.25 µm process technology
<ul>
<li>Introduced <a href="/wiki/February_26.html" title="February 26">February 26</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>Improved PII, i.e. P6-based core, now including <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE)</li>
<li>Number of transistors 9.5 million</li>
<li>512 KiB ½ speed L2 External cache</li>
<li>242-pin <a href="/wiki/Slot_1.html" title="Slot 1">Slot 1</a> SECC2 (Single Edge Contact cartridge 2) processor package</li>
<li>System Bus Speed 100 MHz, 133 MHz (B-models)</li>
<li>Family 6 model 7</li>
<li>Variants
<ul>
<li>450 MHz Introduced <a href="/wiki/February_26.html" title="February 26">February 26</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>500 MHz Introduced <a href="/wiki/February_26.html" title="February 26">February 26</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>550 MHz Introduced <a href="/wiki/May_17.html" title="May 17">May 17</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>600 MHz Introduced <a href="/wiki/August_2.html" title="August 2">August 2</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>533 MHz Introduced (133 MHz bus speed) <a href="/wiki/September_27.html" title="September 27">September 27</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>600 MHz Introduced (133 MHz bus speed) <a href="/wiki/September_27.html" title="September 27">September 27</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
</ul>
</li>
</ul>
</li>
<li><b><a href="/wiki/Coppermine_%28microprocessor%29.html" title="Coppermine (microprocessor)">Coppermine</a></b> - 0.18 µm process technology
<ul>
<li>Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>Number of transistors 28.1 million</li>
<li>256 KiB Advanced Transfer L2 Cache (Integrated)</li>
<li>242-pin Slot-1 SECC2 (Single Edge Contact cartridge 2) processor package, 370-pin <a href="/wiki/FC-PGA.html" title="FC-PGA">FC-PGA</a> (Flip-chip pin grid array) package</li>
<li>System Bus Speed 100 MHz (E-models), 133 MHz (EB models)</li>
<li>Family 6 model 8</li>
<li>Variants
<ul>
<li>500 MHz (100 MHz bus speed)</li>
<li>533 MHz</li>
<li>550 MHz (100 MHz bus speed)</li>
<li>600 MHz</li>
<li>600 MHz (100 MHz bus speed)</li>
<li>650 MHz (100 MHz bus speed) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>667 MHz Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>700 MHz (100 MHz bus speed) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>733 MHz Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>750 MHz (100 MHz bus speed) Introduced <a href="/wiki/December_20.html" title="December 20">December 20</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>800 MHz (100 MHz bus speed) Introduced <a href="/wiki/December_20.html" title="December 20">December 20</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>800 MHz Introduced <a href="/wiki/December_20.html" title="December 20">December 20</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>850 MHz (100 MHz bus speed) Introduced <a href="/wiki/March_20.html" title="March 20">March 20</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>866 MHz Introduced <a href="/wiki/March_20.html" title="March 20">March 20</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>933 MHz Introduced <a href="/wiki/May_24.html" title="May 24">May 24</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>1000 MHz Introduced <a href="/wiki/March_8.html" title="March 8">March 8</a>, <a href="/wiki/2000.html" title="2000">2000</a> (Not widely available at time of release)</li>
<li>1100 MHz</li>
<li>1133 MHz (first version recalled, later re-released)</li>
<li>400 MHz (Mobile) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>450 MHz (Mobile) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>500 MHz (Mobile) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>600 MHz (Mobile) Introduced <a href="/wiki/January_18.html" title="January 18">January 18</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>650 MHz (Mobile) Introduced <a href="/wiki/January_18.html" title="January 18">January 18</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>700 MHz (Mobile) Introduced <a href="/wiki/April_24.html" title="April 24">April 24</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>750 MHz (Mobile) Introduced <a href="/wiki/June_19.html" title="June 19">June 19</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>800 MHz (Mobile) Introduced <a href="/wiki/September_25.html" title="September 25">September 25</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>850 MHz (Mobile) Introduced <a href="/wiki/September_25.html" title="September 25">September 25</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>900 MHz (Mobile) Introduced <a href="/wiki/March_19.html" title="March 19">March 19</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>1000 MHz (Mobile) Introduced <a href="/wiki/March_19.html" title="March 19">March 19</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
</ul>
</li>
</ul>
</li>
<li><b>Tualatin</b> - 0.13 µm process technology
<ul>
<li>Introduced July 2001</li>
<li>Number of transistors 28.1 million</li>
<li>32 KiB L1 cache</li>
<li>256 KiB or 512 KiB Advanced Transfer L2 cache (Integrated)</li>
<li>370-pin <a href="/wiki/FC-PGA.html" title="FC-PGA">FC-PGA</a> (Flip-chip pin grid array) package</li>
<li>133 MHz system bus speed</li>
<li>Family 6 model 11</li>
<li>Variants
<ul>
<li>1133 MHz (512 KiB L2)</li>
<li>1200 MHz</li>
<li>1266 MHz (512 KiB L2)</li>
<li>1333 MHz</li>
<li>1400 MHz (512 KiB L2)</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium II and III Xeon">edit</a>]</div>
<p><a name="Pentium_II_and_III_Xeon" id="Pentium_II_and_III_Xeon"></a></p>
<h3>Pentium II and III <a href="/wiki/Xeon.html" title="Xeon">Xeon</a></h3>
<ul>
<li>PII Xeon
<ul>
<li>Variants
<ul>
<li>400 MHz Introduced <a href="/wiki/June_29.html" title="June 29">June 29</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>450 MHz (512 KiB L2 Cache) Introduced <a href="/wiki/October_6.html" title="October 6">October 6</a>, <a href="/wiki/1998.html" title="1998">1998</a></li>
<li>450 MHz (1 MiB and 2 MiB L2 Cache) Introduced <a href="/wiki/January_5.html" title="January 5">January 5</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
</ul>
</li>
</ul>
</li>
<li>PIII Xeon
<ul>
<li>Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>Number of transistors: 9.5 million at 0.25 µm or 28 million at 0.18 µm)</li>
<li>L2 cache is 256 KiB, 1 MiB, or 2 MiB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style is Single Edge Contact Cartridge (S.E.C.C.2) or SC330</li>
<li>System Bus Speed 133 MHz (256 KiB L2 cache) or 100 MHz (1 - 2 MiB L2 cache)</li>
<li>System Bus Width 64 bit</li>
<li>Addressable memory 64 gigabytes</li>
<li>Used in two-way servers and workstations (256 KiB L2) or 4- and 8-way servers (1 - 2 MiB L2)</li>
<li>Family 6 model 10</li>
<li>Variants
<ul>
<li>500 MHz (0.25 µm process) Introduced <a href="/wiki/March_17.html" title="March 17">March 17</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>550 MHz (0.25 µm process) Introduced <a href="/wiki/August_23.html" title="August 23">August 23</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>600 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>667 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>733 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/October_25.html" title="October 25">October 25</a>, <a href="/wiki/1999.html" title="1999">1999</a></li>
<li>800 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/January_12.html" title="January 12">January 12</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>866 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/April_10.html" title="April 10">April 10</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>933 MHz (0.18 µm process, 256 KiB L2 cache)</li>
<li>1000 MHz (0.18 µm process, 256 KiB L2 cache) Introduced <a href="/wiki/August_22.html" title="August 22">August 22</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>700 MHz (0.18 µm process, 1 - 2 MiB L2 cache) Introduced <a href="/wiki/May_22.html" title="May 22">May 22</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Celeron (Pentium III Coppermine-based)">edit</a>]</div>
<p><a name="Celeron_.28Pentium_III_Coppermine-based.29" id="Celeron_.28Pentium_III_Coppermine-based.29"></a></p>
<h3><a href="/wiki/Celeron.html" title="Celeron">Celeron</a> (Pentium III Coppermine-based)</h3>
<ul>
<li>Coppermine-128 - 0.18 µm process technology
<ul>
<li>Introduced March,2000</li>
<li><a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE)</li>
<li><a href="/wiki/Socket_370.html" title="Socket 370">Socket 370</a> <a href="/wiki/PPGA.html" title="PPGA">PPGA</a> processor package</li>
<li>Number of transistors 28.1 million</li>
<li>66 MHz system bus speed, 100 MHz system bus speed on <a href="/wiki/January_3.html" title="January 3">January 3</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>32 KiB L1 cache</li>
<li>128 KiB Advanced Transfer L2 cache</li>
<li>Family 6 model 8</li>
<li>Variants
<ul>
<li>533 MHz</li>
<li>566 MHz</li>
<li>633 MHz Introduced <a href="/wiki/June_26.html" title="June 26">June 26</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>667 MHz Introduced <a href="/wiki/June_26.html" title="June 26">June 26</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>700 MHz Introduced <a href="/wiki/June_26.html" title="June 26">June 26</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>733 MHz Introduced <a href="/wiki/November_13.html" title="November 13">November 13</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>766 MHz Introduced <a href="/wiki/November_13.html" title="November 13">November 13</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>800 MHz</li>
<li>850 MHz Introduced <a href="/wiki/April_9.html" title="April 9">April 9</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>900 MHz Introduced <a href="/wiki/July_2.html" title="July 2">July 2</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>950 MHz Introduced <a href="/wiki/August_31.html" title="August 31">August 31</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>1000 MHz Introduced <a href="/wiki/August_31.html" title="August 31">August 31</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>1100 MHz Introduced <a href="/wiki/August_31.html" title="August 31">August 31</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>1200 MHz Introduced <a href="/wiki/October_2.html" title="October 2">October 2</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>1300 MHz Introduced <a href="/wiki/January_3.html" title="January 3">January 3</a>, <a href="/wiki/2002.html" title="2002">2002</a></li>
<li>550 MHz (Mobile)</li>
<li>600 MHz (Mobile) Introduced <a href="/wiki/June_19.html" title="June 19">June 19</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>650 MHz (Mobile) Introduced <a href="/wiki/June_19.html" title="June 19">June 19</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>700 MHz (Mobile) Introduced <a href="/wiki/September_25.html" title="September 25">September 25</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>750 MHz (Mobile) Introduced <a href="/wiki/March_19.html" title="March 19">March 19</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>800 MHz (Mobile)</li>
<li>850 MHz (Mobile) Introduced <a href="/wiki/July_2.html" title="July 2">July 2</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>600 MHz (LV Mobile)</li>
<li>500 MHz (ULV Mobile) Introduced <a href="/wiki/January_30.html" title="January 30">January 30</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>600 MHz (ULV Mobile)</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><br />
<big><b>XScale</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced <a href="/wiki/August_23.html" title="August 23">August 23</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#XScale.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium 4 (not 4EE, 4E, 4F), Itanium, P4-based Xeon, Itanium 2</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced April 2000 – July 2002</li>
<li><i>See main entries</i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Celeron (Pentium III Tualatin-based)">edit</a>]</div>
<p><a name="Celeron_.28Pentium_III_Tualatin-based.29" id="Celeron_.28Pentium_III_Tualatin-based.29"></a></p>
<h3><a href="/wiki/Celeron.html" title="Celeron">Celeron</a> (Pentium III Tualatin-based)</h3>
<ul>
<li>Tualatin Celeron - 0.13 µm process technology
<ul>
<li>32 KiB L1 cache</li>
<li>256 KiB Advanced Transfer L2 cache</li>
<li>100 MHz system bus speed</li>
<li>Family 6 model 11</li>
<li>Variants
<ul>
<li>1.0 GHz</li>
<li>1.1 GHz</li>
<li>1.2 GHz</li>
<li>1.3 GHz</li>
<li>1.4 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium M">edit</a>]</div>
<p><a name="Pentium_M" id="Pentium_M"></a></p>
<h3><a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a></h3>
<ul>
<li><b>Banias</b> 0.13 µm process technology
<ul>
<li>Introduced March 2003</li>
<li>64 KiB L1 cache</li>
<li>1 MiB L2 cache (integrated)</li>
<li>Based on Pentium III core, with <a href="/wiki/SSE2.html" title="SSE2">SSE2</a> SIMD instructions and deeper pipeline</li>
<li>Number of transistors 77 million</li>
<li><a  class="new" title="Micro-FCPGA">Micro-FCPGA</a>, <a  class="new" title="Micro-FCBGA">Micro-FCBGA</a> processor package</li>
<li>Heart of the Intel mobile "<a href="/wiki/Centrino.html" title="Centrino">Centrino</a>" system</li>
<li>400 MHz Netburst-style system bus</li>
<li>Family 6 model 9</li>
<li>Variants
<ul>
<li>900 MHz (Ultra low voltage)</li>
<li>1.0 GHz (Ultra low voltage)</li>
<li>1.1 GHz (Low voltage)</li>
<li>1.2 GHz (Low voltage)</li>
<li>1.3 GHz</li>
<li>1.4 GHz</li>
<li>1.5 GHz</li>
<li>1.6 GHz</li>
<li>1.7 GHz</li>
</ul>
</li>
</ul>
</li>
<li><b>Dothan</b> 0.09 µm (<a href="/wiki/90_nanometer.html" title="90 nanometer">90 nm</a>) process technology
<ul>
<li>Introduced May 2004</li>
<li>2 MiB L2 cache</li>
<li>Revised data prefetch unit</li>
<li>533 MHz Netburst-style system bus</li>
<li>Variants
<ul>
<li>1.0 GHz (Ultra low voltage)</li>
<li>1.1 GHz (Ultra low voltage)</li>
<li>1.2 GHz (Ultra low voltage)</li>
<li>1.3 GHz (Ultra low voltage)</li>
<li>1.3 GHz (Low voltage)</li>
<li>1.4 GHz (Low voltage)</li>
<li>1.5 GHz</li>
<li>1.6 GHz</li>
<li>1.7 GHz</li>
<li>1.8 GHz</li>
<li>1.9 GHz</li>
<li>2.0 GHz</li>
<li>2.13 GHz</li>
<li>2.26 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Celeron M">edit</a>]</div>
<p><a name="Celeron_M" id="Celeron_M"></a></p>
<h3><a href="/wiki/Celeron.html" title="Celeron">Celeron M</a></h3>
<ul>
<li><b>Banias</b>-512 0.13 µm process technology
<ul>
<li>Introduced March 2003</li>
<li>64 KiB L1 cache</li>
<li>512 KiB L2 cache (integrated)</li>
<li><a href="/wiki/SSE2.html" title="SSE2">SSE2</a> SIMD instructions</li>
<li>No <a href="/wiki/SpeedStep.html" title="SpeedStep">SpeedStep</a> technology, is not part of the '<a href="/wiki/Centrino.html" title="Centrino">Centrino</a>' package</li>
<li>Family 6 model 9</li>
<li>Variants
<ul>
<li>310 - 1.20 GHz</li>
<li>320 - 1.30 GHz</li>
<li>330 - 1.40 GHz</li>
<li>340 - 1.50 GHz</li>
</ul>
</li>
</ul>
</li>
<li><b>Dothan</b>-1024 <a href="/wiki/90_nanometer.html" title="90 nanometer">90 nm</a> process technology
<ul>
<li>64 KiB L1 cache</li>
<li>1 MiB L2 cache (integrated)</li>
<li><a href="/wiki/SSE2.html" title="SSE2">SSE2</a> SIMD instructions</li>
<li>No SpeedStep technology, is not part of the '<a href="/wiki/Centrino.html" title="Centrino">Centrino</a>' package</li>
<li>Variants
<ul>
<li>350 - 1.30 GHz</li>
<li>350J - 1.30 GHz, with Execute Disable bit</li>
<li>360 - 1.40 GHz</li>
<li>360J - 1.40 GHz, with Execute Disable bit</li>
<li>370 - 1.50 GHz, with Execute Disable bit</li>
<li>380 - 1.60 GHz, with Execute Disable bit</li>
<li>390 - 1.70 GHz, with Execute Disable bit</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Intel Core">edit</a>]</div>
<p><a name="Intel_Core" id="Intel_Core"></a></p>
<h3><a href="/wiki/Intel_Core.html" title="Intel Core">Intel Core</a></h3>
<ul>
<li><b>Yonah</b> 0.065 µm (65 nm) process technology
<ul>
<li>Introduced January 2006</li>
<li>667 MHz <a href="/wiki/Frontside_bus.html" title="Frontside bus">frontside bus</a></li>
<li>2 MiB (Shared on Duo) L2 cache</li>
<li><a href="/wiki/SSE3.html" title="SSE3">SSE3</a> SIMD instructions</li>
<li>Variants:
<ul>
<li>Intel Core Duo T2700 2.33 GHz</li>
<li>Intel Core Duo T2600 2.16 GHz</li>
<li>Intel Core Duo T2500 2.00 GHz</li>
<li>Intel Core Duo T2400 1.83 GHz</li>
<li>Intel Core Duo T2300 1.66 GHz</li>
<li>Intel Core Solo T1300 1.66 GHz</li>
<li>Intel Core Solo T1200 1.50 GHz <sup id="_ref-0" class="reference"><a  title="">[1]</a></sup></li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Dual-Core Xeon LV">edit</a>]</div>
<p><a name="Dual-Core_Xeon_LV" id="Dual-Core_Xeon_LV"></a></p>
<h3>Dual-Core <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> LV</h3>
<ul>
<li><b>Sossaman</b> 0.065 µm (65 nm) process technology
<ul>
<li>Introduced March 2006</li>
<li>Based on <b>Yonah</b> core, with <a href="/wiki/SSE3.html" title="SSE3">SSE3</a> SIMD instructions</li>
<li>667 MHz <a href="/wiki/Frontside_bus.html" title="Frontside bus">frontside bus</a></li>
<li>2 MiB Shared L2 cache</li>
<li>Variants
<ul>
<li>2.0 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit processors: NetBurst microarchitecture">edit</a>]</div>
<p><a name="32-bit_processors:_NetBurst_microarchitecture"></a></p>
<h2>32-bit processors: <a href="/wiki/NetBurst.html" title="NetBurst">NetBurst</a> microarchitecture</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4">edit</a>]</div>
<p><a name="Pentium_4" id="Pentium_4"></a></p>
<h3><a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a></h3>
<ul>
<li>0.18 µm process technology (1.40 and 1.50 GHz)
<ul>
<li>Introduced <a href="/wiki/November_20.html" title="November 20">November 20</a>, <a href="/wiki/2000.html" title="2000">2000</a></li>
<li>L2 cache was 256 KiB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style was PGA423, PGA478</li>
<li>System Bus Speed 400 MHz</li>
<li><a href="/wiki/SSE2.html" title="SSE2">SSE2</a> <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> Extensions</li>
<li>Number of Transistors 42 million</li>
<li>Used in desktops and entry-level workstations</li>
</ul>
</li>
<li>0.18 µm process technology (1.7 GHz)
<ul>
<li>Introduced <a href="/wiki/April_23.html" title="April 23">April 23</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>See the 1.4 and 1.5 chips for details</li>
</ul>
</li>
<li>0.18 µm process technology (1.6 and 1.8 GHz)
<ul>
<li>Introduced <a href="/wiki/July_2.html" title="July 2">July 2</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>See 1.4 and 1.5 chips for details</li>
<li>Core Voltage is 1.15 volts in Maximum Performance Mode; 1.05 volts in Battery Optimized Mode</li>
<li>Power &lt;1 watt in Battery Optimized Mode</li>
<li>Used in full-size and then light mobile PCs</li>
</ul>
</li>
<li>0.18 µm process technology <b>Willamette</b> (1.9 and 2.0 GHz)
<ul>
<li>Introduced <a href="/wiki/August_27.html" title="August 27">August 27</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>See 1.4 and 1.5 chips for details</li>
</ul>
</li>
<li>Family 15 model 1</li>
<li>Pentium 4 (2 GHz, 2.20 GHz)
<ul>
<li>Introduced <a href="/wiki/January_7.html" title="January 7">January 7</a>, <a href="/wiki/2002.html" title="2002">2002</a></li>
</ul>
</li>
<li>Pentium 4 (2.4 GHz)
<ul>
<li>Introduced <a href="/wiki/April_2.html" title="April 2">April 2</a>, <a href="/wiki/2002.html" title="2002">2002</a></li>
</ul>
</li>
<li>0.13 µm process technology <b>Northwood A</b> (1.7, 1.8, 1.9, 2, 2.2, 2.4, 2.5, 2.6 GHz)
<ul>
<li>Improved branch prediction and other microcodes tweaks</li>
<li>512 KiB integrated L2 cache</li>
<li>Number of transistors 55 million</li>
<li>400 MHz system bus.</li>
</ul>
</li>
<li>Family 15 model 2</li>
<li>0.13 µm process technology <b>Northwood B</b> (2.26, 2.4, 2.53, 2.66, 2.8, 3.06 GHz)
<ul>
<li>533 MHz system bus. (3.06 includes Intel's <a href="/wiki/Hyper_threading.html" title="Hyper threading">hyper threading</a> technology).</li>
</ul>
</li>
<li>0.13 µm process technology <b>Northwood C</b> (2.4, 2.6, 2.8, 3.0, 3.2, 3.4 GHz)
<ul>
<li>800 MHz system bus (all versions include Hyper Threading)</li>
<li>6500 to 10000 MIPS</li>
</ul>
</li>
</ul>
<p><br />
<big><b>Itanium</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced 2001</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Itanium.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Xeon">edit</a>]</div>
<p><a name="Xeon" id="Xeon"></a></p>
<h3><a href="/wiki/Xeon.html" title="Xeon">Xeon</a></h3>
<ul>
<li>Official designation now Xeon, i.e. not "Pentium 4 Xeon"</li>
<li>Xeon 1.4, 1.5, 1.7 GHz
<ul>
<li>Introduced <a href="/wiki/May_21.html" title="May 21">May 21</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>L2 cache was 256 KiB Advanced Transfer Cache (Integrated)</li>
<li>Processor Package Style was <a  class="new" title="Organic Lan Grid Array">Organic Lan Grid Array</a> 603 (OLGA 603)</li>
<li>System Bus Speed 400 MHz</li>
<li>SSE2 SIMD Extensions</li>
<li>Used in high-performance and mid-range dual processor enabled workstations</li>
</ul>
</li>
<li>Xeon 2.0 GHz and up to 3.6 GHz
<ul>
<li>Introduced <a href="/wiki/September_25.html" title="September 25">September 25</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
</ul>
</li>
</ul>
<p><br />
<big><b>Itanium 2</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced July 2002</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Itanium.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Mobile Pentium 4-M">edit</a>]</div>
<p><a name="Mobile_Pentium_4-M" id="Mobile_Pentium_4-M"></a></p>
<h3>Mobile Pentium 4-M</h3>
<ul>
<li>0.13 µm process technology</li>
<li>55 million transistors</li>
<li>cache L2 512 KiB</li>
<li>BUS a 400 MHz</li>
<li>Supports up to 1 GB of <a href="/wiki/Double_data_rate.html" title="Double data rate">DDR</a> 266 MHz Memory</li>
<li>Supports <a href="/wiki/ACPI.html" title="ACPI">ACPI</a> 2.0 and <a href="/wiki/APM.html" title="APM">APM</a> 1.2 System Power Management</li>
<li>1.3 V - 1.2 V (<a href="/wiki/SpeedStep.html" title="SpeedStep">SpeedStep</a>)</li>
<li>Power: 1.2 GHz 20.8 W, 1.6 GHz 30 W, 2.6 GHz 35 W</li>
<li>Sleep Power 5 W (1.2 V)</li>
<li>Deeper Sleep Power = 2.9 W (1.0 V)</li>
</ul>
<ul>
<li>
<ul>
<li>1.40 GHz - 23 April 2002</li>
<li>1.50 GHz - 23 April 2002</li>
<li>1.60 GHz - 4 March 2002</li>
<li>1.70 GHz - 4 March 2002</li>
<li>1.80 GHz - 23 April 2002</li>
<li>1.90 GHz - 24 June 2002</li>
<li>2.00 GHz - 24 June 2002</li>
<li>2.20 GHz - 16 September 2002</li>
<li>2.40 GHz - 14 January 2003</li>
<li>2.40 GHz - 14 January 2003</li>
<li>2.50 GHz - 16 April 2003</li>
<li>2.60 GHz - 11 June 2003</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4 EE">edit</a>]</div>
<p><a name="Pentium_4_EE" id="Pentium_4_EE"></a></p>
<h3><a href="/wiki/Pentium_4#Extreme_Edition.html" title="Pentium 4">Pentium 4 EE</a></h3>
<ul>
<li>Introduced September 2003</li>
<li>EE = "Extreme Edition"</li>
<li>Built from the Xeon's "Gallatin" core, but with 2MiB cache</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4E">edit</a>]</div>
<p><a name="Pentium_4E" id="Pentium_4E"></a></p>
<h3>Pentium 4E</h3>
<ul>
<li>Introduced February 2004</li>
<li>built on 0.09 µm (<a href="/wiki/90_nanometer.html" title="90 nanometer">90 nm</a>) process technology <b>Prescott</b> (2.4A, 2.8, 2.8A, 3.0, 3.2, 3.4, 3.6, 3.8) 1 MiB L2 cache</li>
<li>533 MHz system bus (2.4A and 2.8A only)</li>
<li>Number of Transistors 125 million on 1MB Models</li>
<li>Number of Transistors 169 million on 2MB Models</li>
<li>800 MHz system bus (all other models)</li>
<li><a href="/wiki/Hyper-Threading.html" title="Hyper-Threading">Hyper-Threading</a> support is only available on CPUs using the 800 MHz system bus.</li>
<li>The processor's integer <a href="/wiki/Pipeline_%28computer%29.html" title="Pipeline (computer)">instruction pipeline</a> has been increased from 20 stages to 31 stages, which theoretically allows for even greater clock speeds.</li>
<li>7500 to 11000 MIPS</li>
<li>LGA-775 versions are in the 5xx series (32-bit) and 5x1 series (with EM64T)</li>
<li>The 6xx series has 2 MiB L2 cache and <a href="/wiki/EM64T.html" title="EM64T">EM64T</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4F">edit</a>]</div>
<p><a name="Pentium_4F" id="Pentium_4F"></a></p>
<h3>Pentium 4F</h3>
<ul>
<li>Introduced Spring 2004</li>
<li>same core as 4E, "Prescott"</li>
<li>3.2–3.6 GHz</li>
<li>starting with the D0 stepping of this processor, <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> 64-bit extensions has also been incorporated</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 64-bit processors: IA-64">edit</a>]</div>
<p><a name="64-bit_processors:_IA-64"></a></p>
<h2>64-bit processors: <a href="/wiki/IA-64.html" title="IA-64">IA-64</a></h2>
<ul>
<li>New instruction set, not at all related to x86.</li>
<li>Current IA-64 processors support 32-bit x86 in hardware, but slowly.</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Itanium">edit</a>]</div>
<p><a name="Itanium" id="Itanium"></a></p>
<h3><a href="/wiki/Itanium.html" title="Itanium">Itanium</a></h3>
<ul>
<li>Released <a href="/wiki/May_29.html" title="May 29">May 29</a>, <a href="/wiki/2001.html" title="2001">2001</a></li>
<li>733 MHz and 800 MHz</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Itanium 2">edit</a>]</div>
<p><a name="Itanium_2" id="Itanium_2"></a></p>
<h3><a href="/wiki/Itanium_2.html" title="Itanium 2">Itanium 2</a></h3>
<ul>
<li>Released July 2002</li>
<li>900 MHz and 1 GHz</li>
</ul>
<p><br />
<big><b>Pentium M</b></big> <i>(chronological entry)</i></p>
<ul>
<li>Introduced March 2003</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_M.html" title="List of Intel microprocessors">main entry</a></i></li>
</ul>
<p><br />
<big><b>Pentium 4EE, 4E</b></big> <i>(chronological entries)</i></p>
<ul>
<li>Introduced September 2003, February 2004, respectively</li>
<li><i>See <a href="/wiki/List_of_Intel_microprocessors#Pentium_4EE.html" title="List of Intel microprocessors">main entries</a></i></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 64-bit processors: EM64T - NetBurst">edit</a>]</div>
<p><a name="64-bit_processors:_EM64T_-_NetBurst"></a></p>
<h2>64-bit processors: <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> - NetBurst</h2>
<ul>
<li>Intel® Extended Memory 64 Technology</li>
<li>Introduced Spring 2004, with the Pentium 4F (D0 and later P4 steppings)</li>
<li><a href="/wiki/64-bit.html" title="64-bit">64-bit</a> architecture extension for the <a href="/wiki/X86.html" title="X86">x86</a> range; near clone of <a href="/wiki/AMD64.html" title="AMD64">AMD64</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium 4F, D0 and later steppings">edit</a>]</div>
<p><a name="Pentium_4F.2C_D0_and_later_steppings" id="Pentium_4F.2C_D0_and_later_steppings"></a></p>
<h3>Pentium 4F, D0 and later steppings</h3>
<ul>
<li>Starting with the D0 stepping of this processor, EM64T 64-bit extensions are supported</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium D">edit</a>]</div>
<p><a name="Pentium_D" id="Pentium_D"></a></p>
<h3><a href="/wiki/Pentium_D.html" title="Pentium D">Pentium D</a></h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/List_of_Intel_Pentium_D_microprocessors.html" title="List of Intel Pentium D microprocessors">List of Intel Pentium D microprocessors</a></i></div>
</dd>
</dl>
<ul>
<li><a href="/wiki/Dual-core.html" title="Dual-core">Dual-core</a> microprocessor</li>
<li>No Hyper-Threading</li>
<li>800(4x200) MHz <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a></li>
</ul>
<ul>
<li><b>Smithfield</b> <a href="/wiki/90_nanometer.html" title="90 nanometer">90 nm</a> process technology (2.8–3.4 GHz)
<ul>
<li>Introduced <a href="/wiki/May_26.html" title="May 26">May 26</a>, <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>2.8–3.4 GHz (model numbers 820-840)</li>
<li>Number of Transistors 230 million</li>
<li>1 MiB x 2 (non-shared, 2 MiB total) L2 cache</li>
<li>Cache coherency between cores requires communication over the FSB</li>
<li>Performance increase of 60% over similarly clocked Prescott</li>
<li>2.66 GHz (533 MHz FSB) Pentium D 805 introduced December 2005</li>
</ul>
</li>
</ul>
<ul>
<li><b><a href="/wiki/Presler.html" title="Presler">Presler</a></b> <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology (2.8–3.6 GHz)
<ul>
<li>Introduced <a href="/wiki/January_16.html" title="January 16">January 16</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li>2.8–3.6 GHz (model numbers 920-960)</li>
<li>Number of Transistors 376 million</li>
<li>2 MiB x 2 (non-shared, 4 MiB total) L2 cache</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Pentium Extreme Edition">edit</a>]</div>
<p><a name="Pentium_Extreme_Edition" id="Pentium_Extreme_Edition"></a></p>
<h3><a href="/wiki/Pentium_Extreme_Edition.html" title="Pentium Extreme Edition">Pentium Extreme Edition</a></h3>
<ul>
<li><a href="/wiki/Dual-core.html" title="Dual-core">Dual-core</a> microprocessor</li>
<li>Enabled Hyper-Threading</li>
<li>1066(4x266) MHz <a href="/wiki/Front_side_bus.html" title="Front side bus">front side bus</a></li>
</ul>
<ul>
<li><b>Smithfield</b> <a href="/wiki/90_nanometer.html" title="90 nanometer">90 nm</a> process technology (3.2 GHz)
<ul>
<li>Variants
<ul>
<li>Pentium 840 EE - 3.20 GHz (2 x 1 MiB L2)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Presler</b> <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology (3.46, 3.73)
<ul>
<li>2 MiB x 2 (non-shared, 4 MiB total) L2 cache</li>
<li>Variants
<ul>
<li>Pentium 955 EE - 3.46 GHz</li>
<li>Pentium 965 EE - 3.73 GHz</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Xeon">edit</a>]</div>
<p><a name="Xeon_2" id="Xeon_2"></a></p>
<h3><a href="/wiki/Xeon.html" title="Xeon">Xeon</a></h3>
<ul>
<li><b>Nocona</b>
<ul>
<li>Introduced <a href="/wiki/2004.html" title="2004">2004</a></li>
</ul>
</li>
</ul>
<ul>
<li><b>Irwindale</b>
<ul>
<li>Introduced <a href="/wiki/2004.html" title="2004">2004</a></li>
</ul>
</li>
</ul>
<ul>
<li><b>Cranford</b>
<ul>
<li>Introduced <a href="/wiki/April.html" title="April">April</a> <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>MP version of Nocona</li>
</ul>
</li>
</ul>
<ul>
<li><b>Potomac</b>
<ul>
<li>Introduced <a href="/wiki/April.html" title="April">April</a> <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>Cranford with 8 MiB of L3 cache</li>
</ul>
</li>
</ul>
<ul>
<li><b>Paxville DP</b> (2.8 GHz)
<ul>
<li>Introduced <a href="/wiki/October_10.html" title="October 10">October 10</a>, <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>Dual-core version of Irwindale, with 4 MiB of L2 Cache (2 MiB per core)</li>
<li>2.8 GHz</li>
<li>800 MT/s front side bus</li>
</ul>
</li>
</ul>
<ul>
<li><b>Paxville MP</b> - 90 nm process (2.67 - 3.0 GHz)
<ul>
<li>Introduced <a href="/wiki/November_1.html" title="November 1">November 1</a>, <a href="/wiki/2005.html" title="2005">2005</a></li>
<li>Dual-Core Xeon 7000 series</li>
<li>MP-capable version of Paxville DP</li>
<li>2 MiB of L2 Cache (1 MiB per core) or 4 MiB of L2 (2 MiB per core)</li>
<li>667 MT/s FSB or 800 MT/s FSB</li>
</ul>
</li>
</ul>
<ul>
<li><b>Dempsey</b> - 65 nm process (2.67 - 3.73 GHz)
<ul>
<li>Introduced <a href="/wiki/May_23.html" title="May 23">May 23</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li>Dual-Core Xeon 5000 series</li>
<li>MP version of Presler</li>
<li>667 MT/s or 1066 MT/s FSB</li>
<li>4 MiB of L2 Cache (2 MiB per core)</li>
<li>Socket J, also known as LGA 771.</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 64-bit processors: EM64T - Intel Core Microarchitecture">edit</a>]</div>
<p><a name="64-bit_processors:_EM64T_-_Intel_Core_Microarchitecture"></a></p>
<h2>64-bit processors: EM64T - <a href="/wiki/Intel_Core_Microarchitecture.html" title="Intel Core Microarchitecture">Intel Core Microarchitecture</a></h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Xeon">edit</a>]</div>
<p><a name="Xeon_3" id="Xeon_3"></a></p>
<h3><a href="/wiki/Xeon.html" title="Xeon">Xeon</a></h3>
<ul>
<li><b>Woodcrest</b> - <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Server and Workstation CPU (SMP support for dual CPU system)</li>
<li>Introduced <a href="/wiki/June_26.html" title="June 26">June 26</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li><a href="/wiki/Dual-Core.html" title="Dual-Core">Dual-Core</a></li>
<li>Intel <a href="/wiki/Virtualization_Technology.html" title="Virtualization Technology">Virtualization Technology</a>, multiple <a href="/wiki/Operating_System.html" title="Operating System">OS</a> support</li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep.html" title="SpeedStep">SpeedStep</a> Technology) in 5140, 5148LV, 5150, 5160</li>
<li><a href="/wiki/NX_Bit.html" title="NX Bit">Execute Disable Bit</a></li>
<li><a href="/wiki/LaGrande_Technology.html" title="LaGrande Technology">LaGrande Technology</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/SSSE3.html" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instructions</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>Variants
<ul>
<li>Xeon 5160 - 3.00 GHz (4 MiB L2, 1333 MHz FSB, 80W)</li>
<li>Xeon 5150 - 2.66 GHz (4 MiB L2, 1333 MHz FSB, 65W)</li>
<li>Xeon 5140 - 2.33 GHz (4 MiB L2, 1333 MHz FSB, 65W)</li>
<li>Xeon 5130 - 2.00 GHz (4 MiB L2, 1333 MHz FSB, 65W)</li>
<li>Xeon 5120 - 1.86 GHz (4 MiB L2, 1066 MHz FSB, 65W)</li>
<li>Xeon 5110 - 1.60 GHz (4 MiB L2, 1066 MHz FSB, 65W)</li>
<li>Xeon 5148LV - 2.33 GHz (4 MiB L2, 1333 MHz FSB, 40W) -- Low Voltage Edition</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Intel Core 2">edit</a>]</div>
<p><a name="Intel_Core_2" id="Intel_Core_2"></a></p>
<h3><a href="/wiki/Intel_Core_2.html" title="Intel Core 2">Intel Core 2</a></h3>
<ul>
<li><b>Conroe</b> - <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop CPU (no SMP support)</li>
<li>Introduced <a href="/wiki/July_27.html" title="July 27">July 27</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li><a href="/wiki/SSSE3.html" title="SSSE3">SSSE3</a> <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instructions</li>
<li>Number of Transistors 291 Million on 4MB Models</li>
<li>Number of Transistors 167 Million on 2MB Models</li>
<li>Intel <a href="/wiki/Virtualization_Technology.html" title="Virtualization Technology">Virtualization Technology</a>, multiple <a href="/wiki/Operating_System.html" title="Operating System">OS</a> support</li>
<li><a href="/wiki/LaGrande_Technology.html" title="LaGrande Technology">LaGrande Technology</a>, enhanced security hardware extensions</li>
<li><a href="/wiki/NX_Bit.html" title="NX Bit">Execute Disable Bit</a></li>
<li>EIST (Enhanced Intel <a href="/wiki/SpeedStep.html" title="SpeedStep">SpeedStep</a> Technology)</li>
<li>iAMT2 (Intel Active Management Technology), remotely manage computers</li>
<li>LGA775</li>
<li>Variants
<ul>
<li>Core 2 Duo E6700 - 2.67 GHz (4 MiB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6600 - 2.40 GHz (4 MiB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6400 - 2.13 GHz (2 MiB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E6300 - 1.86 GHz (2 MiB L2, 1066 MHz FSB)</li>
<li>Core 2 Duo E4200 - 1.60 GHz (2 MiB L2, 800 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Conroe XE</b> - <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Desktop eXtreme Edition CPU (no SMP support)</li>
<li>Introduced <a href="/wiki/July_27.html" title="July 27">July 27</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li>same features as <b>Conroe</b></li>
<li>LGA775</li>
<li>Variants
<ul>
<li>Core 2 Extreme X6900 - 3.20 GHz (4 MiB L2, 1066 MHz FSB)</li>
<li>Core 2 Extreme X6800 - 2.93 GHz (4 MiB L2, 1066 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<ul>
<li><b>Merom</b> - <a href="/wiki/65_nanometer.html" title="65 nanometer">65 nm</a> process technology
<ul>
<li>Mobile CPU (no SMP support)</li>
<li>Introduced <a href="/wiki/July_27.html" title="July 27">July 27</a>, <a href="/wiki/2006.html" title="2006">2006</a></li>
<li>same features as <b>Conroe</b></li>
<li>Socket 479</li>
<li>Variants
<ul>
<li>Core 2 Duo T7600 - 2.33 GHz (4 MiB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T7400 - 2.16 GHz (4 MiB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T7200 - 2.00 GHz (4 MiB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T5600 - 1.83 GHz (2 MiB L2, 667 MHz FSB)</li>
<li>Core 2 Duo T5500 - 1.66 GHz (2 MiB L2, 667 MHz FSB)</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Detailed x86-µP release lists">edit</a>]</div>
<p><a name="Detailed_x86-.C2.B5P_release_lists" id="Detailed_x86-.C2.B5P_release_lists"></a></p>
<h2>Detailed x86-µP release lists</h2>
<ul>
<li><a href="/wiki/List_of_Intel_Pentium_4_microprocessors.html" title="List of Intel Pentium 4 microprocessors">List of Intel Pentium 4 microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_microprocessors.html" title="List of Intel Pentium D microprocessors">List of Intel Pentium D microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_microprocessors.html" title="List of Intel Xeon microprocessors">List of Intel Xeon microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_microprocessors.html" title="List of Intel Pentium M microprocessors">List of Intel Pentium M microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Core_microprocessors.html" title="List of Intel Core microprocessors">List of Intel Core microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Core_2_microprocessors.html" title="List of Intel Core 2 microprocessors">List of Intel Core 2 microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Celeron_microprocessors.html" title="List of Intel Celeron microprocessors">List of Intel Celeron microprocessors</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/Microcontroller#Intel.html" title="Microcontroller">List of Intel microcontrollers</a></li>
<li><a href="/wiki/List_of_AMD_microprocessors.html" title="List of AMD microprocessors">List of AMD microprocessors</a></li>
<li><a href="/wiki/List_of_Motorola_products#Microprocessors.html" title="List of Motorola products">List of Motorola/Freescale microprocessors</a></li>
<li><a href="/wiki/Intel_P6.html" title="Intel P6">Intel P6</a></li>
<li><a href="/wiki/NetBurst.html" title="NetBurst">NetBurst</a></li>
<li><a href="/wiki/Intel_Core_Microarchitecture.html" title="Intel Core Microarchitecture">Intel Core Microarchitecture</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: References">edit</a>]</div>
<p><a name="References" id="References"></a></p>
<h2>References</h2>
<ol class="references">
<li id="_note-0"><b><a  title="">^</a></b> Not listed as an official model by <a  class="external text" title="http://www.intel.com/products/processor/coresolo/">Intel</a> but used by <a href="/wiki/Apple_Computer.html" title="Apple Computer">Apple</a> in their Intel-based <a href="/wiki/Mac_Mini.html" title="Mac Mini">Mac Mini</a>, released March 2006)</li>
</ol>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.chiplist.com/">The ChipList</a> – By Adrian Offerman</li>
<li><a  class="external text" title="http://www.intel.com/museum/online/hist_micro/hof/index.htm?iid=intelmuseum+home_behof&amp;">Intel Museum: History of the Microprocessor</a></li>
<li><a  class="external text" title="http://techreport.com/cpu/">CPU decoder ring</a> – The Tech Report</li>
<li><a  class="external text" title="http://www.pcdoctor-guide.com/wordpress/?page_id=1626">Current Intel CPUs</a> – The PC Doctor</li>
<li><a  class="external text" title="http://endian.net/">endian.net</a> – Chip Roadmaps</li>
</ul>
<p><br clear="all" /></p>
<center>
<table class="toccolours" style="margin: 0 2em 0 2em; padding-bottom: 0;">
<caption align="center"><b><strong class="selflink">List of Intel microprocessors</strong> | <a href="/wiki/List_of_CPU_sockets#List_of_sockets_with_Intel_CPUs.html" title="List of CPU sockets">List of Intel CPU slots and sockets</a></b></caption>
<tr>
<td align="center" style="font-size: 90%;">
<p><b>Intel processors</b></p>
<p><i><a href="/wiki/Intel_4004.html" title="Intel 4004">4004</a></i> | <i><a href="/wiki/Intel_4040.html" title="Intel 4040">4040</a></i> | <i><a href="/wiki/Intel_8008.html" title="Intel 8008">8008</a></i> | <i><a href="/wiki/Intel_8080.html" title="Intel 8080">8080</a></i> | <i><a href="/wiki/Intel_8085.html" title="Intel 8085">8085</a></i> | <a href="/wiki/Intel_8086.html" title="Intel 8086">8086</a> | <a href="/wiki/Intel_8088.html" title="Intel 8088">8088</a> | <i><a href="/wiki/Intel_iAPX_432.html" title="Intel iAPX 432">iAPX 432</a></i> | <a href="/wiki/Intel_80186.html" title="Intel 80186">80186</a> | <a href="/wiki/Intel_80188.html" title="Intel 80188">80188</a> | <a href="/wiki/Intel_80286.html" title="Intel 80286">80286</a> | <a href="/wiki/Intel_80386.html" title="Intel 80386">80386</a> | <a href="/wiki/Intel_80486.html" title="Intel 80486">80486</a> | <i><a href="/wiki/Intel_i860.html" title="Intel i860">i860</a></i> | <i><a href="/wiki/Intel_i960.html" title="Intel i960">i960</a></i> | <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> | <a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a> | <a href="/wiki/Pentium_II.html" title="Pentium II">Pentium II</a> | <a href="/wiki/Celeron.html" title="Celeron">Celeron</a> | <a href="/wiki/Pentium_III.html" title="Pentium III">Pentium III</a> | <i><a href="/wiki/Intel_XScale.html" title="Intel XScale">XScale</a></i> | <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> | <a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> | <a href="/wiki/Pentium_D.html" title="Pentium D">Pentium D</a> | <a href="/wiki/Pentium_Extreme_Edition.html" title="Pentium Extreme Edition">Pentium Extreme Edition</a> | <a href="/wiki/Xeon.html" title="Xeon">Xeon</a> | <a href="/wiki/Intel_Core.html" title="Intel Core">Core</a> | <a href="/wiki/Intel_Core_2.html" title="Intel Core 2">Core 2</a> | <i><a href="/wiki/Itanium.html" title="Itanium">Itanium</a></i> | <i><a href="/wiki/Itanium_2.html" title="Itanium 2">Itanium 2</a></i>   (<i>italics</i> indicate non-<a href="/wiki/X86.html" title="X86">x86</a> processors)</p>
</td>
</tr>
</table>
</center>

<!-- 
Pre-expand include size: 3271 bytes
Post-expand include size: 1440 bytes
Template argument size: 207 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60525-0!1!0!default!!en!2 and timestamp 20060909220644 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Lists of microprocessors">Lists of microprocessors</a></span> | <span dir='ltr'><a  title="Category:Intel">Intel</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/List_of_Intel_microprocessors.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ar"><a >العربية</a></li>
				<li class="interwiki-bn"><a >বাংলা</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-he"><a >עברית</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-sk"><a >Slovenčina</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 21:20, 9 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv22 in 0.095 secs. --></body></html>
