{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537107891476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537107891484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:24:51 2018 " "Processing started: Sun Sep 16 11:24:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537107891484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537107891484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537107891484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1537107896566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_onchip_memory2_0 " "Found entity 1: projeto1_onchip_memory2_0" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_test_bench " "Found entity 1: projeto1_nios2_qsys_0_test_bench" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_oci_test_bench " "Found entity 1: projeto1_nios2_qsys_0_oci_test_bench" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: projeto1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_nios2_qsys_0_register_bank_a_module " "Found entity 1: projeto1_nios2_qsys_0_register_bank_a_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_nios2_qsys_0_register_bank_b_module " "Found entity 2: projeto1_nios2_qsys_0_register_bank_b_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto1_nios2_qsys_0_nios2_oci_debug " "Found entity 3: projeto1_nios2_qsys_0_nios2_oci_debug" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: projeto1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto1_nios2_qsys_0_nios2_ocimem " "Found entity 5: projeto1_nios2_qsys_0_nios2_ocimem" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "6 projeto1_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: projeto1_nios2_qsys_0_nios2_avalon_reg" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "7 projeto1_nios2_qsys_0_nios2_oci_break " "Found entity 7: projeto1_nios2_qsys_0_nios2_oci_break" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "8 projeto1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: projeto1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "9 projeto1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: projeto1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "10 projeto1_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: projeto1_nios2_qsys_0_nios2_oci_itrace" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "11 projeto1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: projeto1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "12 projeto1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: projeto1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "13 projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "14 projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "15 projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "16 projeto1_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: projeto1_nios2_qsys_0_nios2_oci_fifo" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "17 projeto1_nios2_qsys_0_nios2_oci_pib " "Found entity 17: projeto1_nios2_qsys_0_nios2_oci_pib" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "18 projeto1_nios2_qsys_0_nios2_oci_im " "Found entity 18: projeto1_nios2_qsys_0_nios2_oci_im" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "19 projeto1_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: projeto1_nios2_qsys_0_nios2_performance_monitors" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "20 projeto1_nios2_qsys_0_nios2_oci " "Found entity 20: projeto1_nios2_qsys_0_nios2_oci" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""} { "Info" "ISGN_ENTITY_NAME" "21 projeto1_nios2_qsys_0 " "Found entity 21: projeto1_nios2_qsys_0" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_mux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: projeto1_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: projeto1_mm_interconnect_0_id_router_002_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898467 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_id_router_002 " "Found entity 2: projeto1_mm_interconnect_0_id_router_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898467 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_id_router_default_decode " "Found entity 1: projeto1_mm_interconnect_0_id_router_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898477 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_id_router " "Found entity 2: projeto1_mm_interconnect_0_id_router" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_mux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: projeto1_mm_interconnect_0_cmd_xbar_demux" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: projeto1_mm_interconnect_0_addr_router_001_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898523 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_addr_router_001 " "Found entity 2: projeto1_mm_interconnect_0_addr_router_001" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto1_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto1_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at projeto1_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537107898532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0_addr_router_default_decode " "Found entity 1: projeto1_mm_interconnect_0_addr_router_default_decode" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898534 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto1_mm_interconnect_0_addr_router " "Found entity 2: projeto1_mm_interconnect_0_addr_router" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_mm_interconnect_0 " "Found entity 1: projeto1_mm_interconnect_0" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_ledopcao1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_ledopcao1.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_ledOpcao1 " "Found entity 1: projeto1_ledOpcao1" {  } { { "projeto1/synthesis/submodules/projeto1_ledOpcao1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_ledOpcao1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_irq_mapper " "Found entity 1: projeto1_irq_mapper" {  } { { "projeto1/synthesis/submodules/projeto1_irq_mapper.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/projeto1_botaosubir.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/projeto1_botaosubir.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1_botaoSubir " "Found entity 1: projeto1_botaoSubir" {  } { { "projeto1/synthesis/submodules/projeto1_botaoSubir.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_botaoSubir.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projeto1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898658 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1/synthesis/projeto1.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto1/synthesis/projeto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107898681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107898681 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537107898701 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537107898701 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537107898701 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto1_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at projeto1_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537107898705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto1 " "Elaborating entity \"projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537107899349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0 projeto1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"projeto1_nios2_qsys_0\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projeto1/synthesis/projeto1.v" "nios2_qsys_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107900543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_test_bench projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_test_bench:the_projeto1_nios2_qsys_0_test_bench " "Elaborating entity \"projeto1_nios2_qsys_0_test_bench\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_test_bench:the_projeto1_nios2_qsys_0_test_bench\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_test_bench" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107900794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_register_bank_a_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a " "Elaborating entity \"projeto1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_register_bank_a" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107900837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107903515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903540 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107903540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1h1 " "Found entity 1: altsyncram_d1h1" {  } { { "db/altsyncram_d1h1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_d1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107903973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107903973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1h1 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated " "Elaborating entity \"altsyncram_d1h1\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_a_module:projeto1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_d1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107903976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_register_bank_b_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b " "Elaborating entity \"projeto1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_register_bank_b" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107904960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905115 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107905115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1h1 " "Found entity 1: altsyncram_e1h1" {  } { { "db/altsyncram_e1h1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_e1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107905233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107905233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1h1 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e1h1:auto_generated " "Elaborating entity \"altsyncram_e1h1\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_register_bank_b_module:projeto1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_e1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_debug projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_debug" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107905939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905939 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107905939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_ocimem projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_ocimem" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_ociram_sp_ram_module projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"projeto1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_ociram_sp_ram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107905998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"projeto1_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906116 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107906116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0891 " "Found entity 1: altsyncram_0891" {  } { { "db/altsyncram_0891.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_0891.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107906237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107906237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0891 projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated " "Elaborating entity \"altsyncram_0891\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_ocimem:the_projeto1_nios2_qsys_0_nios2_ocimem\|projeto1_nios2_qsys_0_ociram_sp_ram_module:projeto1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_avalon_reg projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_avalon_reg:the_projeto1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_avalon_reg:the_projeto1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_avalon_reg" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_break projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_break:the_projeto1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_break:the_projeto1_nios2_qsys_0_nios2_oci_break\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_break" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_xbrk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_xbrk:the_projeto1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_xbrk:the_projeto1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_dbrk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dbrk:the_projeto1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dbrk:the_projeto1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_itrace projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_itrace:the_projeto1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_itrace:the_projeto1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107906907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_dtrace projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_td_mode projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\|projeto1_nios2_qsys_0_nios2_oci_td_mode:projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_dtrace:the_projeto1_nios2_qsys_0_nios2_oci_dtrace\|projeto1_nios2_qsys_0_nios2_oci_td_mode:projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "projeto1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_oci_test_bench projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_oci_test_bench:the_projeto1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"projeto1_nios2_qsys_0_oci_test_bench\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_fifo:the_projeto1_nios2_qsys_0_nios2_oci_fifo\|projeto1_nios2_qsys_0_oci_test_bench:the_projeto1_nios2_qsys_0_oci_test_bench\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_oci_test_bench" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907300 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "projeto1_nios2_qsys_0_oci_test_bench " "Entity \"projeto1_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_oci_test_bench" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1537107907338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_pib projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_pib:the_projeto1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_pib:the_projeto1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_pib" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_nios2_oci_im projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_im:the_projeto1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"projeto1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_im:the_projeto1_nios2_qsys_0_nios2_oci_im\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_nios2_oci_im" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_wrapper projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_tck projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_tck:the_projeto1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_tck:the_projeto1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_nios2_qsys_0_jtag_debug_module_sysclk projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"projeto1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|projeto1_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107907812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "projeto1_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908224 ""}  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107908224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_onchip_memory2_0 projeto1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"projeto1_onchip_memory2_0\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projeto1/synthesis/projeto1.v" "onchip_memory2_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107908578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"projeto1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4093 " "Parameter \"maximum_depth\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4093 " "Parameter \"numwords_a\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908579 ""}  } { { "projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537107908579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3d1 " "Found entity 1: altsyncram_v3d1" {  } { { "db/altsyncram_v3d1.tdf" "" { Text "C:/altera/13.1/Projeto_1/db/altsyncram_v3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537107908712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537107908712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3d1 projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v3d1:auto_generated " "Elaborating entity \"altsyncram_v3d1\" for hierarchy \"projeto1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107908715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_botaoSubir projeto1_botaoSubir:botaosubir " "Elaborating entity \"projeto1_botaoSubir\" for hierarchy \"projeto1_botaoSubir:botaosubir\"" {  } { { "projeto1/synthesis/projeto1.v" "botaosubir" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107909320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_ledOpcao1 projeto1_ledOpcao1:ledopcao1 " "Elaborating entity \"projeto1_ledOpcao1\" for hierarchy \"projeto1_ledOpcao1:ledopcao1\"" {  } { { "projeto1/synthesis/projeto1.v" "ledopcao1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107909450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0 projeto1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"projeto1_mm_interconnect_0\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "projeto1/synthesis/projeto1.v" "mm_interconnect_0" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107909511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "botaosubir_s1_translator" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projeto1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "addr_router" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\|projeto1_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router:addr_router\|projeto1_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "addr_router_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_addr_router_001_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\|projeto1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_addr_router_001:addr_router_001\|projeto1_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_addr_router_001.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router " "Elaborating entity \"projeto1_mm_interconnect_0_id_router\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "id_router" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\|projeto1_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router:id_router\|projeto1_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "id_router_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_id_router_002_default_decode projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\|projeto1_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"projeto1_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_id_router_002:id_router_002\|projeto1_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107910937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_demux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_demux_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_mux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_cmd_xbar_mux_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"projeto1_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_demux_002 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_mux projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_mm_interconnect_0_rsp_xbar_mux_001 projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"projeto1_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_mm_interconnect_0_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto1_mm_interconnect_0:mm_interconnect_0\|projeto1_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto1_irq_mapper projeto1_irq_mapper:irq_mapper " "Elaborating entity \"projeto1_irq_mapper\" for hierarchy \"projeto1_irq_mapper:irq_mapper\"" {  } { { "projeto1/synthesis/projeto1.v" "irq_mapper" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "projeto1/synthesis/projeto1.v" "rst_controller" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537107911742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1537107932365 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projeto1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3205 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 4172 -1 0 } } { "projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3780 -1 0 } } { "projeto1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537107933030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537107933047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107941005 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1537107943751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537107944862 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537107944862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537107944951 "|projeto1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537107944951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107945117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projeto_1/output_files/Projeto_1.map.smsg " "Generated suppressed messages file C:/altera/13.1/Projeto_1/output_files/Projeto_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537107947199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537107949871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537107949871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1751 " "Implemented 1751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537107952898 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537107952898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1607 " "Implemented 1607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537107952898 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537107952898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537107952898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537107953549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:25:53 2018 " "Processing ended: Sun Sep 16 11:25:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537107953549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537107953549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537107953549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537107953549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537107969914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537107969916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:26:03 2018 " "Processing started: Sun Sep 16 11:26:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537107969916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1537107969916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1537107969916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1537107970339 ""}
{ "Info" "0" "" "Project  = Projeto_1" {  } {  } 0 0 "Project  = Projeto_1" 0 0 "Fitter" 0 0 1537107970339 ""}
{ "Info" "0" "" "Revision = Projeto_1" {  } {  } 0 0 "Revision = Projeto_1" 0 0 "Fitter" 0 0 1537107970340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1537107970803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto_1 EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"Projeto_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1537107970856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537107971229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537107971230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1537107971230 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1537107975313 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1537107977881 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1537108006344 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1537108006344 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6014 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537108007735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6016 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537108007735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6018 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537108007735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6020 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537108007735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6022 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1537108007735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1537108007735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1537108008023 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1537108008178 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledopcao1_external_connection_export " "Pin ledopcao1_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledopcao1_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledopcao1_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledopcao2_external_connection_export " "Pin ledopcao2_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledopcao2_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledopcao2_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledopcao3_external_connection_export " "Pin ledopcao3_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledopcao3_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledopcao3_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledopcao4_external_connection_export " "Pin ledopcao4_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledopcao4_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledopcao4_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledopcao5_external_connection_export " "Pin ledopcao5_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ledopcao5_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledopcao5_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botaodescer_external_connection_export " "Pin botaodescer_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { botaodescer_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 10 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botaodescer_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botaosubir_external_connection_export " "Pin botaosubir_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { botaosubir_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botaosubir_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botaovoltar_external_connection_export " "Pin botaovoltar_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { botaovoltar_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botaovoltar_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botaoselecionar_external_connection_export " "Pin botaoselecionar_external_connection_export not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { botaoselecionar_external_connection_export } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 11 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botaoselecionar_external_connection_export } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_reset_n " "Pin reset_reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1537108011240 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1537108011240 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108023018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1537108023018 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108023018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108023018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1537108023018 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1537108023018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_1.sdc " "Synopsys Design Constraints File file not found: 'Projeto_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1537108024305 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1537108024430 "|projeto1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108025272 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108025272 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1537108025272 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1537108025273 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1537108025317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1537108025317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1537108025317 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1537108025317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_clk~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537108026187 ""}  } { { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 5999 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537108026187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537108026187 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 5690 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537108026187 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset_reset_n~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537108026188 ""}  } { { "projeto1/synthesis/projeto1.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/projeto1.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 6004 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537108026188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1537108026188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 2777 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1537108026188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "projeto1_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node projeto1_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/projeto1_nios2_qsys_0.v" 3740 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { projeto1_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 2081 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1537108026188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "projeto1_nios2_qsys_0:nios2_qsys_0\|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci\|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { projeto1_nios2_qsys_0:nios2_qsys_0|projeto1_nios2_qsys_0_nios2_oci:the_projeto1_nios2_qsys_0_nios2_oci|projeto1_nios2_qsys_0_nios2_oci_debug:the_projeto1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 1234 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1537108026188 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1537108026188 ""}  } { { "projeto1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/Projeto_1/projeto1/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1537108026188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1537108045033 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537108045452 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1537108045457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537108045470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1537108045483 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1537108046084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1537108046086 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1537108046099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1537108046336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1537108046361 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1537108046361 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 4 5 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 4 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1537108046998 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1537108046998 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1537108046998 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 25 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 31 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1537108047002 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1537108047002 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1537108047002 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:48 " "Fitter preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537108048509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1537108076453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537108081274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1537108082400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1537108086416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537108086416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1537108089820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/altera/13.1/Projeto_1/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1537108094530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1537108094530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537108095517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1537108095519 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1537108095519 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1537108095519 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1537108096773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537108097460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537108101632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1537108101715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1537108104480 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1537108108027 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Projeto_1/output_files/Projeto_1.fit.smsg " "Generated suppressed messages file C:/altera/13.1/Projeto_1/output_files/Projeto_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1537108120981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537108133700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:28:53 2018 " "Processing ended: Sun Sep 16 11:28:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537108133700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537108133700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537108133700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1537108133700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1537108164151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537108164152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:29:23 2018 " "Processing started: Sun Sep 16 11:29:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537108164152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1537108164152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1537108164152 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1537108196121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1537108196482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537108202920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:30:02 2018 " "Processing ended: Sun Sep 16 11:30:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537108202920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537108202920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537108202920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1537108202920 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1537108207104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1537108218542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537108218543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:30:15 2018 " "Processing started: Sun Sep 16 11:30:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537108218543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537108218543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto_1 -c Projeto_1 " "Command: quartus_sta Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537108218543 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1537108219012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1537108220423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537108220423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537108220554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1537108220554 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108224290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1537108224290 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108224290 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1537108224290 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1537108224290 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1537108224290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto_1.sdc " "Synopsys Design Constraints File file not found: 'Projeto_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1537108224300 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1537108224305 "|projeto1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108227072 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108227072 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1537108227072 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1537108227280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1537108228194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.960 " "Worst-case setup slack is 46.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.960               0.000 altera_reserved_tck  " "   46.960               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108229500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108229723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.559 " "Worst-case recovery slack is 48.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.559               0.000 altera_reserved_tck  " "   48.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108229780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.090 " "Worst-case removal slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 altera_reserved_tck  " "    1.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108229804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108229842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108229842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.079 ns " "Worst Case Available Settling Time: 197.079 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108241141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1537108244127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1537108245607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1537108258761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1537108260208 "|projeto1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108260213 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108260213 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1537108260213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.368 " "Worst-case setup slack is 47.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.368               0.000 altera_reserved_tck  " "   47.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108260269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108260599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108260599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.776 " "Worst-case recovery slack is 48.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.776               0.000 altera_reserved_tck  " "   48.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108261313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.994 " "Worst-case removal slack is 0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 altera_reserved_tck  " "    0.994               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108261360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.581 " "Worst-case minimum pulse width slack is 49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 altera_reserved_tck  " "   49.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108261397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108261397 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.387 ns " "Worst Case Available Settling Time: 197.387 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108264002 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1537108264188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1537108266859 "|projeto1|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108266871 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1537108266871 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1537108266871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.496 " "Worst-case setup slack is 48.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108267058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108267058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.496               0.000 altera_reserved_tck  " "   48.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108267058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108267058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108268666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108268666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108268666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108268666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.386 " "Worst-case recovery slack is 49.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108269787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108269787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386               0.000 altera_reserved_tck  " "   49.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108269787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108269787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 altera_reserved_tck  " "    0.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108271201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.483 " "Worst-case minimum pulse width slack is 49.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483               0.000 altera_reserved_tck  " "   49.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1537108271479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1537108271479 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.405 ns " "Worst Case Available Settling Time: 198.405 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1537108273195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1537108279960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1537108279962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537108306762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:31:46 2018 " "Processing ended: Sun Sep 16 11:31:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537108306762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537108306762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537108306762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537108306762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537108348079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537108348423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 16 11:32:27 2018 " "Processing started: Sun Sep 16 11:32:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537108348423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537108348423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537108348423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_6_1200mv_85c_slow.vho C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_6_1200mv_85c_slow.vho in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108352268 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_6_1200mv_0c_slow.vho C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_6_1200mv_0c_slow.vho in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108354154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_min_1200mv_0c_fast.vho C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_min_1200mv_0c_fast.vho in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108354912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1.vho C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1.vho in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108356018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_6_1200mv_85c_vhd_slow.sdo C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108357356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_6_1200mv_0c_vhd_slow.sdo C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108357973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_min_1200mv_0c_vhd_fast.sdo C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108358464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto_1_vhd.sdo C:/altera/13.1/Projeto_1/simulation/modelsim/ simulation " "Generated file Projeto_1_vhd.sdo in folder \"C:/altera/13.1/Projeto_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1537108358946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537108361177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 16 11:32:41 2018 " "Processing ended: Sun Sep 16 11:32:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537108361177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537108361177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537108361177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537108361177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537108362248 ""}
