Warning (10268): Verilog HDL information at Switchled.v(40): always construct contains both blocking and non-blocking assignments File: D:/Eyantra/de10_Program/LEDANDSWITCH/Switchled.v Line: 40
Warning (10268): Verilog HDL information at Switchled.v(52): always construct contains both blocking and non-blocking assignments File: D:/Eyantra/de10_Program/LEDANDSWITCH/Switchled.v Line: 52
