                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _divslong
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divslong_PARM_2
                             24 	.globl __divslong_PARM_1
                             25 	.globl __divslong
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
   0000                      30 __divslong_sloc0_1_0:
   0000                      31 	.ds 1
   0001                      32 __divslong_sloc1_1_0:
   0001                      33 	.ds 4
   0005                      34 __divslong_sloc2_1_0:
   0005                      35 	.ds 1
   0006                      36 __divslong_sloc3_1_0:
   0006                      37 	.ds 4
                             38 ;--------------------------------------------------------
                             39 ; overlayable items in ram
                             40 ;--------------------------------------------------------
                             41 ;--------------------------------------------------------
                             42 ; absolute ram data
                             43 ;--------------------------------------------------------
                             44 	.area IABS    (ABS)
                             45 	.area IABS    (ABS)
                             46 ;--------------------------------------------------------
                             47 ; absolute external ram data
                             48 ;--------------------------------------------------------
                             49 	.area XABS    (ABS)
                             50 ;--------------------------------------------------------
                             51 ; initialized external ram data
                             52 ;--------------------------------------------------------
                             53 	.area XISEG
                             54 ;--------------------------------------------------------
                             55 ; extended address mode data
                             56 ;--------------------------------------------------------
                             57 	.area XSEG
   0000                      58 __divslong_PARM_1:
   0000                      59 	.ds 4
   0004                      60 __divslong_PARM_2:
   0004                      61 	.ds 4
                             62 ;--------------------------------------------------------
                             63 ; global & static initialisations
                             64 ;--------------------------------------------------------
                             65 	.area HOME    (CODE)
                             66 	.area GSINIT  (CODE)
                             67 	.area GSFINAL (CODE)
                             68 	.area GSINIT  (CODE)
                             69 ;--------------------------------------------------------
                             70 ; Home
                             71 ;--------------------------------------------------------
                             72 	.area HOME    (CODE)
                             73 	.area HOME    (CODE)
                             74 ;--------------------------------------------------------
                             75 ; code
                             76 ;--------------------------------------------------------
                             77 	.area CSEG    (CODE)
                             78 ;------------------------------------------------------------
                             79 ;Allocation info for local variables in function '_divslong'
                             80 ;------------------------------------------------------------
                             81 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                             82 ;sloc1                     Allocated with name '__divslong_sloc1_1_0'
                             83 ;sloc2                     Allocated with name '__divslong_sloc2_1_0'
                             84 ;sloc3                     Allocated with name '__divslong_sloc3_1_0'
                             85 ;x                         Allocated with name '__divslong_PARM_1'
                             86 ;y                         Allocated with name '__divslong_PARM_2'
                             87 ;r                         Allocated with name '__divslong_r_65536_2'
                             88 ;------------------------------------------------------------
                             89 ;../_divslong.c:265: _divslong (long x, long y) __SDCC_NONBANKED
                             90 ;	-----------------------------------------
                             91 ;	 function _divslong
                             92 ;	-----------------------------------------
                             93 ;	Register assignment is optimal.
                             94 ;	Stack space usage: 0 bytes.
   0000                      95 __divslong:
                             96 ;../_divslong.c:269: r = (unsigned long)(x < 0 ? -x : x) / (unsigned long)(y < 0 ? -y : y);
   0000 C6r00r00      [ 4]   97 	lda	__divslong_PARM_1
   0003 A0 00         [ 2]   98 	sub	#0x00
   0005 91 03         [ 3]   99 	blt	00125$
   0007 4F            [ 1]  100 	clra
   0008 20 02         [ 3]  101 	bra	00126$
   000A                     102 00125$:
   000A A6 01         [ 2]  103 	lda	#0x01
   000C                     104 00126$:
   000C B7*00         [ 3]  105 	sta	*__divslong_sloc0_1_0
   000E 3D*00         [ 4]  106 	tst	*__divslong_sloc0_1_0
   0010 27 1A         [ 3]  107 	beq	00106$
   0012 4F            [ 1]  108 	clra
   0013 C0r00r03      [ 4]  109 	sub	(__divslong_PARM_1 + 3)
   0016 B7*04         [ 3]  110 	sta	*(__divslong_sloc1_1_0 + 3)
   0018 4F            [ 1]  111 	clra
   0019 C2r00r02      [ 4]  112 	sbc	(__divslong_PARM_1 + 2)
   001C B7*03         [ 3]  113 	sta	*(__divslong_sloc1_1_0 + 2)
   001E 4F            [ 1]  114 	clra
   001F C2r00r01      [ 4]  115 	sbc	(__divslong_PARM_1 + 1)
   0022 B7*02         [ 3]  116 	sta	*(__divslong_sloc1_1_0 + 1)
   0024 4F            [ 1]  117 	clra
   0025 C2r00r00      [ 4]  118 	sbc	__divslong_PARM_1
   0028 B7*01         [ 3]  119 	sta	*__divslong_sloc1_1_0
   002A 20 0A         [ 3]  120 	bra	00107$
   002C                     121 00106$:
   002C 32r00r00      [ 5]  122 	ldhx	__divslong_PARM_1
   002F 35*01         [ 4]  123 	sthx	*__divslong_sloc1_1_0
   0031 32r00r02      [ 5]  124 	ldhx	(__divslong_PARM_1 + 2)
   0034 35*03         [ 4]  125 	sthx	*(__divslong_sloc1_1_0 + 2)
   0036                     126 00107$:
   0036 C6r00r04      [ 4]  127 	lda	__divslong_PARM_2
   0039 A0 00         [ 2]  128 	sub	#0x00
   003B 91 03         [ 3]  129 	blt	00128$
   003D 4F            [ 1]  130 	clra
   003E 20 02         [ 3]  131 	bra	00129$
   0040                     132 00128$:
   0040 A6 01         [ 2]  133 	lda	#0x01
   0042                     134 00129$:
   0042 B7*05         [ 3]  135 	sta	*__divslong_sloc2_1_0
   0044 3D*05         [ 4]  136 	tst	*__divslong_sloc2_1_0
   0046 27 1A         [ 3]  137 	beq	00108$
   0048 4F            [ 1]  138 	clra
   0049 C0r00r07      [ 4]  139 	sub	(__divslong_PARM_2 + 3)
   004C B7*09         [ 3]  140 	sta	*(__divslong_sloc3_1_0 + 3)
   004E 4F            [ 1]  141 	clra
   004F C2r00r06      [ 4]  142 	sbc	(__divslong_PARM_2 + 2)
   0052 B7*08         [ 3]  143 	sta	*(__divslong_sloc3_1_0 + 2)
   0054 4F            [ 1]  144 	clra
   0055 C2r00r05      [ 4]  145 	sbc	(__divslong_PARM_2 + 1)
   0058 B7*07         [ 3]  146 	sta	*(__divslong_sloc3_1_0 + 1)
   005A 4F            [ 1]  147 	clra
   005B C2r00r04      [ 4]  148 	sbc	__divslong_PARM_2
   005E B7*06         [ 3]  149 	sta	*__divslong_sloc3_1_0
   0060 20 0A         [ 3]  150 	bra	00109$
   0062                     151 00108$:
   0062 32r00r04      [ 5]  152 	ldhx	__divslong_PARM_2
   0065 35*06         [ 4]  153 	sthx	*__divslong_sloc3_1_0
   0067 32r00r06      [ 5]  154 	ldhx	(__divslong_PARM_2 + 2)
   006A 35*08         [ 4]  155 	sthx	*(__divslong_sloc3_1_0 + 2)
   006C                     156 00109$:
   006C B6*09         [ 3]  157 	lda	*(__divslong_sloc3_1_0 + 3)
   006E C7r00r03      [ 4]  158 	sta	(__divulong_PARM_2 + 3)
   0071 B6*08         [ 3]  159 	lda	*(__divslong_sloc3_1_0 + 2)
   0073 C7r00r02      [ 4]  160 	sta	(__divulong_PARM_2 + 2)
   0076 B6*07         [ 3]  161 	lda	*(__divslong_sloc3_1_0 + 1)
   0078 C7r00r01      [ 4]  162 	sta	(__divulong_PARM_2 + 1)
   007B B6*06         [ 3]  163 	lda	*__divslong_sloc3_1_0
   007D C7r00r00      [ 4]  164 	sta	__divulong_PARM_2
   0080 B6*01         [ 3]  165 	lda	*__divslong_sloc1_1_0
   0082 C7r00r00      [ 4]  166 	sta	__divulong_PARM_1
   0085 B6*02         [ 3]  167 	lda	*(__divslong_sloc1_1_0 + 1)
   0087 C7r00r01      [ 4]  168 	sta	(__divulong_PARM_1 + 1)
   008A B6*03         [ 3]  169 	lda	*(__divslong_sloc1_1_0 + 2)
   008C C7r00r02      [ 4]  170 	sta	(__divulong_PARM_1 + 2)
   008F B6*04         [ 3]  171 	lda	*(__divslong_sloc1_1_0 + 3)
   0091 C7r00r03      [ 4]  172 	sta	(__divulong_PARM_1 + 3)
                            173 ;../_divslong.c:270: if ((x < 0) ^ (y < 0))
   0094 CDr00r00      [ 6]  174 	jsr	__divulong
   0097 B7*09         [ 3]  175 	sta	*(__divslong_sloc3_1_0 + 3)
   0099 BF*08         [ 3]  176 	stx	*(__divslong_sloc3_1_0 + 2)
   009B 4E*00*07      [ 6]  177 	mov	*___SDCC_hc08_ret2,*(__divslong_sloc3_1_0 + 1)
   009E 4E*00*06      [ 6]  178 	mov	*___SDCC_hc08_ret3,*__divslong_sloc3_1_0
   00A1 B6*00         [ 3]  179 	lda	*__divslong_sloc0_1_0
   00A3 B8*05         [ 3]  180 	eor	*__divslong_sloc2_1_0
   00A5 27 1F         [ 3]  181 	beq	00102$
                            182 ;../_divslong.c:271: return -r;
   00A7 4F            [ 1]  183 	clra
   00A8 B0*09         [ 3]  184 	sub	*(__divslong_sloc3_1_0 + 3)
   00AA B7*04         [ 3]  185 	sta	*(__divslong_sloc1_1_0 + 3)
   00AC 4F            [ 1]  186 	clra
   00AD B2*08         [ 3]  187 	sbc	*(__divslong_sloc3_1_0 + 2)
   00AF B7*03         [ 3]  188 	sta	*(__divslong_sloc1_1_0 + 2)
   00B1 4F            [ 1]  189 	clra
   00B2 B2*07         [ 3]  190 	sbc	*(__divslong_sloc3_1_0 + 1)
   00B4 B7*02         [ 3]  191 	sta	*(__divslong_sloc1_1_0 + 1)
   00B6 4F            [ 1]  192 	clra
   00B7 B2*06         [ 3]  193 	sbc	*__divslong_sloc3_1_0
   00B9 B7*01         [ 3]  194 	sta	*__divslong_sloc1_1_0
   00BB 4E*01*00      [ 6]  195 	mov	*__divslong_sloc1_1_0,*___SDCC_hc08_ret3
   00BE 4E*02*00      [ 6]  196 	mov	*(__divslong_sloc1_1_0 + 1),*___SDCC_hc08_ret2
   00C1 BE*03         [ 3]  197 	ldx	*(__divslong_sloc1_1_0 + 2)
   00C3 B6*04         [ 3]  198 	lda	*(__divslong_sloc1_1_0 + 3)
   00C5 81            [ 6]  199 	rts
   00C6                     200 00102$:
                            201 ;../_divslong.c:273: return r;
   00C6 4E*06*00      [ 6]  202 	mov	*__divslong_sloc3_1_0,*___SDCC_hc08_ret3
   00C9 4E*07*00      [ 6]  203 	mov	*(__divslong_sloc3_1_0 + 1),*___SDCC_hc08_ret2
   00CC BE*08         [ 3]  204 	ldx	*(__divslong_sloc3_1_0 + 2)
   00CE B6*09         [ 3]  205 	lda	*(__divslong_sloc3_1_0 + 3)
                            206 ;../_divslong.c:274: }
   00D0 81            [ 6]  207 	rts
                            208 	.area CSEG    (CODE)
                            209 	.area CONST   (CODE)
                            210 	.area XINIT   (CODE)
                            211 	.area CABS    (ABS,CODE)
