homepage: ''
changelog-type: markdown
hash: 27902e1e3f4d45455ba19d3cfbc971a32929dca2716985f9a6fa2145d8a45d92
test-bench-deps: {}
maintainer: dopamane <standard.semiconductor@gmail.com>
synopsis: RISC-V Core
changelog: |
  # Revision history for lion

  ## 0.1.0.0 -- 2021-02-28

  * First version.
  * RV32I (no FENCE, ECALL, EBREAK)
basic-deps:
  clash-prelude: '>=1.2.5 && <1.4'
  Cabal: -any
  base: '>=4.13 && <4.15'
  ghc-typelits-knownnat: -any
  ghc-typelits-natnormalise: -any
  ghc-typelits-extra: -any
  lens: -any
  generic-monoid: '>=0.1 && <0.2'
  mtl: -any
  ice40-prim: '>=0.1 && <0.2'
all-versions:
- 0.1.0.0
author: dopamane <standard.semiconductor@gmail.com>
latest: 0.1.0.0
description-type: markdown
description: "# Where Lions Roam: RISC-V on the VELDT\n\n[![Haskell CI](https://github.com/standardsemiconductor/lion/actions/workflows/haskell.yml/badge.svg?branch=main)](https://github.com/standardsemiconductor/lion/actions/workflows/haskell.yml)\n[![Hackage][hackage-badge]][hackage]\n[![Hackage
  Dependencies][hackage-deps-badge]][hackage-deps]\n\nLion is a formally verified,
  5-stage pipeline [RISC-V](https://riscv.org) core. Lion targets the [VELDT FPGA
  development board](https://standardsemiconductor.com) and is written in Haskell
  using [Clash](https://clash-lang.org).\n\nThis repository contains three parts:\n
  \ 1. The Lion library: a pipelined RISC-V core.\n  2. [lion-formal](https://github.com/standardsemiconductor/lion/tree/main/lion-formal):
  formally verify the core using [riscv-formal](https://github.com/standardsemiconductor/riscv-formal/tree/lion).\n
  \ 3. [lion-soc](https://github.com/standardsemiconductor/lion/tree/main/lion-soc):
  a System-on-Chip demonstrating usage of the Lion core on the VELDT.\n\n## Lion library\n###
  Usage:\n1. Add `lion` to build depends section of Cabal file\n2. import module in
  source files `import Lion.Core`\n\nWhen connecting the `core` to memory and peripherals,
  ensure single cycle latency.\n\n## Features\n### Current Support\nArchitecture:
  RV32I (no FENCE, ECALL, EBREAK) -- Default configuration\n\n### Future Support \n**All
  features will be added in a configurable manner extending the default configuration
  noted above**\n* Zicsr, Control and Status Register (CSR) Instructions\n* CSR registers\n*
  RV32IM\n* Hard IP ALU\n\n[hackage]:            <https://hackage.haskell.org/package/lion>\n[hackage-badge]:
  \     <https://img.shields.io/hackage/v/lion.svg?color=success>\n[hackage-deps-badge]:
  <https://img.shields.io/hackage-deps/v/lion.svg>\n[hackage-deps]:       <http://packdeps.haskellers.com/feed?needle=lion>"
license-name: BSD-3-Clause
