[
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "OSCI TLM-2.0 Language Reference Manual"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org/downloads/standards/."
    ]
  },
  {
    "author": [
      {
        "given": "Configuration"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Control & Inspection Working Group (CCIWG"
    ],
    "type": null,
    "url": [
      "http://www.systemc.org/"
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Synopsys Virtual Platforms"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/Tools/SLD/VirtualPrototyping."
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "The SPIRIT Consortium IP-XACT Releases"
    ],
    "type": null,
    "url": [
      "http://www.spiritconsortium.org/tech/docs."
    ]
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "CppUnit C++ Unit Testing Framework"
    ],
    "type": null,
    "url": [
      "http://sourceforge.net/apps/mediawiki/cppunit/"
    ]
  },
  {
    "citation-number": [
      "6."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Synopsys Verification"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/Tools/Verification."
    ]
  },
  {
    "citation-number": [
      "7."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Verification Methodology Manual for SystemVerilog"
    ],
    "type": null,
    "url": [
      "http://vmm-sv.org/."
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Synopsys FPGA Implementation, http://www.synopsys.com/Tools/Implementation/ FPGAImplementation"
    ],
    "type": null
  },
  {
    "citation-number": [
      "9."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Standard Co-Emulation Modeling Interface (SCE-MI) Reference Manual, Version 2.0"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "Accessed 13 Feb"
    ],
    "title": [
      "Synopsys DesignWare Interface and Standards IP"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/IP/InterfaceIP."
    ]
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "P."
      },
      {
        "family": "Christensson",
        "given": "M."
      },
      {
        "family": "Eskilson",
        "given": "J."
      },
      {
        "family": "Forsgren",
        "given": "D."
      },
      {
        "family": "Hallberg",
        "given": "G."
      },
      {
        "family": "Hogberg",
        "given": "J."
      },
      {
        "family": "Larsson",
        "given": "F."
      },
      {
        "family": "Moestedt",
        "given": "A."
      },
      {
        "given": "Werner"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58"
    ],
    "title": [
      "B.: Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Multicore",
        "given": "Embedded"
      },
      {
        "family": "Introduction",
        "given": "An"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Freescale Semiconductor"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "Tech. Rep. SMLI TR-2006-159,"
    ],
    "publisher": [
      "Sun Labs"
    ],
    "title": [
      "Introspection of a java virtual machine under simulation"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Engblom",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "publisher": [
      "Virtutech Whitepaper"
    ],
    "title": [
      "System architecture specification and exploration using a full-system simulator"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rosenblum",
        "given": "M."
      },
      {
        "family": "Varadarajan",
        "given": "M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Technical Report CSL-TR-94-631,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Simos: A fast operating system simulation environment"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Alameldeen",
        "given": "A."
      },
      {
        "given": "Wood"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Micro, IEEE"
    ],
    "date": [
      "2006"
    ],
    "doi": [
      "10.1109/MM.2006.73."
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "8–17"
    ],
    "title": [
      "D.: Ipc considered harmful for multiprocessor workloads"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Engblom",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2008"
    ],
    "publisher": [
      "SCDSource"
    ],
    "title": [
      "Why virtual platforms need cycle-accurate models"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Shafi",
        "given": "H."
      },
      {
        "family": "Bohrer",
        "given": "P.J."
      },
      {
        "family": "Phelan",
        "given": "J."
      },
      {
        "family": "Rusu",
        "given": "C.A."
      },
      {
        "given": "Peterson"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "641–651"
    ],
    "title": [
      "J.L.: Design and validation of a performance and power simulator for powerpc systems"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Albertsson",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS"
    ],
    "date": [
      "September 11–14 (2006"
    ],
    "location": [
      "Monterrey, California, USA"
    ],
    "title": [
      "Holistic debugging – enabling instruction set simulation for software quality assurance"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Stetter",
        "given": "M."
      },
      {
        "family": "Buttlar",
        "given": "J.",
        "particle": "von"
      },
      {
        "family": "Chan",
        "given": "P.T."
      },
      {
        "family": "Decker",
        "given": "D."
      },
      {
        "family": "Elfering",
        "given": "H."
      },
      {
        "family": "Giquindo",
        "given": "P.M."
      },
      {
        "family": "Hess",
        "given": "T."
      },
      {
        "family": "Koerner",
        "given": "S."
      },
      {
        "family": "Kohler",
        "given": "A."
      },
      {
        "family": "Lindner",
        "given": "H."
      },
      {
        "family": "Petri",
        "given": "K."
      },
      {
        "family": "Zee",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "583–594"
    ],
    "title": [
      "IBM eserver z990 improvements in firmware simulation"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Aynsley",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Open SystemC Initiative (OSCI"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "OSCI TLM-2.0 Language Reference Manual"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Engblom",
        "given": "J."
      },
      {
        "family": "Monton",
        "given": "M."
      },
      {
        "family": "Burton",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Forum on Specification and Design Languages (FDL"
    ],
    "date": [
      "September 22–24 (2009"
    ],
    "location": [
      "France"
    ],
    "title": [
      "Checkpoint and restore for systemc models"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Petras",
        "given": "D."
      },
      {
        "given": "Philipp"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "International Symposium on System-on-Chip (SoC"
    ],
    "date": [
      "October 5–7 (2009"
    ],
    "location": [
      "Tampere, Finland"
    ],
    "pages": [
      "161–167,"
    ],
    "title": [
      "T.: A checkpoint/restore framework for systemc-based virtual platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koerner",
        "given": "S."
      },
      {
        "family": "Kohler",
        "given": "A."
      },
      {
        "family": "Babinsky",
        "given": "J."
      },
      {
        "family": "Pape",
        "given": "H."
      },
      {
        "family": "Eickhoff",
        "given": "F."
      },
      {
        "family": "Kriese",
        "given": "S."
      },
      {
        "family": "Elfering",
        "given": "H."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IBM J Res Dev"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Ibm system z10 firmware simulation"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Fuchi",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "H."
      },
      {
        "family": "Manago",
        "given": "Y."
      },
      {
        "given": "Yuba"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "SOSP ’69: Proceedings of the Second Symposium on Operating Systems Principles"
    ],
    "date": [
      "October 20–22",
      "1969"
    ],
    "location": [
      "Princeton, NJ, USA"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "T.: A program simulator by partial interpretation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cornet",
        "given": "J."
      },
      {
        "family": "Maraninchi",
        "given": "F."
      },
      {
        "family": "Maillet-Contoz",
        "given": "L."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "DATE ’08: Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "München, Germany, March"
    ],
    "note": [
      "DOI"
    ],
    "pages": [
      "9–14"
    ],
    "title": [
      "A method for the efficient development of timed and untimed transaction-level models of systems-on-chip"
    ],
    "type": "paper-conference",
    "url": [
      "http://doi.acm.org/10.1145/1403375.1403381."
    ],
    "volume": [
      "10–14"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "March"
    ],
    "title": [
      "AFCOM’s Data Center Institute, Five Bold Predictions for the Data Center Industry that will Change Your Future"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Argollo",
        "given": "E."
      },
      {
        "family": "Falcón",
        "given": "A."
      },
      {
        "family": "Faraboschi",
        "given": "P."
      },
      {
        "family": "Monchiero",
        "given": "M."
      },
      {
        "family": "Ortega",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "SIGOPS Oper Syst Rev"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "52–61,"
    ],
    "title": [
      "COTSon: Infrastructure for full system simulation"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Asanovic",
        "given": "K."
      },
      {
        "family": "Bodik",
        "given": "R."
      },
      {
        "family": "Christopher Catanzaro",
        "given": "B."
      },
      {
        "family": "Gebis",
        "given": "J.J."
      },
      {
        "family": "Husbands",
        "given": "P."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Plishker",
        "given": "W.L."
      },
      {
        "family": "Shalf",
        "given": "J."
      },
      {
        "family": "Williams",
        "given": "S.W."
      },
      {
        "family": "Yelick",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Technical Report UCB/EECS-2006-183, EECS Department"
    ],
    "date": [
      "2006-12"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "The landscape of parallel computing research: A view from Berkeley"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bedicheck",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Hot Chips"
    ],
    "date": [
      "2004-08"
    ],
    "title": [
      "SimNow: Fast platform simulation purely in software"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Bellard",
        "given": "F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "USENIX 2005 Annual Technical Conference, FREENIX Track"
    ],
    "date": [
      "2005-04"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "pages": [
      "41–46,"
    ],
    "title": [
      "QEMU, a fast and portable dynamic translator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Box",
        "given": "G."
      },
      {
        "family": "Jenkins",
        "given": "G.M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1994"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Reinsel, G.C.: Time Series Analysis: Forecasting and Control"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bucy",
        "given": "J.S."
      },
      {
        "family": "Schindler",
        "given": "J."
      },
      {
        "family": "Schlosser",
        "given": "S.W."
      },
      {
        "family": "Ganger",
        "given": "G.R."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2008-05"
    ],
    "genre": [
      "Technical Report CMU-PDL-08-101,"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "Carnegie Mellon University Parallel Data Lab"
    ],
    "title": [
      "Contributors.: The Disksim simulation environment version 4.0 reference manual"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Falcón",
        "given": "A."
      },
      {
        "family": "Faraboschi",
        "given": "P."
      },
      {
        "family": "Ortega",
        "given": "D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS"
    ],
    "date": [
      "April 25–27, (2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Combining simulation and virtualization through dynamic sampling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Falcón",
        "given": "A."
      },
      {
        "family": "Faraboschi",
        "given": "P."
      },
      {
        "family": "Ortega",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS"
    ],
    "date": [
      "April 20–22, (2008"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "An adaptive synchronization technique for parallel simulation of networked clusters"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karkhanis",
        "given": "T.S."
      },
      {
        "given": "Smith"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the 31st Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "June 19–23, (2004"
    ],
    "location": [
      "München, Germany"
    ],
    "title": [
      "J.E.: A first-order superscalar processor model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luk",
        "given": "C.-K."
      },
      {
        "family": "Cohn",
        "given": "R."
      },
      {
        "family": "Muth",
        "given": "R."
      },
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Klauser",
        "given": "A."
      },
      {
        "family": "Lowney",
        "given": "G."
      },
      {
        "family": "Wallace",
        "given": "S."
      },
      {
        "family": "Reddi",
        "given": "V.J."
      },
      {
        "family": "Hazelwood",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the ACM Conference on Programming Language Design and Implementation (PLDI"
    ],
    "date": [
      "June",
      "2005"
    ],
    "location": [
      "Chicago, IL"
    ],
    "title": [
      "Pin: Building customized program analysis tools with dynamic instrumentation"
    ],
    "type": "paper-conference",
    "volume": [
      "12–15"
    ]
  },
  {
    "citation-number": [
      "12."
    ],
    "container-title": [
      "SIGMETRICS ’02: Proceedings of the 2002 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems"
    ],
    "date": [
      "June",
      "2002"
    ],
    "location": [
      "Mauer, C.J., Hill, M.D., Wood, D.A",
      "Marina Del Rey, CA"
    ],
    "title": [
      "Full-system timing-first simulation"
    ],
    "type": "paper-conference",
    "volume": [
      "15–19"
    ]
  },
  {
    "author": [
      {
        "family": "Ould-Ahmed-Vall",
        "given": "E."
      },
      {
        "family": "Woodlee",
        "given": "J."
      },
      {
        "family": "Yount",
        "given": "C."
      },
      {
        "family": "Doshi",
        "given": "K.A."
      },
      {
        "family": "Abraham",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS"
    ],
    "date": [
      "April 25–27, (2007"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Using model trees for computer architecture performance analysis of software applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "March",
        "given": "Pricewatchcom",
        "particle": "data"
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2009"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Rosenblum",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Hot Chips 11"
    ],
    "date": [
      "1999-08"
    ],
    "title": [
      "VMware’s virtual platform: A virtual machine monitor for commodity PCs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rosenblum",
        "given": "M."
      },
      {
        "family": "Herrod",
        "given": "S.A."
      },
      {
        "family": "Witchel",
        "given": "E."
      },
      {
        "given": "Gupta"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Parallel Distrib Technol"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "34–43,"
    ],
    "title": [
      "A.: Complete computer system simulation: The SimOS approach"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Eustace",
        "given": "A."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the ACM Conference on Programming Language Design and Implementation (PLDI"
    ],
    "date": [
      "June 20–24, (1994"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "ATOM—a system for building customized program analysis tools"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yi",
        "given": "J.J."
      },
      {
        "family": "Kodakara",
        "given": "S.V."
      },
      {
        "family": "Sendag",
        "given": "R."
      },
      {
        "family": "Lilja",
        "given": "D.J."
      },
      {
        "given": "Hawkins"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 11th International Conference on High Performance Computer Architecture"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco, CA, February"
    ],
    "pages": [
      "266–277,",
      "12–16,"
    ],
    "title": [
      "D.M.: Characterizing and comparing prevailing simulation techniques"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "title": [
      "Advanced Micro Devices, Inc.: AMD SimNowTM simulator"
    ],
    "type": null,
    "url": [
      "http://developer.amd.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Binkert",
        "given": "N.L."
      },
      {
        "family": "Dreslinski",
        "given": "R.G."
      },
      {
        "family": "Hsu",
        "given": "L.R."
      },
      {
        "family": "Lim",
        "given": "K.T."
      },
      {
        "family": "Saidi",
        "given": "A.G."
      },
      {
        "given": "Reinhardt"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "52–60"
    ],
    "title": [
      "S.K.: The M5 simulator: Modeling networked systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Ahuja",
        "given": "P."
      },
      {
        "family": "Borch",
        "given": "E."
      },
      {
        "family": "Klauser",
        "given": "A."
      },
      {
        "family": "Luk",
        "given": "C.K."
      },
      {
        "family": "Manne",
        "given": "S."
      },
      {
        "family": "Mukherjee",
        "given": "S.S."
      },
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Wallace",
        "given": "S."
      },
      {
        "family": "Binkert",
        "given": "N."
      },
      {
        "family": "Espasa",
        "given": "R."
      },
      {
        "family": "Juan",
        "given": "T."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Comp"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "68–76"
    ],
    "title": [
      "Asim: A performance model framework"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Kongetira",
        "given": "P."
      },
      {
        "family": "Aingaran",
        "given": "K."
      },
      {
        "family": "Olukotun",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "21–29"
    ],
    "title": [
      "Niagara: A 32-way multithreaded SPARC processor"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "M.M.K."
      },
      {
        "family": "Sorin",
        "given": "D.J."
      },
      {
        "family": "Beckmann",
        "given": "B.M."
      },
      {
        "family": "Marty",
        "given": "M.R."
      },
      {
        "family": "Xu",
        "given": "M."
      },
      {
        "family": "Alameldeen",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "SIGARCH Comput Archit News"
    ],
    "date": [
      "2005"
    ],
    "doi": [
      "10.1145/1105734.1105747"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "Moore, K.E., Hill, M.D., Wood, D.A"
    ],
    "note": [
      "DOI"
    ],
    "pages": [
      "92–99"
    ],
    "title": [
      "Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset"
    ],
    "type": "article-journal",
    "url": [
      "http://"
    ],
    "volume": [
      "33"
    ]
  },
  {
    "citation-number": [
      "6."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Open SystemC Initiative: OSCI TLM-2.0 Language Reference Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Saidi",
        "given": "A.G."
      },
      {
        "family": "Binkert",
        "given": "N.L."
      },
      {
        "family": "Hsu",
        "given": "L.R."
      },
      {
        "family": "Reinhardt",
        "given": "S.K."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 2005 Workshop on Interaction between Operating System and Computer Architecture (IOSCA"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "33–38"
    ],
    "title": [
      "Performance validation of networkintensive workloads on a full-system simulator"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "The SPARC Architecture Manual (Version 9"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "family": "Weaver",
        "given": "D.L."
      },
      {
        "family": "Germond",
        "given": "T."
      }
    ],
    "publisher": [
      "PTR Prentice Hall"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "A.R.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "ARM"
    ],
    "title": [
      "Soc designer with maxsim technology, information available at www.arm/com/ products/devtools/maxsim.html"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Austin",
        "given": "T."
      },
      {
        "family": "Larson",
        "given": "E."
      },
      {
        "family": "Ernst",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "59–67,"
    ],
    "title": [
      "Simplescalar: An infrastructure for computer system modeling"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Baer",
        "given": "J.-L."
      },
      {
        "family": "Chen",
        "given": "T.-F."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 1991 ACM International Conference on Supercomputing"
    ],
    "date": [
      "1991",
      "1991"
    ],
    "note": [
      "Cologne, West Germany, June 17–21,"
    ],
    "pages": [
      "176–186,"
    ],
    "title": [
      "An effective on-chip preloading scheme to reduce data access penalty"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1997-06"
    ],
    "genre": [
      "Technical Report CS-TR-97-1342,"
    ],
    "publisher": [
      "Department of Computer Sciences, University of Wisconsin"
    ],
    "title": [
      "The simplescalar tool set, version 2.0"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Coe",
        "given": "P."
      },
      {
        "family": "Howell",
        "given": "F.W."
      },
      {
        "family": "Ibbett",
        "given": "R."
      },
      {
        "given": "Williams"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ACM Trans Model Comput Simul"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "431–446,"
    ],
    "title": [
      "L.: A hierarchical computer architecture design and simulation environment"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Cooksey",
        "given": "R."
      },
      {
        "family": "Jourdan",
        "given": "S."
      },
      {
        "family": "Grunwald",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X"
    ],
    "date": [
      "2002-10"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "279–290,"
    ],
    "title": [
      "A stateless, content-directed data prefetching mechanism"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cooper",
        "given": "K."
      },
      {
        "family": "Subramanian",
        "given": "D."
      },
      {
        "family": "Torczon",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "J Supercomput"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "7–22,"
    ],
    "title": [
      "Adaptive optimizing compilers for the 21st century"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J."
      },
      {
        "family": "Goel",
        "given": "M."
      },
      {
        "family": "Hylands",
        "given": "C."
      },
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Liu",
        "given": "X."
      },
      {
        "family": "Muliadi",
        "given": "L."
      },
      {
        "family": "Neuerdorffer",
        "given": "S."
      },
      {
        "family": "Reekie",
        "given": "J."
      },
      {
        "family": "Smyth",
        "given": "N."
      },
      {
        "family": "Tsay",
        "given": "J."
      },
      {
        "family": "Xiong",
        "given": "Y."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Technical Report UCB/ERL"
    ],
    "issue": [
      "M99/37"
    ],
    "publisher": [
      "EECS, University of California at Berkeley"
    ],
    "title": [
      "Overview of the Ptolemy project"
    ],
    "type": "report",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Desmet",
        "given": "V."
      },
      {
        "family": "Girbal",
        "given": "S."
      },
      {
        "family": "Temam",
        "given": "O."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "2010 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE Computer Society, 9"
    ],
    "date": [
      "2010"
    ],
    "location": [
      "White Plains, NY, March"
    ],
    "pages": [
      "28–30,"
    ],
    "title": [
      "A methodology for facilitating a fair comparison of architecture research ideas"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Ahuja",
        "given": "P."
      },
      {
        "family": "Borch",
        "given": "E."
      },
      {
        "family": "Klauser",
        "given": "A."
      },
      {
        "family": "Luk",
        "given": "C.-K."
      },
      {
        "family": "Manne",
        "given": "S."
      },
      {
        "family": "Mukkerjee",
        "given": "S.S."
      },
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Wallace",
        "given": "S."
      },
      {
        "family": "Binkert",
        "given": "N."
      },
      {
        "given": "Juan"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "68–76,"
    ],
    "title": [
      "T.: ASIM: A performance model framework"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Guthaus",
        "given": "M.R."
      },
      {
        "family": "Ringenberg",
        "given": "J.S."
      },
      {
        "family": "Ernst",
        "given": "D."
      },
      {
        "family": "Austin",
        "given": "T.M."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE 4th Annual Workshop on Workload Characterization"
    ],
    "date": [
      "2001-12-02"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "3–14,"
    ],
    "title": [
      "Mibench: A free, commercially representative embedded benchmark suite"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Lau",
        "given": "J."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "MOBS ’05: Workshop on Modeling, Benchmarking and Simulation"
    ],
    "date": [
      "2005-06-04"
    ],
    "location": [
      "Madison, WI, USA"
    ],
    "title": [
      "Simpoint 3.0: faster and more flexible program analysis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hardavellas",
        "given": "N."
      },
      {
        "family": "Somogyi",
        "given": "S."
      },
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Chen",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      },
      {
        "given": "Nowatzyk"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "SIGMETRICS Perform Eval Rev"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "31–34,"
    ],
    "title": [
      "A.G.: Simflex: a fast, accurate, flexible full-system simulation framework, for performance evaluation of server architecture"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "14."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Hennessy, J.L., Patterson, D.A",
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Kaxiras",
        "given": "S."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2002-05"
    ],
    "location": [
      "Anchorage, Alaska"
    ],
    "pages": [
      "209–220,"
    ],
    "title": [
      "Timekeeping in the memory system: predicting and optimizing memory behavior"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Kaxiras",
        "given": "S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 9th International Symposium on High Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2003-02"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "TCP: Tag correlating prefetchers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "I.B.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2006-09"
    ],
    "title": [
      "PowerPC 405 CPU Core"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Joseph",
        "given": "D."
      },
      {
        "family": "Grunwald",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "1997-06"
    ],
    "location": [
      "Denver, CO"
    ],
    "pages": [
      "252–263,"
    ],
    "title": [
      "Prefetching using Markov predictors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Jouppi"
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1990-03"
    ],
    "genre": [
      "Technical Report,"
    ],
    "location": [
      "Palo Alto, CA"
    ],
    "publisher": [
      "Digital, Western Research Laboratory"
    ],
    "title": [
      "N.P.: Improving direct-mapped cache performance by the addition of a small fullyassociative cache and prefetch buffers"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "A.-C."
      },
      {
        "family": "Fide",
        "given": "C."
      },
      {
        "family": "Falsafi",
        "given": "B."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the 28th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "June",
      "2001"
    ],
    "location": [
      "Göteborg, Sweden"
    ],
    "pages": [
      "144–154,"
    ],
    "title": [
      "Dead-block prediction & dead-block correlating prefetchers"
    ],
    "type": "paper-conference",
    "volume": [
      "30–July 04"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "M.M.K."
      },
      {
        "family": "Sorin",
        "given": "D.J."
      },
      {
        "family": "Beckmann",
        "given": "B.M."
      },
      {
        "family": "Marty",
        "given": "M.R."
      },
      {
        "family": "Xu",
        "given": "M."
      },
      {
        "family": "Alameldeen",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "SIGARCH Comput Architect News"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "Moore, K.E., Hill, M.D., Wood, D.A"
    ],
    "pages": [
      "92–99"
    ],
    "publisher": [
      "Multifacet’s"
    ],
    "title": [
      "general execution-driven multiprocessor simulator (gems) toolset"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Nesbit",
        "given": "K.J."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the 10th International Symposium on High Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Madrid, Spain"
    ],
    "pages": [
      "96,"
    ],
    "title": [
      "Data cache prefetching using a global history buffer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "O.S.C.I."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "OSCI"
    ],
    "title": [
      "SystemC, OSC Initiative"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Pérez",
        "given": "D.G."
      },
      {
        "family": "Mouchard",
        "given": "G."
      },
      {
        "family": "Temam",
        "given": "O."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "December",
      "2004"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "4–8,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Microlib: A case for the quantitative comparison of micro-architecture mechanisms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pérez",
        "given": "D.G."
      },
      {
        "family": "Mouchard",
        "given": "G."
      },
      {
        "family": "Temam",
        "given": "O."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "37th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "2004",
      "2004-12",
      "2004"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "–37",
      "4–8",
      "43–54"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Microlib: A case for the quantitative comparison of micro-architecture mechanisms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Seznec",
        "given": "A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the 20th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "May",
      "1993"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "169–178,",
      "16–19,"
    ],
    "title": [
      "A case for two-way skewed-associative caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "45–57"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Automatically characterizing large scale program behavior"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shivakumar",
        "given": "P."
      },
      {
        "given": "Jouppi"
      }
    ],
    "citation-number": [
      "28."
    ],
    "date": [
      "2001-08"
    ],
    "genre": [
      "Technical Report,"
    ],
    "location": [
      "Palo Alto, CA"
    ],
    "publisher": [
      "HP Laboratories"
    ],
    "title": [
      "N.P.: CACTI 3.0: An integrated cache timing, power and area model"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Comput Surveys"
    ],
    "date": [
      "1982-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "1473–530,"
    ],
    "title": [
      "Cache memories"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "given": "S.P.E.C."
      }
    ],
    "citation-number": [
      "30."
    ],
    "date": [
      "2000"
    ],
    "title": [
      "SPEC2000"
    ],
    "type": null,
    "url": [
      "http://www.spec.org"
    ]
  },
  {
    "author": [
      {
        "family": "Vachharajani",
        "given": "M."
      },
      {
        "family": "Vachharajani",
        "given": "N."
      },
      {
        "family": "Penry",
        "given": "D.A."
      },
      {
        "family": "Blome",
        "given": "J.A."
      },
      {
        "family": "August",
        "given": "D.I."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of the 34th Annual International Symp. on Microarchitecture"
    ],
    "date": [
      "2001-12"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "150–159"
    ],
    "title": [
      "Microarchitectural Exploration with Liberty"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "VaST"
      }
    ],
    "citation-number": [
      "32."
    ],
    "date": [
      "1999"
    ],
    "genre": [
      "Technical Report,"
    ],
    "publisher": [
      "VaST systems"
    ],
    "title": [
      "System engineering tools for the simulation and modeling of embedded systems"
    ],
    "type": "report",
    "url": [
      "http://"
    ]
  },
  {
    "citation-number": [
      "33."
    ],
    "container-title": [
      "TurboSMARTS: Accurate Microarchitecture Simulation Sampling in Minutes. SIGMETRICS ’05"
    ],
    "date": [
      "2005"
    ],
    "director": [
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      }
    ],
    "location": [
      "Banff, Alberta, Canada, June"
    ],
    "pages": [
      "6–10,"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proceedings of the 30th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "June",
      "2003"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "84–97",
      "9–11,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Smarts: accelerating microarchitecture simulation via rigorous statistical sampling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proceedings of the 35th International Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "Istanbul, Turkey"
    ],
    "pages": [
      "197–207,"
    ],
    "title": [
      "Energy efficient frequent value data cache design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Y.",
        "given": "Zhang"
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "International Conference on Parallel Processing (ICPP"
    ],
    "date": [
      "2003-10"
    ],
    "location": [
      "Kaohsiung, Taiwan"
    ],
    "title": [
      "Enabling partial cache line prefetching through data compression"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "150–159,"
    ],
    "title": [
      "Frequent value locality and value-centric data cache design",
      "Part II"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiou",
        "given": "D."
      },
      {
        "family": "Sunwoo",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "N.A."
      },
      {
        "family": "Reinhart",
        "given": "W.H."
      },
      {
        "family": "Johnson",
        "given": "D.E."
      },
      {
        "family": "Keefe",
        "given": "J."
      },
      {
        "family": "H",
        "given": "Angepat"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO"
    ],
    "date": [
      "2007-12"
    ],
    "location": [
      "Chicago, IL"
    ],
    "pages": [
      "249–261"
    ],
    "title": [
      "FPGA-accelerated simulation technologies FAST: Fast, full-system, cycle-accurate simulators"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "HiTech Global Design and Distribution, LLC"
    ],
    "type": null,
    "url": [
      "http://www.hitechglobal.com"
    ]
  },
  {
    "author": [
      {
        "family": "Corp",
        "given": "D.R.C.Computer"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009"
    ],
    "type": null,
    "url": [
      "http://www.drccomputer.com"
    ]
  },
  {
    "author": [
      {
        "given": "Nallatech"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Inc"
    ],
    "type": null,
    "url": [
      "http://www.nallatech.com"
    ]
  },
  {
    "author": [
      {
        "family": "Penry",
        "given": "D.A."
      },
      {
        "family": "Fay",
        "given": "D."
      },
      {
        "family": "Hodgdon",
        "given": "D."
      },
      {
        "family": "Wells",
        "given": "R."
      },
      {
        "family": "Schelle",
        "given": "G."
      },
      {
        "family": "August",
        "given": "D.I."
      },
      {
        "family": "Connors",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "The 12th International Symposium on High-Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "Salt Lake City, UT"
    ],
    "pages": [
      "29–40"
    ],
    "title": [
      "Exploiting parallelism and structure to accelerate the simulation of chip multi-processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiou",
        "given": "D."
      },
      {
        "family": "Sunwoo",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Patil",
        "given": "N.A."
      },
      {
        "family": "Reinhart",
        "given": "W.H."
      },
      {
        "family": "Johnson",
        "given": "D.E."
      },
      {
        "family": "Xu",
        "given": "Z."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2007-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "295–302,"
    ],
    "title": [
      "The fast methodology for high-speed soc/computer simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "E."
      },
      {
        "family": "Nurvitadhi",
        "given": "E."
      },
      {
        "family": "Hoe",
        "given": "J."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Falsafi",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "FPGA ’08 Proceedings of the Eleventh International Symposium on Field Programmable Gate Arrays"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "77–86,"
    ],
    "title": [
      "Accelerating architectural-level, full-system multiprocessor simulations using FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tan",
        "given": "Z."
      },
      {
        "family": "Waterman",
        "given": "A."
      },
      {
        "family": "Cook",
        "given": "H."
      },
      {
        "family": "Asanovic",
        "given": "K."
      },
      {
        "family": "Patterson",
        "given": "D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the 47th Design Automation Conference (DAC"
    ],
    "date": [
      "2010-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Ramp gold: An FPGA-based architecture simulator for multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Vijayaraghavan",
        "given": "M."
      },
      {
        "family": "Arvind",
        "given": "M.A."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "2008-04"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "1–10,"
    ],
    "title": [
      "Quick performance models quickly: Closely-coupled timing-directed simulation on fpgas"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Vijayaraghavan",
        "given": "M."
      },
      {
        "family": "Arvind",
        "given": "M.A."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "87–96,"
    ],
    "title": [
      "A-ports: An efficient abstraction for cycle-accurate performance models on FPGAS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wawrzynek",
        "given": "J."
      },
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Lu",
        "given": "S.L."
      },
      {
        "family": "Kozyrakis",
        "given": "C."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      },
      {
        "family": "D.",
        "given": "Chiou"
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Micro March/April"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "46–57"
    ],
    "title": [
      "Ramp: A research accelerator for multiple processors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "citation-number": [
      "12."
    ],
    "date": [
      "2008"
    ],
    "title": [
      "Bluespec Inc"
    ],
    "type": null,
    "url": [
      "http://www.bluespec.com"
    ]
  },
  {
    "author": [
      {
        "given": "Page"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "J VLSI Process"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "87–107"
    ],
    "title": [
      "I: Constructing hardware-software systems from a single description"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "given": "O.S.C.I."
      }
    ],
    "citation-number": [
      "14."
    ],
    "title": [
      "SystemC language reference manual version 2.1"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Parashar",
        "given": "A."
      },
      {
        "family": "Adler",
        "given": "M."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Workshop on Architectural Research Prototyping (WARP"
    ],
    "date": [
      "2008-06"
    ],
    "location": [
      "Beijing, China"
    ],
    "pages": [
      "1–2,"
    ],
    "title": [
      "Hybrid CPU/FPGA performance models"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pfister",
        "given": "G."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "19th Conference on Design Automation (DAC"
    ],
    "date": [
      "1982-06"
    ],
    "location": [
      "Las Vegas, NV"
    ],
    "pages": [
      "51–60,"
    ],
    "title": [
      "The Yorktown simulation engine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Vijayaraghavan",
        "given": "M."
      },
      {
        "family": "Arvind",
        "given": "M.A."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "ACM Trans Reconfigurable Technol Syst, September"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "A-port networks: Preserving the timed behavior of synchronous systems for modeling on fpgas"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Emer",
        "given": "J."
      },
      {
        "family": "Ahuja",
        "given": "P."
      },
      {
        "family": "Borch",
        "given": "E."
      },
      {
        "family": "Klauser",
        "given": "A."
      },
      {
        "family": "Luk",
        "given": "C.K."
      },
      {
        "family": "Manne",
        "given": "S."
      },
      {
        "family": "Mukherjee",
        "given": "S.S."
      },
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Wallace",
        "given": "S."
      },
      {
        "family": "Binkert",
        "given": "N."
      },
      {
        "family": "Espasa",
        "given": "R."
      },
      {
        "family": "Juan",
        "given": "T."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Computer, February"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "68–76"
    ],
    "title": [
      "Asim: A performance model framework"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Barr",
        "given": "K.C."
      },
      {
        "family": "Matas-Navarro",
        "given": "R."
      },
      {
        "family": "Weaver",
        "given": "C."
      },
      {
        "family": "Juan",
        "given": "T."
      },
      {
        "family": "Emer",
        "given": "J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Boston Area Architecture Workshop (BARC"
    ],
    "date": [
      "2005-01"
    ],
    "location": [
      "Boston, MA"
    ],
    "title": [
      "Simulating a chip multiprocessor with a symmetric multiprocessor"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Systems",
        "given": "Interra"
      }
    ],
    "citation-number": [
      "20."
    ],
    "date": [
      "2004-04"
    ],
    "title": [
      "Bluespec Testing Results: Comparing RTL Tool Output to Handdesigned RTL"
    ],
    "type": null,
    "url": [
      "http://www.bluespec.com/images/pdfs/InterraReport042604.pdf,"
    ]
  },
  {
    "author": [
      {
        "family": "Vijayaraghavan",
        "given": "M."
      },
      {
        "family": "Arvind",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of Formal Methods and Models for Codesign (MEMOCODE"
    ],
    "date": [
      "2009-07"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "171–180,"
    ],
    "title": [
      "Bounded Dataflow Networks and Latency-Insensitive Circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "M."
      },
      {
        "family": "Briner",
        "given": "J."
      },
      {
        "family": "Chamberlain",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "ACM Comput Surv"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "255–294,"
    ],
    "title": [
      "Parallel logic simulation of VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Braun",
        "given": "G."
      },
      {
        "family": "Nohl",
        "given": "A."
      },
      {
        "family": "Hoffmann",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1625–1639,"
    ],
    "title": [
      "A universal technique for fast and flexible instruction-set architecture simulation. Comp-Aid Des Inte Circuits Syst"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Carloni",
        "given": "L.P."
      },
      {
        "given": "Sangiovanni-Vincentelli"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "Sep./Oct. (2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "24–35,"
    ],
    "title": [
      "A.L.: Coping with latency in SoC design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Chandy",
        "given": "K."
      },
      {
        "family": "Misra",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Software Engineering, IEEE Trans"
    ],
    "date": [
      "1979-09"
    ],
    "pages": [
      "440–452,"
    ],
    "title": [
      "Distributed simulation: A case study in design and verification of distributed programs"
    ],
    "type": "article-journal",
    "volume": [
      "SE-5(5"
    ]
  },
  {
    "author": [
      {
        "family": "Fujimoto",
        "given": "R."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Commun ACM"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "30–53,"
    ],
    "title": [
      "Parallel discrete event simulation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "L."
      },
      {
        "family": "Karuri",
        "given": "K."
      },
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "DAC ’08: Proceedings of the 45th annual conference on Design automation"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "New York, NY, USA, June, AMC",
      "Anaheim, CA"
    ],
    "pages": [
      "325–330,"
    ],
    "title": [
      "Multiprocessor performance estimation using hybrid simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "L."
      },
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "CASES ’07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Salzburg, Austria",
      "New York, NY, USA, Sept"
    ],
    "pages": [
      "3–12,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "A fast and generic hybrid simulation approach using C virtual machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Girbal",
        "given": "S."
      },
      {
        "family": "Mouchard",
        "given": "G."
      },
      {
        "family": "Cohen",
        "given": "A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "SIGMETRICS ’03: Proceedings of the 2003 ACM SIGMETRICS international conference on measurement and modeling of computer systems"
    ],
    "date": [
      "2003",
      "2003"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "1–12,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "et al.: dist: a simple, reliable and scalable method to significantly reduce processor architecture simulation time"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "9."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Hennessy, J.L., Patterson, D.A.: San Francisco, CA, USA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Computer architecture: A quantitative approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K.W."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans Comp-Aid Des"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504,"
    ],
    "title": [
      "The future of wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Hoffmann",
        "given": "A."
      },
      {
        "family": "Kogel",
        "given": "T."
      },
      {
        "family": "Nohl",
        "given": "A."
      },
      {
        "family": "Braun",
        "given": "G."
      },
      {
        "family": "Schliebusch",
        "given": "O."
      },
      {
        "family": "Wahlen",
        "given": "O."
      },
      {
        "family": "Wieferink",
        "given": "A."
      },
      {
        "given": "Meyr"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans Comp-Aid Des"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1338–1354,"
    ],
    "title": [
      "H.: A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Jefferson",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "ACM Trans Program Lang Syst"
    ],
    "date": [
      "1985"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "404–425"
    ],
    "title": [
      "Virtual time"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Karuri",
        "given": "K."
      },
      {
        "family": "Faruque",
        "given": "M.A.A."
      },
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "DAC ’05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York, NY, USA, June, ACM",
      "Anaheim, CA"
    ],
    "pages": [
      "329–334,"
    ],
    "title": [
      "Fine-grained application source code profiling for ASIP design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Petras",
        "given": "D."
      },
      {
        "given": "Philipp"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "System-on-Chip, 2009. SOC 2009. International Symposium on"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Tampere, Finland",
      "Piscataway, NJ, USA, Oct"
    ],
    "pages": [
      "161–167,"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "T.: A checkpoint/restore framework for SystemC-based virtual platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "D.",
        "given": "Lungeanu"
      },
      {
        "family": "Shi",
        "given": "C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "DATE ’00: Proceedings of the conference on design, automation and test in Europe"
    ],
    "date": [
      "2000",
      "2000"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "658–662,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Parallel and distributed VHDL simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nicol",
        "given": "D."
      },
      {
        "given": "Heidelberger"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "ACM Trans Model Comput Simul"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "210–242,"
    ],
    "title": [
      "P.: Parallel execution for serial simulators"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Paolucci",
        "given": "P.S."
      },
      {
        "family": "Jerraya",
        "given": "A.A."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Thiele",
        "given": "L."
      },
      {
        "family": "Vicini",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the International Conference on Hardware/Software Co-design and System Synthesis (CODES+ISSS"
    ],
    "date": [
      "2006",
      "Oct"
    ],
    "location": [
      "Seoul, Korea",
      "New York, NY, USA"
    ],
    "pages": [
      "167–172,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "SHAPES: A tiled scalable software hardware architecture platform for embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paolucci",
        "given": "P.S."
      },
      {
        "family": "Kajfasz",
        "given": "P."
      },
      {
        "family": "Bonnot",
        "given": "P."
      },
      {
        "family": "Candaele",
        "given": "B."
      },
      {
        "family": "Maufroid",
        "given": "D."
      },
      {
        "family": "Pastorelli",
        "given": "E."
      },
      {
        "family": "Ricciardi",
        "given": "A."
      },
      {
        "family": "Fusella",
        "given": "Y."
      },
      {
        "given": "Guarino"
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Comp Phys Communi"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "132–143"
    ],
    "title": [
      "E.: mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment"
    ],
    "type": "article-journal",
    "volume": [
      "139"
    ]
  },
  {
    "author": [
      {
        "family": "Paolucci",
        "given": "P.S."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "6th International Forum on Application-Specific Multi-Processor SoC MPSOC’06"
    ],
    "date": [
      "2006-08"
    ],
    "location": [
      "Colorado, USA"
    ],
    "title": [
      "The diopsis multiprocessor tile of SHAPES"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pees",
        "given": "S."
      },
      {
        "family": "Hoffmann",
        "given": "A."
      },
      {
        "given": "Meyr"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "ACM Trans Des Autom Electron Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "815–834"
    ],
    "title": [
      "H.: Retargetable compiled simulation of embedded processors using a machine description language"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Pees",
        "given": "S."
      },
      {
        "family": "Hoffmann",
        "given": "A."
      },
      {
        "family": "Zivojnovic",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "DAC ’99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999",
      "1999"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "933–938,"
    ],
    "title": [
      "LISA—machine description language for cycleaccurate models of programmable DSP architectures",
      "ACM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Penry",
        "given": "D."
      },
      {
        "family": "Fay",
        "given": "D."
      },
      {
        "family": "Hodgdon",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "HPCA"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Austin"
    ],
    "pages": [
      "29–40"
    ],
    "publisher": [
      "IEEE Computer Society",
      "TX Feb"
    ],
    "title": [
      "Exploiting parallelism and structure to accelerate the simulation of chip multi-processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Reinhardt",
        "given": "S."
      },
      {
        "family": "Hill",
        "given": "M."
      },
      {
        "family": "Larus",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "SIGMETRICS Perform Eval Rev"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "48–60"
    ],
    "title": [
      "The wisconsin wind tunnel: virtual prototyping of parallel computers"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "given": "S.H.A.P.E.S."
      }
    ],
    "citation-number": [
      "24."
    ],
    "title": [
      "Scalable Software Hardware computing Architecture Platform for Embedded Systems"
    ],
    "type": null,
    "url": [
      "http://www.shapes-p.org."
    ]
  },
  {
    "author": [
      {
        "family": "Sporer",
        "given": "T."
      },
      {
        "family": "Beckinger",
        "given": "M."
      },
      {
        "family": "Franck",
        "given": "A."
      },
      {
        "family": "Bacivarov",
        "given": "I."
      },
      {
        "family": "Haid",
        "given": "W."
      },
      {
        "family": "Huang",
        "given": "K."
      },
      {
        "family": "Thiele",
        "given": "L."
      },
      {
        "family": "Paolucci",
        "given": "P.S."
      },
      {
        "family": "Bazzana",
        "given": "P."
      },
      {
        "family": "Vicini",
        "given": "P."
      },
      {
        "family": "Ceng",
        "given": "J."
      },
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "family": "Leupers",
        "given": "R."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of the AES 32nd International Conference"
    ],
    "date": [
      "2007-09"
    ],
    "location": [
      "Hillerød, Copenhagen, Denmark"
    ],
    "pages": [
      "175–187,"
    ],
    "title": [
      "SHAPES – a scalable parallel hw/sw architecture applied to wave field synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inc",
        "given": "Synopsys"
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Mountain View, CA"
    ],
    "date": [
      "2010"
    ],
    "title": [
      "Synopsys Virtual Platforms”"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "25–35"
    ],
    "title": [
      "The raw microprocessor: A computational fabric for software circuits and general-purpose programs"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "literal": "Wang, Z,. Herkersdorf, A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2009-07"
    ],
    "location": [
      "New York, NY, USA",
      "San Franscisco, CA"
    ],
    "pages": [
      "220–225,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "An efficient approach for system-level timing simulation of compiler-optimized embedded software"
    ],
    "type": "article-journal",
    "volume": [
      "09"
    ]
  },
  {
    "author": [
      {
        "given": "Wilson"
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Phys Rev D"
    ],
    "date": [
      "1974-10"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "2445–2459,"
    ],
    "title": [
      "K.G.: Confinement of quarks"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Yi",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Ha",
        "given": "S."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans"
    ],
    "date": [
      "2007-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2186–2200"
    ],
    "title": [
      ": Fast and accurate cosimulation of MPSoC using trace-driven virtual synchronization. Comp-Aid Des Integ Circuits Syst"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Topham",
        "given": "N."
      },
      {
        "family": "Jones",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 4rd Annual Workshop on Modeling, Benchmarking and Simulation: MoBS‘07"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "High speed CPU simulation using JIT binary translation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jones",
        "given": "D."
      },
      {
        "family": "Topham",
        "given": "N."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the HiPEAC Conference. LNCS 5409"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "50–64,"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "High speed CPU simulation using LTU dynamic binary translation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "L."
      },
      {
        "family": "Kraemer",
        "given": "S."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Ascheid",
        "given": "G."
      },
      {
        "given": "Meyr"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 2007 International Conference on Compilers, Architecture and Synthesis for Embedded Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Salzburg, Austria"
    ],
    "pages": [
      "3–12,"
    ],
    "title": [
      "H.: A fast and generic hybrid simulation approach using C virtual machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Weber",
        "given": "S.J."
      },
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Gries",
        "given": "M."
      },
      {
        "family": "Sauer",
        "given": "C."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of CODES+ISSS’04"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "18–23,"
    ],
    "title": [
      "Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "5."
    ],
    "date": [
      "2007"
    ],
    "director": [
      {
        "literal": "Snyder, W., Wasson, P., Galbi, D.: Verilator, http://www.veripool.com/verilator.html"
      }
    ],
    "type": null
  },
  {
    "citation-number": [
      "6."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "ARC International, ARC VTOC Tool"
    ],
    "type": null,
    "url": [
      "http://www.arc.com/software/simulation/"
    ]
  },
  {
    "author": [
      {
        "family": "Powell",
        "given": "D.C."
      },
      {
        "family": "Franke",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "CODES+ISSS ’09: Proceedings of the 7th IEEE/ACM International Conference on Hardware/software Codesign and System Synthesis. ACM"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "315–324,"
    ],
    "title": [
      "Using continuous statistical machine learning to enable high-speed performance prediction in hybrid instruction-/cycle-accurate instruction set simulators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Franke",
        "given": "B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Workshop on Software and Compilers for Embedded Systems (SCOPES’08"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "68–78,"
    ],
    "title": [
      "Fast cycle-approximate instruction set simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Orr"
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "In Technical Report,"
    ],
    "publisher": [
      "Centre for Cognitive Science, University of Edinburgh"
    ],
    "title": [
      "M.J.: Introduction to radial basis function networks"
    ],
    "type": "report"
  },
  {
    "citation-number": [
      "10."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Austin, T.M"
    ],
    "publisher": [
      "Pointer-intensive benchmark suite"
    ],
    "type": "book",
    "url": [
      "http://www.cs.wisc.edu/austin/"
    ]
  },
  {
    "author": [
      {
        "family": "Biesbrouck",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Eeckhout",
        "given": "L."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Conference on High Performance Embedded Architectures and Compilers"
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "Efficient sampling startup for uniprocessor and simultaneous multithreading simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Biesbrouck",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "given": "Calder"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software"
    ],
    "date": [
      "2004-03"
    ],
    "title": [
      "B.: A co-phase matrix to guide simultaneous multithreading simulation"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "1997-06"
    ],
    "genre": [
      "Technical Report CS-TR-97-1342,"
    ],
    "location": [
      "Burger, D.C., Austin, T.M",
      "Madison"
    ],
    "publisher": [
      "The",
      "University of Wisconsin"
    ],
    "title": [
      "SimpleScalar tool set, version 2.0"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Uncertainty in Artificial Intelligence: Proceedings of the Sixteenth Conference"
    ],
    "date": [
      "2000",
      "June",
      "2000"
    ],
    "pages": [
      "143–151,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Experiments with random projection"
    ],
    "type": "paper-conference",
    "volume": [
      "30–July 3"
    ]
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "J."
      },
      {
        "family": "Sampson",
        "given": "J."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software"
    ],
    "date": [
      "March 20–22, (2005"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "236–247,"
    ],
    "title": [
      "The strong correlation between code signatures and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "J."
      },
      {
        "family": "Schoenmackers",
        "given": "S."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Symposium on Performance Analysis of Systems and Software"
    ],
    "date": [
      "March",
      "2004"
    ],
    "location": [
      "Austin, TX"
    ],
    "pages": [
      "57–67,"
    ],
    "title": [
      "Structures for phase classification"
    ],
    "type": "paper-conference",
    "volume": [
      "10–12"
    ]
  },
  {
    "author": [
      {
        "family": "Lau",
        "given": "J."
      },
      {
        "family": "Schoenmackers",
        "given": "S."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "11th International Symposium on High Performance Computer Architecture"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Francisco, CA, February"
    ],
    "pages": [
      "278–289,",
      "12–16,"
    ],
    "title": [
      "Transition phase classification and prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "MacQueen",
        "given": "J."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the Fifth Berkeley Symposium on Mathematical Statistics and Probability"
    ],
    "date": [
      "1967"
    ],
    "editor": [
      {
        "family": "LeCam",
        "given": "L.M."
      },
      {
        "family": "Neyman",
        "given": "J."
      }
    ],
    "location": [
      "Berkeley, CA"
    ],
    "pages": [
      "281–297,"
    ],
    "publisher": [
      "University of California Press"
    ],
    "title": [
      "Some methods for classification and analysis of multivariate observations"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Cohn",
        "given": "R."
      },
      {
        "family": "Charney",
        "given": "M."
      },
      {
        "family": "Kapoor",
        "given": "R."
      },
      {
        "family": "Sun",
        "given": "A."
      },
      {
        "family": "Karunanidhi",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "December",
      "2004"
    ],
    "location": [
      "Portland, OR"
    ],
    "pages": [
      "81–92,",
      "4–8,"
    ],
    "title": [
      "Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "International Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "September",
      "2003"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "244–255,"
    ],
    "title": [
      "Picking statistically valid and early simulation points"
    ],
    "type": "paper-conference",
    "volume": [
      "27–October 1"
    ]
  },
  {
    "author": [
      {
        "family": "Schwarz",
        "given": "G."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "The Ann Statis"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "461–464,"
    ],
    "title": [
      "Estimating the dimension of a model"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "given": "Calder"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1999-08"
    ],
    "genre": [
      "In: Technical Report UCSD-CS99-630,"
    ],
    "publisher": [
      "UC San Diego"
    ],
    "title": [
      "B.: Time varying behavior of programs"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "International Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "September",
      "2001"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "pages": [
      "3–14,"
    ],
    "title": [
      "Basic block distribution analysis to find periodic behavior and simulation points in applications"
    ],
    "type": "paper-conference",
    "volume": [
      "8–12"
    ]
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "10th International Conference on Architectural Support for Programming"
    ],
    "date": [
      "October 5–9, (2002"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "45–57,"
    ],
    "title": [
      "Automatically characterizing large scale program behavior"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "family": "Sair",
        "given": "S."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "30th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "June",
      "2003"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "336–347,",
      "9–11,"
    ],
    "title": [
      "Phase tracking and prediction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alameldeen",
        "given": "A.R."
      },
      {
        "family": "A",
        "given": "David"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the International Symposium on High-Performance Computer Architecture"
    ],
    "date": [
      "2003-02"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Wood: Variability in architectural simulations of multi-threaded workloads"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alameldeen",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "8–17,"
    ],
    "title": [
      "Wood, D.A.: IPC considered harmful for multiprocessor workloads"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Barr",
        "given": "K.C."
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "International Symposium on Performance Analysis of Systems and Software 25–36"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Anstin, TX"
    ],
    "title": [
      "Branch trace compression for snapshot-based simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cain",
        "given": "H.W."
      },
      {
        "family": "Lepak",
        "given": "K.M."
      },
      {
        "family": "Schwartz",
        "given": "B.A."
      },
      {
        "given": "Lipasti"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Workshop on Computer Architecture Evaluation using Commercial Workloads"
    ],
    "date": [
      "2002-02"
    ],
    "location": [
      "Boston, MA"
    ],
    "title": [
      "M.H.: Precise and accurate processor simulation"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "E.S."
      },
      {
        "family": "Papamichael",
        "given": "M."
      },
      {
        "family": "Nurvitadhi",
        "given": "E."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Falsafi",
        "given": "B."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "ACM Transactions on Reconfigurable Technology and Systems, Article"
    ],
    "date": [
      "2009-06"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Ekman",
        "given": "M."
      },
      {
        "family": "Stenstrom",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Performance Analysis of Systems and Software"
    ],
    "date": [
      "2005-03"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Enhancing multiprocessor architecture simulation speed using matched-pair comparison"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamerly",
        "given": "G."
      },
      {
        "family": "Perelman",
        "given": "E."
      },
      {
        "family": "Lau",
        "given": "J."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "J Instruction-Level Parallelism"
    ],
    "date": [
      "2005-09"
    ],
    "title": [
      "Simpoint 3.0: Faster and more flexible program analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hankins",
        "given": "R."
      },
      {
        "family": "Diep",
        "given": "T."
      },
      {
        "family": "Annavaram",
        "given": "M."
      },
      {
        "family": "Hirano",
        "given": "B."
      },
      {
        "family": "Eri",
        "given": "H."
      },
      {
        "family": "Nueckel",
        "given": "H."
      },
      {
        "given": "Shen"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 36"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "J.P.: Scaling and characterizing database workloads: Bridging the gap between research and practice"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hellerstein",
        "given": "J.M."
      },
      {
        "family": "Haas",
        "given": "P.J."
      },
      {
        "given": "Wang"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of the International Conference on Management of Data"
    ],
    "date": [
      "1997-05"
    ],
    "location": [
      "Tucson, AZ"
    ],
    "title": [
      "H.J.: Online aggregation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M.D."
      },
      {
        "given": "Smith"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "1612-12",
      "1997-02"
    ],
    "pages": [
      "83,"
    ],
    "title": [
      "A.J.: Evaluating associativity in CPU caches"
    ],
    "type": "article-journal",
    "volume": [
      "C-38(12"
    ]
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "P.S."
      },
      {
        "family": "Christensson",
        "given": "M."
      },
      {
        "family": "Eskilson",
        "given": "J."
      },
      {
        "family": "Forsgren",
        "given": "D."
      },
      {
        "family": "Hallberg",
        "given": "G."
      },
      {
        "family": "Hogberg",
        "given": "J."
      },
      {
        "family": "Larsson",
        "given": "F."
      },
      {
        "family": "Moestedt",
        "given": "A."
      },
      {
        "family": "Werner",
        "given": "B."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2002-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58,"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1991-04"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "The Art of Computer System Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "given": "Hoe"
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Performance Analysis of Systems and Software"
    ],
    "date": [
      "2006-06"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "J.C.: Simulation sampling with live-points"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "International Symposium on computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "84–95,"
    ],
    "title": [
      "Accelerating microarchitecture simulation via rigorous statistical sampling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wunderlich",
        "given": "R.E."
      },
      {
        "family": "Wenisch",
        "given": "T.F."
      },
      {
        "family": "Falsafi",
        "given": "B."
      },
      {
        "family": "Hoe",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ACM Transaction on Modeling and Computer Simulation (TOMACS"
    ],
    "date": [
      "2006-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "197–224,"
    ],
    "title": [
      "Statistical sampling of microarchitecture simulation"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Berg",
        "given": "E."
      },
      {
        "family": "Hagersten",
        "given": "E."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2004"
    ],
    "date": [
      "2004-03"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "title": [
      "StatCache: A probabilistic approach to efficient and accurate data locality analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berg",
        "given": "E."
      },
      {
        "family": "Hagersten",
        "given": "E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of ACM SIGMETRICS 2005"
    ],
    "date": [
      "2005-06"
    ],
    "location": [
      "Ban, Canada"
    ],
    "title": [
      "Fast data-locality profiling of native execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berg",
        "given": "E."
      },
      {
        "family": "Zeffer",
        "given": "H."
      },
      {
        "given": "Hagersten"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2006"
    ],
    "date": [
      "2006-03"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "title": [
      "E.: A statistical multiprocessor cache model"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "given": "Austin"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1997"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "SIGARCH"
    ],
    "title": [
      "T.M.: The SimpleScalar tool set, version 2.0"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eklöv",
        "given": "D."
      },
      {
        "family": "Hagersten",
        "given": "E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 2010 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2010"
    ],
    "date": [
      "2010-03"
    ],
    "location": [
      "White Plains, NY, USA"
    ],
    "title": [
      "StatStack: Efficient modeling of LRU caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ferdinand",
        "given": "C."
      },
      {
        "given": "Wilhelm"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "J Real-Time Syst"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "2–3"
    ],
    "title": [
      "R.: Efficient and precise cache behavior prediction for real-time systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Hagersten",
        "given": "E."
      },
      {
        "family": "Nilsson",
        "given": "M."
      },
      {
        "family": "Vesterlund",
        "given": "M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 2nd International Workshop on Parallel Tools for High Performance Computing"
    ],
    "date": [
      "2008-07"
    ],
    "location": [
      "HLRS, Stuttgart"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Improving cache utilization using Acumem VPE in tools for high performance computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luk",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Magnusson",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Comput Soc"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "50–58,"
    ],
    "title": [
      "Simics: A full system simulation platform"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Mattson",
        "given": "R.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IBM Syst J"
    ],
    "date": [
      "1970"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Evaluation techniques for storage hierarchies"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Noordergraaf",
        "given": "L."
      },
      {
        "family": "Zak",
        "given": "R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the 2002 ACM/IEEE Conference on Supercomputing"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Baltimore, Maryland, USA"
    ],
    "title": [
      "SMP system interconnect instrumentation for performance analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Intel"
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2010-06"
    ],
    "title": [
      "Intel VTuen Performance Analyzer"
    ],
    "type": null,
    "url": [
      "http://software.intel.com/en-us/intel-vtune/,"
    ]
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "R.",
        "suffix": "Jr."
      },
      {
        "family": "John",
        "given": "L.K."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the 19th ACM International Conference on Supercomputing (ICS"
    ],
    "date": [
      "June 20–22 (2005"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "pages": [
      "111–120,"
    ],
    "title": [
      "Improved automatic testcase synthesis for performance model validation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Berg",
        "given": "E."
      },
      {
        "family": "Hagersten",
        "given": "E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the International Conference on Measurements and Modeling of Computer Systems (SIGMET-RICS"
    ],
    "date": [
      "June 6–10 (2005"
    ],
    "location": [
      "Banff, Alberta, Canada"
    ],
    "pages": [
      "169–180,"
    ],
    "title": [
      "Fast data-locality profiling of native execution"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carl",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Workshop on Performance Analysis and its Impact on Design (PAID), held in conjunction with the 25th Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "1998-06-28"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "title": [
      "Modeling superscalar processors via statistical simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandra",
        "given": "D."
      },
      {
        "family": "Guo",
        "given": "F."
      },
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Solihin",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the Eleventh International Symposium on High Performance Computer Architecture (HPCA"
    ],
    "date": [
      "Feb 12–16 (2005"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "340–351,"
    ],
    "title": [
      "Predicting inter-thread cache contention on a chip-multiprocessor architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Eeckhout, L., Bell Jr., R.H., Stougie, B., De Bosschere, K., John, L.K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), München, Germany"
    ],
    "date": [
      "June 19–23 (2004"
    ],
    "pages": [
      "350–361,"
    ],
    "title": [
      "Control flow modeling in statistical simulation for accurate and efficient processor design studies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eeckhout",
        "given": "L."
      },
      {
        "family": "Bosschere",
        "given": "K.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "pages": [
      "25–34, 10–12"
    ],
    "title": [
      "Hybrid analytical-statistical modeling for efficiently exploring architecture and workload design spaces"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eeckhout",
        "given": "L."
      },
      {
        "family": "Bosschere",
        "given": "K.",
        "particle": "De"
      },
      {
        "family": "Neefs",
        "given": "H."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "The IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "1–6, 24–25"
    ],
    "title": [
      "Performance analysis through synthetic trace generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eyerman",
        "given": "S."
      },
      {
        "family": "Eeckhout",
        "given": "L."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "42–53"
    ],
    "title": [
      "System-level performance metrics for multi-program workloads"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Genbrugge",
        "given": "D."
      },
      {
        "family": "Eeckhout",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Comp"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "41–54"
    ],
    "title": [
      "Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Genbrugge",
        "given": "D."
      },
      {
        "family": "Eeckhout",
        "given": "L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans Comp"
    ],
    "date": [
      "2009"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1668–1681"
    ],
    "title": [
      "Chip multiprocessor design space exploration through statistical simulation"
    ],
    "type": "article-journal",
    "volume": [
      "58"
    ]
  },
  {
    "author": [
      {
        "family": "Hill",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Trans Comp"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1612–1630"
    ],
    "title": [
      "Smith, A.J.: Evaluating associativity in CPU caches"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Hsieh",
        "given": "C."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans Comp Aid Des Inte Circuits Syst"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1080–1089"
    ],
    "title": [
      "Micro-processor power estimation using profile-driven program synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Hughes",
        "given": "C."
      },
      {
        "family": "Li",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Workload Characterization (IISWC"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "163–172"
    ],
    "title": [
      "Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Iyengar",
        "given": "V.S."
      },
      {
        "family": "Trevillyan",
        "given": "L.H."
      },
      {
        "family": "Bose",
        "given": "P."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "62–73, 3–7"
    ],
    "title": [
      "Representative traces for processor models with infinite cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joshi",
        "given": "A.M."
      },
      {
        "family": "Eeckhout",
        "given": "L."
      },
      {
        "family": "Bell",
        "given": "R.",
        "suffix": "Jr."
      },
      {
        "family": "John",
        "given": "L.K."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "ACM Trans Archi Code Opti (TACO"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Distilling the essence of proprietary workloads into miniature benchmarks"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Joshi",
        "given": "A.M."
      },
      {
        "family": "Eeckhout",
        "given": "L."
      },
      {
        "family": "John",
        "given": "L.K."
      },
      {
        "family": "Isen",
        "given": "C."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Salt Lake City, UT, USA"
    ],
    "pages": [
      "229–239, 16–20"
    ],
    "title": [
      "Automated microprocessor stressmark generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kgil",
        "given": "T."
      },
      {
        "family": "D’Souza",
        "given": "S."
      },
      {
        "family": "Saidi",
        "given": "A."
      },
      {
        "family": "N",
        "given": "B."
      },
      {
        "family": "Dreslinski",
        "given": "R."
      },
      {
        "family": "Reinhardt",
        "given": "S."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS"
    ],
    "date": [
      "Oct 21–25 (2006"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "117–128,"
    ],
    "title": [
      "PicoServer: Using 3D stacking technology to enable a compact energy efficient chip multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luk",
        "given": "C.K."
      },
      {
        "family": "Cohn",
        "given": "R."
      },
      {
        "family": "Muth",
        "given": "R."
      },
      {
        "family": "Patil",
        "given": "H."
      },
      {
        "family": "Klauser",
        "given": "A."
      },
      {
        "family": "Lowney",
        "given": "G."
      },
      {
        "family": "Wallace",
        "given": "S."
      },
      {
        "family": "Reddi",
        "given": "V.J."
      },
      {
        "family": "Hazelwood",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI"
    ],
    "date": [
      "June 12–25 (2005"
    ],
    "location": [
      "Chicago, IL, USA"
    ],
    "pages": [
      "190–200,"
    ],
    "title": [
      "Pin: Building customized program analysis tools with dynamic instrumentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "K."
      },
      {
        "family": "Gummaraju",
        "given": "J."
      },
      {
        "family": "Franklin",
        "given": "M."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "Nov 4–6 (2001"
    ],
    "location": [
      "Tucson, AZ, USA"
    ],
    "pages": [
      "164–171,"
    ],
    "title": [
      "Balancing throughput and fairness in SMT processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Noonburg",
        "given": "D.B."
      },
      {
        "family": "Shen",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the Third International Symposium on High-Performance Computer Architecture (HPCA"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Antonio, TX, USA"
    ],
    "pages": [
      "298–309, 1–5"
    ],
    "title": [
      "A framework for statistical modeling of superscalar processor performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nussbaum",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT),”"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "pages": [
      "15–24, 10–12"
    ],
    "title": [
      "Modeling superscalar processors via statistical simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nussbaum",
        "given": "S."
      },
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the 35th Annual Simulation Symposium 2002"
    ],
    "date": [
      "April 16–22 (2002"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "89–97,"
    ],
    "title": [
      "Statistical simulation of symmetric multiprocessor systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Oskin",
        "given": "M."
      },
      {
        "family": "Chong",
        "given": "F.T."
      },
      {
        "family": "Farrens",
        "given": "M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "June 10–14 (2000"
    ],
    "location": [
      "Vancouver, British Columbia, Canada"
    ],
    "pages": [
      "71–82,"
    ],
    "title": [
      "HLS: Combining statistical and symbolic simulation to guide microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Snavely",
        "given": "A."
      },
      {
        "family": "Tullsen",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS"
    ],
    "date": [
      "Nov 12–15 (2000"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "pages": [
      "234–244,"
    ],
    "title": [
      "Symbiotic jobscheduling for simultaneous multithreading processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Eustace",
        "given": "A."
      }
    ],
    "citation-number": [
      "25."
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "In: Technical Report 94/2,"
    ],
    "publisher": [
      "Western Research Lab, Compaq"
    ],
    "title": [
      "ATOM: “A system for building customized program analysis tools"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Biesbrouck",
        "given": "M.",
        "particle": "Van"
      },
      {
        "family": "Sherwood",
        "given": "T."
      },
      {
        "family": "Calder",
        "given": "B."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "March 10–12 (2004"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "45–56,"
    ],
    "title": [
      "A co-phase matrix to guide simultaneous multithreading simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "X."
      },
      {
        "family": "Peh",
        "given": "L."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seoul, Korea, August"
    ],
    "pages": [
      "90–95,",
      "25–27,"
    ],
    "title": [
      "Leakage power modeling and optimization in interconnection networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, CA, USA, August"
    ],
    "pages": [
      "163–168,",
      "16–17,"
    ],
    "title": [
      "Technology and design challenges for low power and high performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dong",
        "given": "X."
      },
      {
        "family": "Muralimanohar",
        "given": "N."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "Kaufmann",
        "given": "R."
      },
      {
        "family": "Xie",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of SC"
    ],
    "date": [
      "2009",
      "November",
      "2009"
    ],
    "location": [
      "Portland, OR, USA"
    ],
    "pages": [
      "14–20,"
    ],
    "title": [
      "Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead for Future Exascale Systems",
      "Article No.:57"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Freitas",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IBM J Res Devel"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "439–447"
    ],
    "title": [
      "Wilcke, W.W.: Storage-class memory: The next storage system technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "citation-number": [
      "5."
    ],
    "note": [
      "Fusion-io: ioDrive. 2010"
    ],
    "type": null,
    "url": [
      "http://www.fusionio.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1999",
      "1983"
    ],
    "location": [
      "Stanford, CA, USA"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Timing models for MOS circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "I.T.R.S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "ome2007.htm"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors, 2007 Edition"
    ],
    "type": null,
    "url": [
      "http://www."
    ],
    "volume": []
  },
  {
    "author": [
      {
        "given": "J.E.D.E.C."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Virginia, USA"
    ],
    "publisher": [
      "JEDEC Solid State Technology Association"
    ],
    "title": [
      "JESD79: Double Data Rate (DDR) SDRAM Specification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Burger",
        "given": "D."
      },
      {
        "family": "Keckler",
        "given": "S."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of ASPLOS"
    ],
    "date": [
      "October 5–9, (2002"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "211–222,"
    ],
    "title": [
      "An adaptive, non-uniform cache structure for wire-dominated on-chip caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "B.C."
      },
      {
        "family": "Ipek",
        "given": "E."
      },
      {
        "family": "Mutlu",
        "given": "O."
      },
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of ISCA-36"
    ],
    "date": [
      "June 20–24, (2009"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "2–3,"
    ],
    "title": [
      "Architecting phase change memory as a scalable DRAM alternative"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muralimanohar",
        "given": "N."
      },
      {
        "family": "Balasubramonian",
        "given": "R."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of ISCA"
    ],
    "date": [
      "June",
      "2007"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "369–380,",
      "9–13,"
    ],
    "title": [
      "Interconnect design considerations for large NUCA caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muralimanohar",
        "given": "N."
      },
      {
        "family": "Balasubramonian",
        "given": "R."
      },
      {
        "family": "Jouppi",
        "given": "N."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of MICRO"
    ],
    "date": [
      "December",
      "2007"
    ],
    "location": [
      "Chicago, IL, USA"
    ],
    "pages": [
      "3–14,",
      "1–5,"
    ],
    "title": [
      "Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      },
      {
        "family": "Antoniadis",
        "given": "D."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Huntington Beach, CA, USA, August"
    ],
    "pages": [
      "195–200,",
      "6–7,"
    ],
    "title": [
      "Scaling of stack effect and its application for leakage reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Peh",
        "given": "L.S."
      },
      {
        "given": "Dally"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of HPCA"
    ],
    "date": [
      "January 20–24, (2001"
    ],
    "location": [
      "Nuevo Leone, Mexico"
    ],
    "pages": [
      "255–266,"
    ],
    "title": [
      "W.: A delay model and speculative architecture for pipelined routers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Qureshi",
        "given": "M.K."
      },
      {
        "family": "Srinivasan",
        "given": "V."
      },
      {
        "family": "Rivers",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of ISCA-36"
    ],
    "date": [
      "June 20–24, (2009"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "24–33,"
    ],
    "title": [
      "Scalable high performance main memory system using phase-change memory technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raoux",
        "given": "S."
      },
      {
        "family": "Burr",
        "given": "G.W."
      },
      {
        "family": "Breitwisch",
        "given": "M.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IBM J Res Devel"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "465–479,"
    ],
    "title": [
      "Phase-change random access memory: A scalable technology"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Strukov",
        "given": "D.B."
      },
      {
        "family": "Snider",
        "given": "G.S."
      },
      {
        "family": "Stewart",
        "given": "D.R."
      },
      {
        "family": "Stanley",
        "given": "R."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "80–83,"
    ],
    "title": [
      "The missing memristor found"
    ],
    "type": "article-journal",
    "volume": [
      "453"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I.E."
      },
      {
        "family": "Sproull",
        "given": "R.F."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "In"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Logical effort: Designing fast CMOS circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yoshida",
        "given": "H."
      },
      {
        "family": "De",
        "given": "K."
      },
      {
        "family": "Boppana",
        "given": "V."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "208–211,"
    ],
    "title": [
      "Accurate pre-layout estimation of standard cell characteristics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "P."
      },
      {
        "family": "Zhao",
        "given": "B."
      },
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "given": "Zhang"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of ISCA-36"
    ],
    "date": [
      "June 20–24, (2009"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "pages": [
      "14–23,"
    ],
    "title": [
      "Y.: A Durable and energy efficient main memory using phase change memory technology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Velusamy",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "878–883,"
    ],
    "title": [
      "Compact thermal modeling for temperature-aware design"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Trans Components Packaging Technol"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "1"
    ],
    "location": [
      "Sabry, M.-N"
    ],
    "pages": [
      "179–185,"
    ],
    "title": [
      "Compact thermal models for electronic systems"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Rosten",
        "given": "H.I."
      },
      {
        "family": "Lasance",
        "given": "C.J.M."
      },
      {
        "given": "Parry"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans Components Packaging Technol"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "384–391,"
    ],
    "title": [
      "J.D.: The world of thermal charaterization according to DELPHI—part I: Background to DELPHI"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Lasance",
        "given": "C.J.M."
      },
      {
        "family": "Rosten",
        "given": "H.I."
      },
      {
        "family": "Parry",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans Components Packaging Technol"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "392–398,"
    ],
    "title": [
      "The world of thermal charaterization according to DELPHI—part II: Experimental and numerical methods"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Lasance",
        "given": "C.J.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans Components, Packaging, Manufacturing Technol–Part A"
    ],
    "date": [
      "2004-09"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "523–529,"
    ],
    "title": [
      "The influence of various common assumptions on the boundary-conditionindependence of compact thermal models"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Vinke",
        "given": "H."
      },
      {
        "given": "Lasance"
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Trans Components, Packaging, Manufacturing Technol–Part A"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "411–419,"
    ],
    "title": [
      "C.J.M.: Compact models for accurate thermal charaterization of electronic parts"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Rosten",
        "given": "H."
      },
      {
        "family": "Lasance",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings on Conference of International Electronics Packaging Society (CIEPS"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Delphi: The development of libraries of physical models of electronic components for an integrated design environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bar-Cohen",
        "given": "A."
      },
      {
        "family": "Elperin",
        "given": "T."
      },
      {
        "given": "Eliasi"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans Components, Hybrids, Manufacturing Technol"
    ],
    "date": [
      "1989-12"
    ],
    "pages": [
      "724–731,"
    ],
    "title": [
      "R.: θ jc charaterization of chip packages—justification, limitations and future"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Ribando",
        "given": "R.J."
      },
      {
        "given": "Stan"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans Comput"
    ],
    "date": [
      "2008-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1277–1288,"
    ],
    "title": [
      "M.R.: Accurate, pre-RTL temperature-aware processor design using a parameterized, Geometric thermal model"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Humenay",
        "given": "E."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE International Symposium on Low Power Electronic Design (ISLPED"
    ],
    "date": [
      "2005-08"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "245–250,"
    ],
    "title": [
      "The need for a full-chip and package thermal model for thermally optimized IC designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Stan",
        "given": "M."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Ribando",
        "given": "R."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE Design Automation Conference (DAC"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Many-core design from a thermal perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans Very Large Scale Integration (VLSI) Syst"
    ],
    "date": [
      "2006-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "501–513"
    ],
    "title": [
      "Hotspot: A compact thermal modeling methodology for early-stage vlsi design"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans Components Packaging Technol"
    ],
    "date": [
      "2005-12"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "615–622,"
    ],
    "title": [
      "Parameterized physical compact thermal modeling"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Tarjan",
        "given": "D."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE International Symposium on Computer Architecture (ISCA"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "2–13,"
    ],
    "title": [
      "Temperature-aware microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parry",
        "given": "J."
      },
      {
        "family": "Rosten",
        "given": "H."
      },
      {
        "given": "Kromann"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans Components Packaging Manufacturing Technol–Part A"
    ],
    "date": [
      "1998-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "104–112,"
    ],
    "title": [
      "G.B.: The development of component-level thermal compact models of a C4/CBGA interconnect technology: The motorola PowerPC 603 and PowerPC 604 RISC microproceesors"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Gurumurthi",
        "given": "S."
      },
      {
        "family": "Ribando",
        "given": "R.J."
      },
      {
        "given": "Stan"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS"
    ],
    "date": [
      "2009-04"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "title": [
      "M.R.: Differentiating the roles of IR measurement and simulation for power and temperature-aware design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Lach",
        "given": "J."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2005-10"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "634–637,"
    ],
    "title": [
      "Monitoring temperature in fpga based socs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stolberg",
        "given": "H."
      },
      {
        "family": "Moch",
        "given": "S."
      },
      {
        "family": "Friebe",
        "given": "L."
      },
      {
        "family": "Dehnhardt",
        "given": "A."
      },
      {
        "family": "Kulaczewski",
        "given": "M."
      },
      {
        "family": "Berekovic",
        "given": "M."
      },
      {
        "family": "Pirsch",
        "given": "P."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Digest of Papers, IEEE International Solid-State Circuits Conference (ISSCC"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "title": [
      "An soc with two multimedia dsps and a risc core for video compression applications"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "19."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "The International Technology Roadmap for Semiconductors (ITRS"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Heo",
        "given": "S."
      },
      {
        "family": "Barr",
        "given": "K."
      },
      {
        "family": "Asanovic",
        "given": "K."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "2003-08"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "217–222,"
    ],
    "title": [
      "Reducing power density through activity migration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "J."
      },
      {
        "family": "Adve",
        "given": "S.V."
      },
      {
        "family": "Bose",
        "given": "P."
      },
      {
        "given": "Rivers"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the International Conference on Dependable Systems and Networks (DSN"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "Florence, Italy"
    ],
    "title": [
      "J.A.: The impact of technology scaling on lifetime reliability"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Tarjan",
        "given": "D."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Huang",
        "given": "W."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "ACM Trans Arch Code Optim"
    ],
    "date": [
      "2004-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "94–125,"
    ],
    "title": [
      "Temperature-aware microarchitecture: Modeling and implementation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "given": "Skadron"
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2005-10"
    ],
    "genre": [
      "J Instr-Level Parallelism 7,"
    ],
    "title": [
      "K.: A case for thermal-aware floorplanning at the microarchitectural level"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lasance",
        "given": "C.J.M."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proceedings of the 19th IEEE SEMI-THERM Symposium"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "pages": [
      "123–128,"
    ],
    "title": [
      "The urgent need for widely-accepted test methods for thermal interface materials"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Han",
        "given": "Y."
      },
      {
        "family": "Koren",
        "given": "I."
      },
      {
        "given": "Moritz"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proceedings of Workshop on Temperature-Aware Computer Systems (TACS"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Madison, WI, USA"
    ],
    "title": [
      "C.A.: Temperature-aware floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Skadron",
        "given": "K."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Austin, TX, USA"
    ],
    "title": [
      "CMP design space exploration subject to physical constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaparro",
        "given": "P."
      },
      {
        "family": "Gonzalez",
        "given": "J."
      },
      {
        "family": "Magklis",
        "given": "G."
      },
      {
        "family": "Cai",
        "given": "Q."
      },
      {
        "family": "Gonzalez",
        "given": "A."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans Parallel Distributed Syst"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1055–1065,"
    ],
    "title": [
      "Understanding the thermal implications of multicore architectures"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Memik",
        "given": "S.O."
      },
      {
        "family": "Mukherjee",
        "given": "R."
      },
      {
        "family": "Ni",
        "given": "M."
      },
      {
        "family": "Long",
        "given": "J."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "IEEE Trans Comput Aided Design"
    ],
    "date": [
      "2008-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "516–527,"
    ],
    "title": [
      "Optimizing thermal sensor allocation for microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Sharifi",
        "given": "S."
      },
      {
        "family": "Simunic Rosing",
        "given": "T."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "title": [
      "Accurate temperature sensing for efficient thermal management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Memik",
        "given": "S.O."
      },
      {
        "family": "Mukherjee",
        "given": "R."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE Trans VLSI"
    ],
    "date": [
      "2006-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1165–1174,"
    ],
    "title": [
      "An integrated approach to thermal management in high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Xie",
        "given": "Y."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proceedings of IEEE Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Montpellier, France"
    ],
    "title": [
      "Reliability-aware SOC voltage islands partition and floorplan"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "He",
        "given": "Z."
      },
      {
        "family": "Peng",
        "given": "Z."
      },
      {
        "family": "Eles",
        "given": "P."
      },
      {
        "family": "Rosinger",
        "given": "P."
      },
      {
        "given": "Al-Hashimi"
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "J Electron Testing Theory Appl"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "1–3"
    ],
    "pages": [
      "247–257,"
    ],
    "title": [
      "B.M.: Thermal-aware SoC test scheduling with test set partitioning and interleaving"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "citation-number": [
      "1."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "ACOTES programming model, submitted to the International Journal on Parallel Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Al-Kadi",
        "given": "G."
      },
      {
        "given": "Terechko"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the 4th International Conference on High Performance and Embedded Architectures and Compilers"
    ],
    "date": [
      "January 25–28, (2009"
    ],
    "location": [
      "Paphos, Cyprus"
    ],
    "title": [
      "A.S.: A hardware task scheduler for embedded video processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Azevedo",
        "given": "A."
      },
      {
        "family": "Meenderinck",
        "given": "C."
      },
      {
        "family": "Juurlink",
        "given": "B.H.H."
      },
      {
        "family": "Terechko",
        "given": "A."
      },
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Alvarez",
        "given": "M."
      },
      {
        "given": "Ramírez"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the 4th International conference on High Performance and Embedded Architectures and Compilers HiPEAC"
    ],
    "date": [
      "2009"
    ],
    "pages": [
      "404–418,"
    ],
    "title": [
      "A.: Parallel H.264 decoding on an embedded multicore processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Christie",
        "given": "P."
      },
      {
        "family": "Nackaerts",
        "given": "A."
      },
      {
        "family": "Kumar",
        "given": "A."
      },
      {
        "family": "Terechko",
        "given": "A.S."
      },
      {
        "family": "Doornbos",
        "given": "G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "International Electron Devices Meeting"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "Rapid design flows for advanced technology pathfinding, invited paper"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darema",
        "given": "F."
      }
    ],
    "citation-number": [
      "5."
    ],
    "collection-title": [
      "Lecture Notes in Computer Science"
    ],
    "container-title": [
      "Recent Advances in Parallel Virtual Machine and Message Passing Interface: 8th European PVM/MPI Users’ Group Meeting"
    ],
    "date": [
      "September",
      "2001",
      "2001"
    ],
    "location": [
      "Santorini/Thera, Greece"
    ],
    "pages": [
      "1,"
    ],
    "title": [
      "SPMD model: Past, present and future"
    ],
    "type": "paper-conference",
    "volume": [
      "23–26",
      "2131"
    ]
  },
  {
    "citation-number": [
      "6."
    ],
    "container-title": [
      "ACM SIGARCH Comput Arch News Arch"
    ],
    "date": [
      "1990-12"
    ],
    "issue": [
      "4"
    ],
    "location": [
      "Hill, M.D"
    ],
    "note": [
      "Accessed October 2009. 7."
    ],
    "pages": [
      "18–21,"
    ],
    "publisher": [
      "What"
    ],
    "title": [
      "H.264/MPEG-4 Part 10 White Paper, two page summary of MPEG CABAC, available at",
      "is scalability?"
    ],
    "type": "article-journal",
    "url": [
      "http://www.rgu.ac.uk/files/h264_cabac.pdf."
    ],
    "volume": [
      "18"
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2008-07"
    ],
    "location": [
      "Hill, M.D., Marty, M.R"
    ],
    "pages": [
      "33–38,"
    ],
    "title": [
      "Amdahl’s law in the multicore era"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Augusteijn",
        "given": "L."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "J Instruct Level Parallelism"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Instruction scheduling for trimedia"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "given": "Terechko"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Trans High-Performance Embedded Arch Compilers"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "A.: A multithreaded multicore system for embedded media processing"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      },
      {
        "family": "Jouppi",
        "given": "N."
      },
      {
        "family": "Tullsen",
        "given": "D."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "37th International Symposium on Microarchitecture"
    ],
    "date": [
      "2004-12"
    ],
    "location": [
      "Micro-37, Portland, Oregon"
    ],
    "title": [
      "Conjoined-core chip multiprocessing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "R."
      },
      {
        "family": "Tullsen",
        "given": "D.M."
      },
      {
        "given": "Jouppi"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of the Parallel Architectures and Compiler Techniques"
    ],
    "date": [
      "September",
      "2006",
      "2006"
    ],
    "location": [
      "Seattle, USA"
    ],
    "pages": [
      "23–32,"
    ],
    "title": [
      "N.P.: Core architecture optimization for heterogeneous chip multiprocessors"
    ],
    "type": "paper-conference",
    "volume": [
      "16–20"
    ]
  },
  {
    "author": [
      {
        "family": "Limberg",
        "given": "T."
      },
      {
        "family": "Winter",
        "given": "M."
      },
      {
        "family": "Bimberg",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2009-07"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "title": [
      "A heterogeneous MpSoc with hardware supported dynamic task scheduling for software defined radio"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mogul",
        "given": "J.C."
      },
      {
        "family": "Mudigonda",
        "given": "J."
      },
      {
        "family": "Binkert",
        "given": "N."
      },
      {
        "family": "Rangana-than",
        "given": "P."
      },
      {
        "family": "Talwar",
        "given": "V."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "26–41"
    ],
    "title": [
      "Using asymmetric single-ISA CMPs to save energy on operating systems"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "citation-number": [
      "15."
    ],
    "date": [
      "2008"
    ],
    "location": [
      "In",
      "Stanford"
    ],
    "publisher": [
      "HotChips"
    ],
    "title": [
      "Rock: A SPARC CMT Processor"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Själander",
        "given": "M."
      },
      {
        "family": "Terechko",
        "given": "A."
      },
      {
        "given": "Duranton"
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of the 2008 11th EUROMICRO Conference on Dig-16 Rapid Technology-Aware DSE for Embedded Heterogeneous Multiprocessors 275 ital System Design Architectures, Methods and Tools"
    ],
    "date": [
      "2008"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "note": [
      "ISBN:978–0-7695–3277–6."
    ],
    "pages": [
      "149–157,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "M.: A look-ahead task management unit for embedded multi-core architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Technology-Aware Design, IMEC, Leuven, http://www.imec.be/tad/.September"
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2009"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Terechko",
        "given": "A."
      },
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Al-Kadi",
        "given": "G."
      },
      {
        "family": "Lahiri",
        "given": "A."
      },
      {
        "family": "Guntur",
        "given": "S."
      },
      {
        "family": "Duranton",
        "given": "M."
      },
      {
        "family": "Christie",
        "given": "P."
      },
      {
        "family": "Nackaerts",
        "given": "A."
      },
      {
        "family": "Kumar",
        "given": "A."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Invited Presentation at Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO’09",
      "in conjunction with the 4th International Conference on High-Performance and Embedded Architectures and Compilers (HiPEAC), Paphos"
    ],
    "date": [
      "2009-01-25",
      "January 25–28, (2009"
    ],
    "location": [
      "Cyprus"
    ],
    "title": [
      "Performance density exploration of heterogeneous multicore architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Terechko",
        "given": "A."
      },
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Al-Kadi",
        "given": "G."
      },
      {
        "family": "Guntur",
        "given": "S."
      },
      {
        "family": "Lahiri",
        "given": "A."
      },
      {
        "family": "Duranton",
        "given": "M."
      },
      {
        "family": "Wüst",
        "given": "C."
      },
      {
        "family": "Christie",
        "given": "P."
      },
      {
        "family": "Nackaerts",
        "given": "A."
      },
      {
        "given": "Kumar"
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2010"
    ],
    "note": [
      "to be published In: ACM Transactions on Embedded Computing Systems, special issue on Embedded Systems for Real-time Multimedia,"
    ],
    "title": [
      "A.: Balancing programmability and silicon efficiency of heterogeneous multicore architectures"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ungerer",
        "given": "T."
      },
      {
        "family": "Robic",
        "given": "B."
      },
      {
        "given": "Silc"
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "ACM Comput Surv (CSUR) Arch"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "29–63,"
    ],
    "title": [
      "J.: A survey of processors with explicit multithreading"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Waerdt",
        "given": "J.-W.",
        "particle": "van de"
      },
      {
        "family": "Vassiliadis",
        "given": "S."
      },
      {
        "family": "Sanjeev",
        "given": "D."
      },
      {
        "family": "Mirolo",
        "given": "S."
      },
      {
        "family": "Yen",
        "given": "C."
      },
      {
        "family": "Zhong",
        "given": "B."
      },
      {
        "family": "Basto",
        "given": "C."
      },
      {
        "family": "Itegem",
        "given": "J.-P.",
        "particle": "van"
      },
      {
        "family": "Dinesh",
        "given": "A."
      },
      {
        "family": "Kulbhushan",
        "given": "K."
      },
      {
        "family": "Rodriguez",
        "given": "P."
      },
      {
        "family": "Antwerpen",
        "given": "H.",
        "particle": "van"
      },
      {
        "family": "Philips Semiconductors",
        "given": "The TM3270",
        "particle": "media-processor."
      },
      {
        "family": "San Jose",
        "given": "C.A."
      },
      {
        "given": "Microarchitecture"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proceedings of the 38th Annual IEEE/ACM International Symposium"
    ],
    "date": [
      "2005",
      "2005-11-16"
    ],
    "location": [
      "Barcelona, ISBN",
      "Part IV"
    ],
    "pages": [
      "331–342",
      "0–7695–2440–0"
    ],
    "title": [
      "MICRO-38"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "1."
    ],
    "edition": [
      "ARMv7-R"
    ],
    "title": [
      "ARM Architecture Reference Manual ARMv7-A and"
    ],
    "type": null,
    "url": [
      "http://infocenter."
    ]
  },
  {
    "author": [
      {
        "given": "Halfhill"
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2009"
    ],
    "title": [
      "T.: ARM’s Smallest Thumb, Microprocessor Report"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yiu",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Burlington, MA, USA"
    ],
    "publisher": [
      "Newnes"
    ],
    "title": [
      "The Definitive Guide to the ARM Cortex-M3"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Halfhill",
        "given": "T."
      },
      {
        "family": "Multiprocessor",
        "given": "A.R.M.’s Midsize"
      },
      {
        "family": "Report",
        "given": "Microprocessor"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2009"
    ],
    "type": null
  },
  {
    "citation-number": [
      "5."
    ],
    "title": [
      "ARM announces ‘Osprey’ A9 core as Atom-beater, EETimes"
    ],
    "type": null,
    "url": [
      "http://www.eetimes.eu/"
    ]
  },
  {
    "citation-number": [
      "6."
    ],
    "title": [
      "The Embedded Microprocessor Benchmark Consortium"
    ],
    "type": null,
    "url": [
      "http://www.eembc.org."
    ]
  },
  {
    "author": [
      {
        "family": "CPU2000",
        "given": "S.P.E.C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "note": [
      "8. Xilinx,"
    ],
    "title": [
      "Standard Performance Evaluation Corporation"
    ],
    "type": null,
    "url": [
      "http://www.spec.org/",
      "http://www.xilinx.com."
    ]
  },
  {
    "citation-number": [
      "9."
    ],
    "title": [
      "Logic Tile HBI-0172, RealView LT-XC5VLX330 UserGuide"
    ],
    "type": null,
    "url": [
      "http://infocenter.arm.com."
    ]
  },
  {
    "citation-number": [
      "10."
    ],
    "title": [
      "RealView Emulation Baseboard User Guide"
    ],
    "type": null,
    "url": [
      "http://infocenter.arm.com."
    ]
  },
  {
    "citation-number": [
      "11."
    ],
    "title": [
      "User Guide, Fast Model Tools Version 5.1"
    ],
    "type": null,
    "url": [
      "http://infocenter.arm.com."
    ]
  },
  {
    "author": [
      {
        "given": "L.I.S.A.+"
      }
    ],
    "citation-number": [
      "12."
    ],
    "title": [
      "Language Reference Manual for Fast Models Version 5.1"
    ],
    "type": null,
    "url": [
      "http://infocenter.arm.com."
    ]
  },
  {
    "author": [
      {
        "family": "Seal",
        "given": "D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2000"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "ARM Architecture Reference Manual"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "14."
    ],
    "title": [
      "SystemVerilog Reference Verification Methodology"
    ],
    "type": null,
    "url": [
      "http://www.eetimes.com/news/design/"
    ]
  },
  {
    "citation-number": [
      "15."
    ],
    "location": [
      "SystemVerilog"
    ],
    "title": [
      "Open Verification Library, Accellera"
    ],
    "type": null,
    "url": [
      "http://www.eda-stds.org/ovl/.",
      "http://www.systemverilog.org/."
    ],
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Merz",
        "given": "S."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Springer, LNCS 2067"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "3–38,"
    ],
    "title": [
      "Modeling and Verification of Parallel Processes"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bingham",
        "given": "J."
      },
      {
        "family": "Erickson",
        "given": "J."
      },
      {
        "family": "Singh",
        "given": "G."
      },
      {
        "family": "Andersen",
        "given": "F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "International Conference on Formal Methods in Computer-aided Design (FMCAD"
    ],
    "date": [
      "2009-11"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Industrial strength refinement checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Augustine",
        "given": "S."
      },
      {
        "family": "Gauthier",
        "given": "M."
      },
      {
        "family": "Leibson",
        "given": "S."
      },
      {
        "family": "Macliesh",
        "given": "P."
      },
      {
        "family": "Martin",
        "given": "G."
      },
      {
        "family": "Maydan",
        "given": "D."
      },
      {
        "family": "Nedeljkovic",
        "given": "N."
      },
      {
        "given": "Wilson"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Hardware-Dependent Software: Principles and Practice"
    ],
    "date": [
      "2009"
    ],
    "editor": [
      {
        "family": "Ecker",
        "given": "W."
      },
      {
        "family": "Müller",
        "given": "W."
      },
      {
        "family": "Dömer",
        "given": "R."
      }
    ],
    "location": [
      "Heidelberg"
    ],
    "pages": [
      "173–202"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "B.: Generation and use of an ASIP software tool chain"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bailey",
        "given": "B."
      },
      {
        "family": "Martin",
        "given": "G."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2010"
    ],
    "location": [
      "Heidelberg"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "ESL Models and their Application: Electronic System Level Design and Verification in Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bellas",
        "given": "N."
      },
      {
        "family": "Katsavounidis",
        "given": "I."
      },
      {
        "family": "Koziri",
        "given": "M."
      },
      {
        "family": "Zacharis",
        "given": "D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Design Automation Conference User Track"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "note": [
      "Cited 21 September (2009)."
    ],
    "title": [
      "Mapping the AVS video decoder on a heterogeneous dual-core SIMD processor"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.dac.com/46th/proceedings/slides/07U_2.pdf."
    ]
  },
  {
    "author": [
      {
        "family": "Ezer",
        "given": "G."
      },
      {
        "family": "Moolenaar",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "GSPx Conference"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "title": [
      "MPSOC flow for multiformat video decoder based on configurable and extensible processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leibson",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Elsevier-Morgan Kaufmann"
    ],
    "title": [
      "Designing SOCs with Configured Cores: Unleashing the Tensilica Diamond Cores Technology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "C."
      },
      {
        "family": "Leibson",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Prentice-Hall PTR"
    ],
    "title": [
      "Engineering the Complex SOC: Fast, Flexible Design with Configurable Procesors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sanghavi",
        "given": "H."
      },
      {
        "family": "Andrews",
        "given": "N."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Processor Description Languages"
    ],
    "date": [
      "2008"
    ],
    "editor": [
      {
        "family": "Mishra",
        "given": "P."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "183–216,"
    ],
    "publisher": [
      "Elsevier-Morgan Kaufmann"
    ],
    "title": [
      "TIE: An ADL for designing application-specific instruction set extensions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Meyr",
        "given": "H."
      },
      {
        "family": "Moeneclaey",
        "given": "M."
      },
      {
        "family": "Fechtel",
        "given": "S."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1998"
    ],
    "isbn": [
      "0"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital Communication Receivers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dahlgren",
        "given": "F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "9th International Forum on Embedded MPSoC and Multicore, Technological Trends, Design Constraints and Architectural Challenges in Mobile Phone Platforms, ST-Ericsson"
    ],
    "date": [
      "2009-10"
    ],
    "type": "chapter",
    "url": [
      "In:",
      "http://www.mpsoc-forum.org/2009/slides/Dahlgren.pdf,"
    ]
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "C."
      },
      {
        "given": "In"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009-10"
    ],
    "location": [
      "Tensilica, USA"
    ],
    "title": [
      "9th International Forum on Embedded MPSoC and Multicore, Technological Trends, Energy-Efficient LTE Baseband with Extensible Dataplane Processor Units"
    ],
    "type": null,
    "url": [
      "http://www.mpsoc-forum.org/2009/slides/Rowen.pdf,"
    ]
  },
  {
    "author": [
      {
        "family": "Berkel",
        "particle": "van"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of IEEE Conference Design, Automation and Test in Europe (DATE ’09), Multi Core for Mobile Phone"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "title": [
      "K"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Müller",
        "given": "S."
      },
      {
        "family": "Schreger",
        "given": "M."
      },
      {
        "family": "Kabutz",
        "given": "M."
      },
      {
        "family": "Alles",
        "given": "M."
      },
      {
        "family": "Kienle",
        "given": "F."
      },
      {
        "given": "When"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of IEEE Conference Design, Automation and Test in Europe (DATE ’09), A Novel LDPC Decoder for DVB-S2 IP"
    ],
    "date": [
      "2009"
    ],
    "location": [
      "Nice, France"
    ],
    "pages": [
      "1308–1313,"
    ],
    "title": [
      "N"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ETSI)",
        "given": "E.T.S.I."
      }
    ],
    "citation-number": [
      "6."
    ],
    "pages": [
      "302 307 1 1 2"
    ],
    "title": [
      "Digital Video Broadcasting (DVB) Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications"
    ],
    "type": null
  },
  {
    "citation-number": [
      "7."
    ],
    "date": [
      "ibm.com/chips/techlib/techlib.nsf/techdocs/1741C509C5F64B3300257460006FD68D/$file/ CellBE_PXCell_Handbook_v1.11_12May08_pub.pdf, May (2008"
    ],
    "title": [
      "IBM Cell Processor, Cell Broadband Engine Programming Handbook"
    ],
    "type": null,
    "url": [
      "https://www-01."
    ]
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Mentor Graphics"
    ],
    "title": [
      "High Level Synthesis Tool “Catapult C Synthesis”"
    ],
    "type": "article-journal",
    "url": [
      "http://www.mentor.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Alles",
        "given": "M."
      },
      {
        "family": "Lehnigk-Emden",
        "given": "T."
      },
      {
        "family": "Brehm",
        "given": "C."
      },
      {
        "given": "When"
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of EDA Workshop 2009, A Rapid Prototyping Environment for ASIP Validation in Wireless Systems"
    ],
    "date": [
      "2009"
    ],
    "isbn": [
      "978"
    ],
    "location": [
      "VDE, Dresden, Germany"
    ],
    "pages": [
      "43–48,"
    ],
    "title": [
      "N"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shukla",
        "given": "S.K."
      },
      {
        "family": "Pixley",
        "given": "C."
      },
      {
        "family": "Smith",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Design Test Comput"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "335–337,"
    ],
    "title": [
      "The true state of the art of ESL design"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Lazarescu",
        "given": "M.T."
      },
      {
        "family": "Bammi",
        "given": "J.R."
      },
      {
        "family": "Harcourt",
        "given": "E."
      },
      {
        "family": "Lavagno",
        "given": "L."
      },
      {
        "family": "Lajolo",
        "given": "M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of HLDVT’00"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "167–172,"
    ],
    "title": [
      "Compilation-based software performance estimation for system level design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schnerr",
        "given": "J."
      },
      {
        "family": "Bringmann",
        "given": "O."
      },
      {
        "family": "Viehl",
        "given": "A."
      },
      {
        "given": "Rosenstiel"
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of DAC 2008"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "290–295,"
    ],
    "title": [
      "W.: High-performance timing simulation of embedded software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "Z."
      },
      {
        "given": "Herkersdorf"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "A.: An efficient approach for system-level timing simulation of compiler-optimized embedded software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kempf",
        "given": "T."
      },
      {
        "family": "Karuri",
        "given": "K."
      },
      {
        "family": "Wallentowitz",
        "given": "S."
      },
      {
        "family": "Ascheid",
        "given": "G."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "given": "Meyr"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proceedings of DATE ’06"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "468–473,"
    ],
    "title": [
      "H.: A SW performance estimation framework for early system-level-design using fine-grained instrumentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meyerowitz",
        "given": "T."
      },
      {
        "family": "Vincentelli",
        "given": "A.S."
      },
      {
        "family": "Sauermann",
        "given": "M."
      },
      {
        "family": "Langen",
        "given": "D."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of DATE’08"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "276–279,"
    ],
    "title": [
      "Source-level timing annotation and simulation for a heterogeneous multiprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of ISCAS ‘04"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Chang, N.Y., Lee, K.B., Jen, C.W"
    ],
    "pages": [
      "129–132,"
    ],
    "title": [
      "Trace-path analysis and performance estimation for multimedia application in embedded systems"
    ],
    "type": "paper-conference",
    "volume": [
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Giorgi",
        "given": "R."
      },
      {
        "family": "Prete",
        "given": "C.A."
      },
      {
        "family": "Prina",
        "given": "G."
      },
      {
        "given": "Ricciardi"
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proceedings of 30th HICSS"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "266–275,"
    ],
    "title": [
      "L.: A workload generation environment for tracedriven simulation of shared-bus multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madsen",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proceedings of 24th RTSS03"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "82–92,"
    ],
    "title": [
      "Network-on-chip modeling for system-level multiprocessor simulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thiele",
        "given": "L."
      },
      {
        "family": "Chakraborty",
        "given": "S."
      },
      {
        "family": "Gries",
        "given": "M."
      },
      {
        "given": "Kunzli"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proceedings of DAC 2002"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "880–885,"
    ],
    "title": [
      "S.: A framework for evaluating design tradeoffs in packet processing architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Isshiki",
        "given": "T."
      },
      {
        "family": "Li",
        "given": "D."
      },
      {
        "family": "Kunieda",
        "given": "H."
      },
      {
        "family": "Isomura",
        "given": "T."
      },
      {
        "family": "Satou",
        "given": "K."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of DAC 2009"
    ],
    "date": [
      "2009"
    ],
    "title": [
      "Trace-driven workload simulation method for multiprocessor system-on-chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "R."
      },
      {
        "family": "Pearson",
        "given": "D."
      },
      {
        "family": "Pingali",
        "given": "K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Proceedings of ACM SIGPLAN ‘94"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "171–185,"
    ],
    "title": [
      "The program structure tree: Computing control regions in linear time"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Urfianto",
        "given": "M.Z."
      },
      {
        "family": "Isshiki",
        "given": "T."
      },
      {
        "family": "Khan",
        "given": "A.U."
      },
      {
        "family": "Li",
        "given": "D."
      },
      {
        "family": "Kunieda",
        "given": "H."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEICE Trans"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1748–1756,"
    ],
    "title": [
      "Decomposition of task-level concurrency on C programs applied to the design of multiprocessor SoC"
    ],
    "type": "article-journal",
    "volume": [
      "91-A(7"
    ]
  },
  {
    "author": [
      {
        "family": "Urfianto",
        "given": "M.Z."
      },
      {
        "family": "Isshiki",
        "given": "T."
      },
      {
        "family": "Khan",
        "given": "A.U."
      },
      {
        "family": "Li",
        "given": "D."
      },
      {
        "given": "Kunieda"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEICE Trans"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "1185–1196,"
    ],
    "title": [
      "H.: A multiprocessor SoC architecture with efficient communication infrastructure and advanced compiler support for easy application development"
    ],
    "type": "article-journal",
    "volume": [
      "91-A(4"
    ]
  },
  {
    "author": [
      {
        "family": "Ceng",
        "given": "J."
      },
      {
        "family": "Castrillon",
        "given": "J."
      },
      {
        "family": "Sheng",
        "given": "W."
      },
      {
        "family": "Scharwächter",
        "given": "H."
      },
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Ascheid",
        "given": "G."
      },
      {
        "family": "Meyr",
        "given": "H."
      },
      {
        "family": "Isshiki",
        "given": "T."
      },
      {
        "family": "Kunieda",
        "given": "H."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proceedings of DAC 2008"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "754–759,"
    ],
    "title": [
      "MAPS: An integrated framework for MPSoC application parallelization",
      "Index"
    ],
    "type": "paper-conference"
  }
]
