module data_memory(
    input clk,

    input mem_read,
    input mem_write,

    input [7:0] address,
    input [7:0] write_data,

    output reg [7:0] read_data
);

reg [7:0] memory [0:255];

always @(posedge clk)
begin
    if(mem_write)
        memory[address] <= write_data;
end

always @(*)
begin
    if(mem_read)
        read_data = memory[address];
    else
        read_data = 8'b00000000;
end
initial
begin
    memory[10] = 8'd99;
end

endmodule