/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2022
 * Author(s): Jesse Taube <Mr.Bossman075@gmail.com>
 * Copyright (C) 2023 Emcraft Systems
 * Author(s): Vladimir Skvortsov <vskvortsov@emcraft.com>
 */

#ifndef __DT_BINDINGS_CLOCK_IMXRT1170_H
#define __DT_BINDINGS_CLOCK_IMXRT1170_H

#define IMXRT1170_CLK_DUMMY			0
#define IMXRT1170_CLK_OSC			1
#define IMXRT1170_CLK_OSC_32K			2
#define IMXRT1170_CLK_RCOSC_16M			3
#define IMXRT1170_CLK_RCOSC_48M			4
#define IMXRT1170_CLK_RCOSC_48M_DIV2		5
#define IMXRT1170_CLK_RCOSC_400M		6
#define IMXRT1170_CLK_PLL_ARM			7
#define IMXRT1170_CLK_PLL_AUDIO			8
#define IMXRT1170_CLK_PLL_VIDEO			9
#define IMXRT1170_CLK_PLL1			10
#define IMXRT1170_CLK_PLL1_DIV2			11
#define IMXRT1170_CLK_PLL1_DIV5			12
#define IMXRT1170_CLK_PLL2			13
#define IMXRT1170_CLK_PLL2_PFD0			14
#define IMXRT1170_CLK_PLL2_PFD1			15
#define IMXRT1170_CLK_PLL2_PFD2			16
#define IMXRT1170_CLK_PLL2_PFD3			17
#define IMXRT1170_CLK_PLL3			18
#define IMXRT1170_CLK_PLL3_DIV2			19
#define IMXRT1170_CLK_PLL3_PFD0			20
#define IMXRT1170_CLK_PLL3_PFD1			21
#define IMXRT1170_CLK_PLL3_PFD2			22
#define IMXRT1170_CLK_PLL3_PFD3			23

/* root clocks */
#define IMXRT1170_CLK_ROOT_M7			24
#define IMXRT1170_CLK_ROOT_M4			25
#define IMXRT1170_CLK_ROOT_BUS			26
#define IMXRT1170_CLK_ROOT_BUS_LPSR		27
#define IMXRT1170_CLK_ROOT_SEMC			28
#define IMXRT1170_CLK_ROOT_ADC1			29
#define IMXRT1170_CLK_ROOT_ADC2			30
#define IMXRT1170_CLK_ROOT_GPT1			31
#define IMXRT1170_CLK_ROOT_FLEXSPI1		32
#define IMXRT1170_CLK_ROOT_FLEXSPI2		33
#define IMXRT1170_CLK_ROOT_CAN1 		34
#define IMXRT1170_CLK_ROOT_CAN2 		35
#define IMXRT1170_CLK_ROOT_CAN3 		36
#define IMXRT1170_CLK_ROOT_LPUART1		37
#define IMXRT1170_CLK_ROOT_LPI2C1		38
#define IMXRT1170_CLK_ROOT_LPI2C2		39
#define IMXRT1170_CLK_ROOT_LPI2C3		40
#define IMXRT1170_CLK_ROOT_LPI2C4		41
#define IMXRT1170_CLK_ROOT_LPI2C5		42
#define IMXRT1170_CLK_ROOT_LPI2C6		43
#define IMXRT1170_CLK_ROOT_LPSPI1		44
#define IMXRT1170_CLK_ROOT_LPSPI2		45
#define IMXRT1170_CLK_ROOT_LPSPI3		46
#define IMXRT1170_CLK_ROOT_LPSPI4		47
#define IMXRT1170_CLK_ROOT_LPSPI5		48
#define IMXRT1170_CLK_ROOT_LPSPI6		49
#define IMXRT1170_CLK_ROOT_ENET1		50
#define IMXRT1170_CLK_ROOT_USDHC1		51

/* periph gates */
#define IMXRT1170_CLK_M7			52
#define IMXRT1170_CLK_EDMA			53
#define IMXRT1170_CLK_FLEXSPI1			54
#define IMXRT1170_CLK_FLEXSPI2			55
#define IMXRT1170_CLK_SEMC			56
#define IMXRT1170_CLK_ADC1			57
#define IMXRT1170_CLK_ADC2			58
#define IMXRT1170_CLK_GPT1			59
#define IMXRT1170_CLK_CAN1			60
#define IMXRT1170_CLK_CAN2			61
#define IMXRT1170_CLK_CAN3			62
#define IMXRT1170_CLK_LPUART1			63
#define IMXRT1170_CLK_LPI2C1			64
#define IMXRT1170_CLK_LPI2C2			65
#define IMXRT1170_CLK_LPI2C3			66
#define IMXRT1170_CLK_LPI2C4			67
#define IMXRT1170_CLK_LPI2C5			68
#define IMXRT1170_CLK_LPI2C6			69
#define IMXRT1170_CLK_LPSPI1			70
#define IMXRT1170_CLK_LPSPI2			71
#define IMXRT1170_CLK_LPSPI3			72
#define IMXRT1170_CLK_LPSPI4			73
#define IMXRT1170_CLK_LPSPI5			74
#define IMXRT1170_CLK_LPSPI6			75
#define IMXRT1170_CLK_ENET1			76
#define IMXRT1170_CLK_USDHC1			77
#define IMXRT1170_CLK_BUS			78
#define IMXRT1170_CLK_USB			79

#define IMXRT1170_CLK_END			80

#endif /* __DT_BINDINGS_CLOCK_IMXRT1170_H */
