module wideexpr_00608(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[7]?(ctrl[2]?s7:($signed(~&(~|(((s3)>>(s3))<=((s7)&(s2))))))|((ctrl[2]?$signed(({1{(s7)>>(1'sb1)}})+(|(-(5'b00011)))):(ctrl[0]?+((-(3'sb001))<<<((5'sb00001)+(3'b111))):(ctrl[1]?(ctrl[3]?$signed(4'b1000):(ctrl[3]?s5:6'sb011001)):(4'sb0011)+((s2)&(6'sb111011))))))):-(((ctrl[2]?$signed(((ctrl[5]?{4{3'sb011}}:(ctrl[1]?s6:2'sb01)))<($signed((1'sb1)<<(5'b01100)))):(($signed((ctrl[7]?1'sb0:u7)))|($signed((2'sb10)<<<(1'sb1))))&(s3)))>>>({s7,4'sb0100})));
  assign y1 = ^($signed(s1));
  assign y2 = 3'b110;
  assign y3 = {-((ctrl[3]?$signed($unsigned(2'sb00)):($signed(((ctrl[1]?s7:1'sb0))&(+(u2))))<<<(((3'sb111)<<((2'sb11)^(6'b100011)))<(s7)))),$signed(+({1{3'sb000}})),(u3)>>($signed({-((ctrl[6]?+(u2):(2'sb11)<<<(3'sb100))),(4'sb0010)^~(s7),(-(-(5'sb01000)))<<(4'sb1011)}))};
  assign y4 = $signed($signed(s5));
  assign y5 = |(u1);
  assign y6 = (5'sb11101)<<<(u0);
  assign y7 = $signed(s6);
endmodule
