

Implementation tool: Xilinx Vivado v.2024.2
Project:             matrixmul
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Tue Feb 11 16:39:11 +0800 2025

#=== Post-Implementation Resource usage ===
SLICE:           16
LUT:             42
FF:              39
DSP:              3
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.884
CP achieved post-implementation: 3.884
Timing met
