{
  "design": {
    "design_info": {
      "boundary_crc": "0x14B81F2D2802F6EE",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "ib_memory_system",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "cn_iter0_24_func0": "",
      "cn_iter0_24_func1": "",
      "cn_iter0_24_func2": "",
      "cn_iter0_24_func3": "",
      "cn_iter25_49_func0": "",
      "cn_iter25_49_func1": "",
      "cn_iter25_49_func2": "",
      "cn_iter25_49_func3": "",
      "dn_iter0_24": "",
      "dn_iter25_49": "",
      "vn_iter0_24_func0": "",
      "vn_iter0_24_func1": "",
      "vn_iter25_49_func0": "",
      "vn_iter25_49_func1": ""
    },
    "interface_ports": {
      "cn_iter0_m0_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m0_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m1_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m1_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m2_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m2_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m3_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter0_m3_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m0_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m0_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m1_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m1_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m2_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m2_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m3_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "cn_iter1_m3_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "dn_iter0_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "dn_iter0_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "dn_iter1_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "dn_iter1_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter0_m0_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter0_m0_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter0_m1_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter0_m1_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter1_m0_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter1_m0_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter1_m1_portA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      },
      "vn_iter1_m1_portB": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "cn_iter0_24_func0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter0_24_func0_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_0_24/lut_Iter0_24_Func0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter0_24_func1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter0_24_func1_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_0_24/lut_Iter0_24_Func1.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter0_24_func2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter0_24_func2_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_0_24/lut_Iter0_24_Func2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter0_24_func3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter0_24_func3_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_0_24/lut_Iter0_24_Func3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter25_49_func0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter25_49_func0_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_25_49/lut_Iter25_49_Func0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter25_49_func1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter25_49_func1_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_25_49/lut_Iter25_49_Func1.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter25_49_func2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter25_49_func2_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_25_49/lut_Iter25_49_Func2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "cn_iter25_49_func3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_cn_iter25_49_func3_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.CNU.3bit/Iter_25_49/lut_Iter25_49_Func3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "4"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "200"
          },
          "Write_Width_A": {
            "value": "4"
          },
          "Write_Width_B": {
            "value": "4"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "dn_iter0_24": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_dn_iter0_24_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.DNU.3bit/Iter_0_24/lut_Iter0_24_Func2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "2"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "2"
          },
          "Write_Width_B": {
            "value": "2"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "dn_iter25_49": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_dn_iter25_49_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.DNU.3bit/Iter_25_49/lut_Iter25_49_Func2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "2"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "2"
          },
          "Write_Width_B": {
            "value": "2"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "vn_iter0_24_func0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_vn_iter0_24_func0_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.VNU.3bit/Iter_0_24/lut_Iter0_24_Func0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "6"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "6"
          },
          "Write_Width_B": {
            "value": "6"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "vn_iter0_24_func1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_vn_iter0_24_func1_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.VNU.3bit/Iter_0_24/lut_Iter0_24_Func1.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "6"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "6"
          },
          "Write_Width_B": {
            "value": "6"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "vn_iter25_49_func0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_vn_iter25_49_func0_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.VNU.3bit/Iter_25_49/lut_Iter25_49_Func0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "6"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "6"
          },
          "Write_Width_B": {
            "value": "6"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "vn_iter25_49_func1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ib_memory_system_vn_iter25_49_func1_0",
        "parameters": {
          "Algorithm": {
            "value": "Minimum_Area"
          },
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Coe_File": {
            "value": "../../../../../../../python_prj/COE_BRAM32.VNU.3bit/Iter_25_49/lut_Iter25_49_Func1.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Dual_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "RD_ADDR_CHNG_A": {
            "value": "false"
          },
          "Read_Width_B": {
            "value": "6"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "400"
          },
          "Write_Width_A": {
            "value": "6"
          },
          "Write_Width_B": {
            "value": "6"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "BRAM_PORTA_2_1": {
        "interface_ports": [
          "cn_iter0_m2_portA",
          "cn_iter0_24_func2/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_1_1": {
        "interface_ports": [
          "cn_iter0_m1_portB",
          "cn_iter0_24_func1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_0_2": {
        "interface_ports": [
          "dn_iter0_portA",
          "dn_iter0_24/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_5_2": {
        "interface_ports": [
          "vn_iter1_m1_portB",
          "vn_iter25_49_func1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_4_2": {
        "interface_ports": [
          "vn_iter1_m0_portB",
          "vn_iter25_49_func0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_2_2": {
        "interface_ports": [
          "vn_iter0_m0_portA",
          "vn_iter0_24_func0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_1_2": {
        "interface_ports": [
          "dn_iter1_portA",
          "dn_iter25_49/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_6_1": {
        "interface_ports": [
          "cn_iter1_m2_portA",
          "cn_iter25_49_func2/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_2": {
        "interface_ports": [
          "dn_iter0_portB",
          "dn_iter0_24/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_3_1": {
        "interface_ports": [
          "cn_iter0_m3_portB",
          "cn_iter0_24_func3/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_6_1": {
        "interface_ports": [
          "cn_iter1_m2_portB",
          "cn_iter25_49_func2/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_3_2": {
        "interface_ports": [
          "vn_iter0_m1_portA",
          "vn_iter0_24_func1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_3_2": {
        "interface_ports": [
          "vn_iter0_m1_portB",
          "vn_iter0_24_func1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_4_1": {
        "interface_ports": [
          "cn_iter1_m0_portA",
          "cn_iter25_49_func0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_5_1": {
        "interface_ports": [
          "cn_iter1_m1_portB",
          "cn_iter25_49_func1/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_1_1": {
        "interface_ports": [
          "cn_iter0_m1_portA",
          "cn_iter0_24_func1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_0_1": {
        "interface_ports": [
          "cn_iter0_m0_portA",
          "cn_iter0_24_func0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_2_2": {
        "interface_ports": [
          "vn_iter0_m0_portB",
          "vn_iter0_24_func0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_4_1": {
        "interface_ports": [
          "cn_iter1_m0_portB",
          "cn_iter25_49_func0/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_7_1": {
        "interface_ports": [
          "cn_iter1_m3_portB",
          "cn_iter25_49_func3/BRAM_PORTB"
        ]
      },
      "BRAM_PORTB_1_2": {
        "interface_ports": [
          "dn_iter1_portB",
          "dn_iter25_49/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_3_1": {
        "interface_ports": [
          "cn_iter0_m3_portA",
          "cn_iter0_24_func3/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_5_2": {
        "interface_ports": [
          "vn_iter1_m1_portA",
          "vn_iter25_49_func1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_5_1": {
        "interface_ports": [
          "cn_iter1_m1_portA",
          "cn_iter25_49_func1/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_2_1": {
        "interface_ports": [
          "cn_iter0_m2_portB",
          "cn_iter0_24_func2/BRAM_PORTB"
        ]
      },
      "BRAM_PORTA_7_1": {
        "interface_ports": [
          "cn_iter1_m3_portA",
          "cn_iter25_49_func3/BRAM_PORTA"
        ]
      },
      "BRAM_PORTA_4_2": {
        "interface_ports": [
          "vn_iter1_m0_portA",
          "vn_iter25_49_func0/BRAM_PORTA"
        ]
      },
      "BRAM_PORTB_0_1": {
        "interface_ports": [
          "cn_iter0_m0_portB",
          "cn_iter0_24_func0/BRAM_PORTB"
        ]
      }
    }
  }
}