# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SD_Test.srcs/sources_1/new/SD_init.vhd" \
"../../../../../../UART/UART_Test/UART_Test.srcs/sources_1/new/UART_TXmod.vhd" \
"../../../../SD_Test.ip_user_files/bd/SD_init_test/ip/SD_init_test_SD_init_0_1/sim/SD_init_test_SD_init_0_1.vhd" \
"../../../../SD_Test.ip_user_files/bd/SD_init_test/ip/SD_init_test_UART_TXmod_0_0/sim/SD_init_test_UART_TXmod_0_0.vhd" \
"../../../../SD_Test.ip_user_files/bd/SD_init_test/sim/SD_init_test.vhd" \
"../../../../SD_Test.gen/sources_1/bd/SD_init_test/hdl/SD_init_test_wrapper.vhd" \

# Do not sort compile order
nosort
