
*** Running vivado
    with args -log dma_I2S_AXI4_TOP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_I2S_AXI4_TOP_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_I2S_AXI4_TOP_0_1.tcl -notrace
Command: synth_design -top dma_I2S_AXI4_TOP_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 301.047 ; gain = 90.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_I2S_AXI4_TOP_0_1' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/synth/dma_I2S_AXI4_TOP_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'I2S_AXI4_TOP' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_axi4_top.v:10]
INFO: [Synth 8-638] synthesizing module 'I2S_CLK' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_clk.v:10]
INFO: [Synth 8-256] done synthesizing module 'I2S_CLK' (1#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_clk.v:10]
INFO: [Synth 8-638] synthesizing module 'I2S' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s.v:10]
INFO: [Synth 8-256] done synthesizing module 'I2S' (2#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s.v:10]
INFO: [Synth 8-638] synthesizing module 'I2S_MUX' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_mux.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_mux.v:98]
INFO: [Synth 8-256] done synthesizing module 'I2S_MUX' (3#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_mux.v:10]
INFO: [Synth 8-638] synthesizing module 'I2S_AXI4_S2MM' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_axi4_s2mm.v:10]
INFO: [Synth 8-638] synthesizing module 'SDATA_FIFO' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/sdata_fifo.v:12]
INFO: [Synth 8-638] synthesizing module 'WRAP_FIFO2048x33' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/wrap_fifo2048x33.v:12]
	Parameter MM bound to: 2048 - type: integer 
	Parameter NN bound to: 33 - type: integer 
	Parameter DW bound to: 33 - type: integer 
	Parameter AW bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo2048x33' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/synth/fifo2048x33.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2045 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2044 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 3 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_3' declared at 'e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_3' [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/synth/fifo2048x33.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'fifo2048x33' (30#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/synth/fifo2048x33.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'WRAP_FIFO2048x33' (31#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/wrap_fifo2048x33.v:12]
INFO: [Synth 8-256] done synthesizing module 'SDATA_FIFO' (32#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/sdata_fifo.v:12]
INFO: [Synth 8-256] done synthesizing module 'I2S_AXI4_S2MM' (33#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_axi4_s2mm.v:10]
INFO: [Synth 8-256] done synthesizing module 'I2S_AXI4_TOP' (34#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/3b7b/src/i2s_axi4_top.v:10]
INFO: [Synth 8-256] done synthesizing module 'dma_I2S_AXI4_TOP_0_1' (35#1) [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/synth/dma_I2S_AXI4_TOP_0_1.v:57]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_pf_as has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[10]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[9]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 514.805 ; gain = 304.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 514.805 ; gain = 304.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [E:/hard_design/zed_dma/zed_dma.runs/dma_I2S_AXI4_TOP_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/hard_design/zed_dma/zed_dma.runs/dma_I2S_AXI4_TOP_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/hard_design/zed_dma/zed_dma.runs/dma_I2S_AXI4_TOP_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_I2S_AXI4_TOP_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_I2S_AXI4_TOP_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk24m]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports axi_aclk]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk24m]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports axi_aclk]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
can't read "wr_clk_period": no such variable
can't read "skew_value": no such variable
can't read "skew_value": no such variable
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_I2S_AXI4_TOP_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_I2S_AXI4_TOP_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 642.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:48 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sdata_wclk" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sdata_eop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:49 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---XORs : 
	               11 Bit    Wide XORs := 4     
	               10 Bit    Wide XORs := 4     
	                9 Bit    Wide XORs := 4     
	                8 Bit    Wide XORs := 4     
	                7 Bit    Wide XORs := 4     
	                6 Bit    Wide XORs := 4     
	                5 Bit    Wide XORs := 4     
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2S_CLK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module I2S 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module I2S_MUX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module synchronizer_ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module synchronizer_ff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module synchronizer_ff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---XORs : 
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               11 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_pf_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SDATA_FIFO 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module I2S_AXI4_S2MM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design dma_I2S_AXI4_TOP_0_1 has port s2mm_tkeep[3] driven by constant 1
INFO: [Synth 8-3917] design dma_I2S_AXI4_TOP_0_1 has port s2mm_tkeep[2] driven by constant 1
INFO: [Synth 8-3917] design dma_I2S_AXI4_TOP_0_1 has port s2mm_tkeep[1] driven by constant 1
INFO: [Synth 8-3917] design dma_I2S_AXI4_TOP_0_1 has port s2mm_tkeep[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[16]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[17]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[18]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[19]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[20]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[21]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[22]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[23]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[24]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[25]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[26]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[27]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[28]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[29]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[30]' (FDC) to 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/sdata_d1_reg[31]) is unused and will be removed from module dma_I2S_AXI4_TOP_0_1.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_1_3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 642.449 ; gain = 431.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    13|
|2     |LUT1     |     8|
|3     |LUT2     |   132|
|4     |LUT3     |    64|
|5     |LUT4     |   111|
|6     |LUT5     |    64|
|7     |LUT6     |    63|
|8     |MUXCY    |    48|
|9     |RAMB36E1 |     4|
|10    |FDCE     |   596|
|11    |FDPE     |    53|
|12    |FDRE     |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                                         |Module                                      |Cells |
+------+---------------------------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                                              |                                            |  1164|
|2     |  inst                                                                           |I2S_AXI4_TOP                                |  1164|
|3     |    U0_I2S                                                                       |I2S                                         |    32|
|4     |    U1_I2S                                                                       |I2S_0                                       |    32|
|5     |    U2_I2S                                                                       |I2S_1                                       |    48|
|6     |    U3_I2S                                                                       |I2S_2                                       |    48|
|7     |    U_I2S_AXI4_S2MM                                                              |I2S_AXI4_S2MM                               |   903|
|8     |      U_SDATA_FIFO                                                               |SDATA_FIFO                                  |   845|
|9     |        U0_WRAP_FIFO2048x33                                                      |WRAP_FIFO2048x33__xdcDup__1                 |   349|
|10    |          U_fifo2048x33                                                          |fifo2048x33__xdcDup__1                      |   343|
|11    |            U0                                                                   |fifo_generator_v13_1_3__2                   |   343|
|12    |              inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth_9              |   343|
|13    |                \gconvfifo.rf                                                    |fifo_generator_top_10                       |   343|
|14    |                  \grf.rf                                                        |fifo_generator_ramfifo_11                   |   343|
|15    |                    \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs_12                              |   142|
|16    |                      \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0_38          |    11|
|17    |                      \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1_39          |    11|
|18    |                      \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2_40          |    22|
|19    |                      \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3_41          |    22|
|20    |                    \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_13                                 |    52|
|21    |                      \gras.rsts                                                 |rd_status_flags_as_34                       |    16|
|22    |                        c0                                                       |compare_36                                  |     7|
|23    |                        c1                                                       |compare_37                                  |     6|
|24    |                      rpntr                                                      |rd_bin_cntr_35                              |    36|
|25    |                    \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_14                                 |   123|
|26    |                      \gwas.gpf.wrpf                                             |wr_pf_as_29                                 |    30|
|27    |                      \gwas.wsts                                                 |wr_status_flags_as_30                       |    16|
|28    |                        c1                                                       |compare_32                                  |     6|
|29    |                        c2                                                       |compare_33                                  |     7|
|30    |                      wpntr                                                      |wr_bin_cntr_31                              |    77|
|31    |                    \gntv_or_sync_fifo.mem                                       |memory_15                                   |     2|
|32    |                      \gbm.gbmg.gbmga.ngecc.bmg                                  |blk_mem_gen_v8_3_5_21                       |     2|
|33    |                        inst_blk_mem_gen                                         |blk_mem_gen_v8_3_5_synth_22                 |     2|
|34    |                          \gnbram.gnativebmg.native_blk_mem_gen                  |blk_mem_gen_top_23                          |     2|
|35    |                            \valid.cstr                                          |blk_mem_gen_generic_cstr_24                 |     2|
|36    |                              \ramloop[0].ram.r                                  |blk_mem_gen_prim_width_25                   |     1|
|37    |                                \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper_28                 |     1|
|38    |                              \ramloop[1].ram.r                                  |blk_mem_gen_prim_width__parameterized0_26   |     1|
|39    |                                \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized0_27 |     1|
|40    |                    rstblk                                                       |reset_blk_ramfifo_16                        |    24|
|41    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_17                          |     2|
|42    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_18                          |     2|
|43    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_19                          |     2|
|44    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_20                          |     2|
|45    |        U1_WRAP_FIFO2048x33                                                      |WRAP_FIFO2048x33                            |   430|
|46    |          U_fifo2048x33                                                          |fifo2048x33                                 |   343|
|47    |            U0                                                                   |fifo_generator_v13_1_3                      |   343|
|48    |              inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth                |   343|
|49    |                \gconvfifo.rf                                                    |fifo_generator_top                          |   343|
|50    |                  \grf.rf                                                        |fifo_generator_ramfifo                      |   343|
|51    |                    \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs                                 |   142|
|52    |                      \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0             |    11|
|53    |                      \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized1             |    11|
|54    |                      \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized2             |    22|
|55    |                      \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized3             |    22|
|56    |                    \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                    |    52|
|57    |                      \gras.rsts                                                 |rd_status_flags_as                          |    16|
|58    |                        c0                                                       |compare_7                                   |     7|
|59    |                        c1                                                       |compare_8                                   |     6|
|60    |                      rpntr                                                      |rd_bin_cntr                                 |    36|
|61    |                    \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                    |   123|
|62    |                      \gwas.gpf.wrpf                                             |wr_pf_as                                    |    30|
|63    |                      \gwas.wsts                                                 |wr_status_flags_as                          |    16|
|64    |                        c1                                                       |compare                                     |     6|
|65    |                        c2                                                       |compare_6                                   |     7|
|66    |                      wpntr                                                      |wr_bin_cntr                                 |    77|
|67    |                    \gntv_or_sync_fifo.mem                                       |memory                                      |     2|
|68    |                      \gbm.gbmg.gbmga.ngecc.bmg                                  |blk_mem_gen_v8_3_5                          |     2|
|69    |                        inst_blk_mem_gen                                         |blk_mem_gen_v8_3_5_synth                    |     2|
|70    |                          \gnbram.gnativebmg.native_blk_mem_gen                  |blk_mem_gen_top                             |     2|
|71    |                            \valid.cstr                                          |blk_mem_gen_generic_cstr                    |     2|
|72    |                              \ramloop[0].ram.r                                  |blk_mem_gen_prim_width                      |     1|
|73    |                                \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper                    |     1|
|74    |                              \ramloop[1].ram.r                                  |blk_mem_gen_prim_width__parameterized0      |     1|
|75    |                                \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized0    |     1|
|76    |                    rstblk                                                       |reset_blk_ramfifo                           |    24|
|77    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                             |     2|
|78    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_3                           |     2|
|79    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_4                           |     2|
|80    |                      \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_5                           |     2|
|81    |    U_I2S_CLK                                                                    |I2S_CLK                                     |    39|
|82    |    U_I2S_MUX                                                                    |I2S_MUX                                     |    62|
+------+---------------------------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 470 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:45 . Memory (MB): peak = 659.234 ; gain = 311.723
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 659.234 ; gain = 448.469
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk24m]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports axi_aclk]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U1_WRAP_FIFO2048x33/U_fifo2048x33/U0'
Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk24m]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports axi_aclk]'. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:54]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "wr_clk_period": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
can't read "skew_value": no such variable
Finished Parsing XDC File [e:/hard_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_I2S_AXI4_TOP_0_1_1/src/fifo2048x33/fifo2048x33/fifo2048x33_clocks.xdc] for cell 'inst/U_I2S_AXI4_S2MM/U_SDATA_FIFO/U0_WRAP_FIFO2048x33/U_fifo2048x33/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 110 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 1078.520 ; gain = 861.207
INFO: [Common 17-1381] The checkpoint 'E:/hard_design/zed_dma/zed_dma.runs/dma_I2S_AXI4_TOP_0_1_synth_1/dma_I2S_AXI4_TOP_0_1.dcp' has been generated.
