// Seed: 1669239057
module module_0 (
    input wor id_0,
    input wire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input wire id_8,
    input supply0 id_9,
    output wand id_10,
    output wand id_11
    , id_15, id_16,
    output supply1 id_12,
    output tri0 id_13
);
  wire id_17;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    input  wor   id_6,
    input  uwire id_7,
    output wor   id_8
    , id_10
);
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_1,
      id_8,
      id_8,
      id_5,
      id_6,
      id_1,
      id_10,
      id_6,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
