axi_clock_converter.v,verilog,xil_defaultlib,../../../../../../rtl/myCPU/IP/axi_clock_converter/sim/axi_clock_converter.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
