
Lab4_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a30  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003b3c  08003b3c  00013b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bec  08003bec  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003bec  08003bec  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003bec  08003bec  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bf0  08003bf0  00013bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000074  08003c68  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  08003c68  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d0f3  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f03  00000000  00000000  0002d190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  0002f098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002fd58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b8b  00000000  00000000  00030950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e442  00000000  00000000  000484db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008880e  00000000  00000000  0005691d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df12b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003884  00000000  00000000  000df17c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08003b24 	.word	0x08003b24

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08003b24 	.word	0x08003b24

0800014c <LED_BTN_toggle>:

uint32_t pressedCounter = 0;
uint8_t ledToggleTaskAdded = 0;

void LED_BTN_toggle(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 8000150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <LED_BTN_toggle+0x14>)
 8000156:	f001 fa04 	bl	8001562 <HAL_GPIO_TogglePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010c00 	.word	0x40010c00

08000164 <read_button>:

void read_button(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	b082      	sub	sp, #8
 8000168:	af00      	add	r7, sp, #0
	GPIO_PinState curBtnReadVal = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800016a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800016e:	482f      	ldr	r0, [pc, #188]	; (800022c <read_button+0xc8>)
 8000170:	f001 f9c8 	bl	8001504 <HAL_GPIO_ReadPin>
 8000174:	4603      	mov	r3, r0
 8000176:	71fb      	strb	r3, [r7, #7]
	if (prevBtnReadVal[0] == prevBtnReadVal[1] && prevBtnReadVal[1] == curBtnReadVal)
 8000178:	4b2d      	ldr	r3, [pc, #180]	; (8000230 <read_button+0xcc>)
 800017a:	781a      	ldrb	r2, [r3, #0]
 800017c:	4b2c      	ldr	r3, [pc, #176]	; (8000230 <read_button+0xcc>)
 800017e:	785b      	ldrb	r3, [r3, #1]
 8000180:	429a      	cmp	r2, r3
 8000182:	d147      	bne.n	8000214 <read_button+0xb0>
 8000184:	4b2a      	ldr	r3, [pc, #168]	; (8000230 <read_button+0xcc>)
 8000186:	785b      	ldrb	r3, [r3, #1]
 8000188:	79fa      	ldrb	r2, [r7, #7]
 800018a:	429a      	cmp	r2, r3
 800018c:	d142      	bne.n	8000214 <read_button+0xb0>
	{
		if (curBtnReadVal != buttonState)
 800018e:	4b29      	ldr	r3, [pc, #164]	; (8000234 <read_button+0xd0>)
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	79fa      	ldrb	r2, [r7, #7]
 8000194:	429a      	cmp	r2, r3
 8000196:	d01e      	beq.n	80001d6 <read_button+0x72>
		{
			buttonState = curBtnReadVal;
 8000198:	4a26      	ldr	r2, [pc, #152]	; (8000234 <read_button+0xd0>)
 800019a:	79fb      	ldrb	r3, [r7, #7]
 800019c:	7013      	strb	r3, [r2, #0]
			if (buttonState == PRESSED)
 800019e:	4b25      	ldr	r3, [pc, #148]	; (8000234 <read_button+0xd0>)
 80001a0:	781b      	ldrb	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d105      	bne.n	80001b2 <read_button+0x4e>
			{
				HAL_GPIO_TogglePin(LED_BTN_GPIO_Port, LED_BTN_Pin);
 80001a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001aa:	4820      	ldr	r0, [pc, #128]	; (800022c <read_button+0xc8>)
 80001ac:	f001 f9d9 	bl	8001562 <HAL_GPIO_TogglePin>
 80001b0:	e030      	b.n	8000214 <read_button+0xb0>
			}else
			{
				if (ledToggleTaskAdded == 1)
 80001b2:	4b21      	ldr	r3, [pc, #132]	; (8000238 <read_button+0xd4>)
 80001b4:	781b      	ldrb	r3, [r3, #0]
 80001b6:	2b01      	cmp	r3, #1
 80001b8:	d109      	bne.n	80001ce <read_button+0x6a>
				{
					SCH_Delete_Task(SCH_Find_Task(LED_BTN_toggle));
 80001ba:	4820      	ldr	r0, [pc, #128]	; (800023c <read_button+0xd8>)
 80001bc:	f000 fc90 	bl	8000ae0 <SCH_Find_Task>
 80001c0:	4603      	mov	r3, r0
 80001c2:	4618      	mov	r0, r3
 80001c4:	f000 fa78 	bl	80006b8 <SCH_Delete_Task>
					ledToggleTaskAdded = 0;
 80001c8:	4b1b      	ldr	r3, [pc, #108]	; (8000238 <read_button+0xd4>)
 80001ca:	2200      	movs	r2, #0
 80001cc:	701a      	strb	r2, [r3, #0]
				}
				pressedCounter = 0;
 80001ce:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <read_button+0xdc>)
 80001d0:	2200      	movs	r2, #0
 80001d2:	601a      	str	r2, [r3, #0]
 80001d4:	e01e      	b.n	8000214 <read_button+0xb0>
			}
		}else
		{
			if (buttonState == PRESSED)
 80001d6:	4b17      	ldr	r3, [pc, #92]	; (8000234 <read_button+0xd0>)
 80001d8:	781b      	ldrb	r3, [r3, #0]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d11a      	bne.n	8000214 <read_button+0xb0>
			{
				//check for press more than 1s
				++pressedCounter;
 80001de:	4b18      	ldr	r3, [pc, #96]	; (8000240 <read_button+0xdc>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	3301      	adds	r3, #1
 80001e4:	4a16      	ldr	r2, [pc, #88]	; (8000240 <read_button+0xdc>)
 80001e6:	6013      	str	r3, [r2, #0]
				if (pressedCounter * TICK_DURATION >= 1000)
 80001e8:	4b15      	ldr	r3, [pc, #84]	; (8000240 <read_button+0xdc>)
 80001ea:	681a      	ldr	r2, [r3, #0]
 80001ec:	4613      	mov	r3, r2
 80001ee:	009b      	lsls	r3, r3, #2
 80001f0:	4413      	add	r3, r2
 80001f2:	005b      	lsls	r3, r3, #1
 80001f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001f8:	d30c      	bcc.n	8000214 <read_button+0xb0>
				{
					if (ledToggleTaskAdded == 0)
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <read_button+0xd4>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d108      	bne.n	8000214 <read_button+0xb0>
					{
						SCH_Add_Task(LED_BTN_toggle, 0, 500);
 8000202:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000206:	2100      	movs	r1, #0
 8000208:	480c      	ldr	r0, [pc, #48]	; (800023c <read_button+0xd8>)
 800020a:	f000 fb85 	bl	8000918 <SCH_Add_Task>
						ledToggleTaskAdded = 1;
 800020e:	4b0a      	ldr	r3, [pc, #40]	; (8000238 <read_button+0xd4>)
 8000210:	2201      	movs	r2, #1
 8000212:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
	prevBtnReadVal[0] = prevBtnReadVal[1];
 8000214:	4b06      	ldr	r3, [pc, #24]	; (8000230 <read_button+0xcc>)
 8000216:	785a      	ldrb	r2, [r3, #1]
 8000218:	4b05      	ldr	r3, [pc, #20]	; (8000230 <read_button+0xcc>)
 800021a:	701a      	strb	r2, [r3, #0]
	prevBtnReadVal[1] = curBtnReadVal;
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <read_button+0xcc>)
 800021e:	79fb      	ldrb	r3, [r7, #7]
 8000220:	7053      	strb	r3, [r2, #1]
}
 8000222:	bf00      	nop
 8000224:	3708      	adds	r7, #8
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	40010c00 	.word	0x40010c00
 8000230:	20000000 	.word	0x20000000
 8000234:	20000002 	.word	0x20000002
 8000238:	20000094 	.word	0x20000094
 800023c:	0800014d 	.word	0x0800014d
 8000240:	20000090 	.word	0x20000090

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fdbe 	bl	8000dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f84c 	bl	80002e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f8fc 	bl	800044c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000254:	f000 f884 	bl	8000360 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000258:	f000 f8ce 	bl	80003f8 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 800025c:	f000 f9fc 	bl	8000658 <SCH_Init>
  SCH_Add_Task(LED05_blink, 110, 500);
 8000260:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000264:	216e      	movs	r1, #110	; 0x6e
 8000266:	4818      	ldr	r0, [pc, #96]	; (80002c8 <main+0x84>)
 8000268:	f000 fb56 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(LED1_blink, 130, 1000);
 800026c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000270:	2182      	movs	r1, #130	; 0x82
 8000272:	4816      	ldr	r0, [pc, #88]	; (80002cc <main+0x88>)
 8000274:	f000 fb50 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(LED15_blink, 170, 1500);
 8000278:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800027c:	21aa      	movs	r1, #170	; 0xaa
 800027e:	4814      	ldr	r0, [pc, #80]	; (80002d0 <main+0x8c>)
 8000280:	f000 fb4a 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(LED2_blink, 190, 2000);
 8000284:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000288:	21be      	movs	r1, #190	; 0xbe
 800028a:	4812      	ldr	r0, [pc, #72]	; (80002d4 <main+0x90>)
 800028c:	f000 fb44 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(LED25_blink, 2500, 0);
 8000290:	2200      	movs	r2, #0
 8000292:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8000296:	4810      	ldr	r0, [pc, #64]	; (80002d8 <main+0x94>)
 8000298:	f000 fb3e 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(print10ms, 2000, 10);
 800029c:	220a      	movs	r2, #10
 800029e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002a2:	480e      	ldr	r0, [pc, #56]	; (80002dc <main+0x98>)
 80002a4:	f000 fb38 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(print500ms, 2000, 500);
 80002a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002ac:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002b0:	480b      	ldr	r0, [pc, #44]	; (80002e0 <main+0x9c>)
 80002b2:	f000 fb31 	bl	8000918 <SCH_Add_Task>
  SCH_Add_Task(read_button, 0, 10);
 80002b6:	220a      	movs	r2, #10
 80002b8:	2100      	movs	r1, #0
 80002ba:	480a      	ldr	r0, [pc, #40]	; (80002e4 <main+0xa0>)
 80002bc:	f000 fb2c 	bl	8000918 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 80002c0:	f000 fa9e 	bl	8000800 <SCH_Dispatch_Tasks>
 80002c4:	e7fc      	b.n	80002c0 <main+0x7c>
 80002c6:	bf00      	nop
 80002c8:	08000511 	.word	0x08000511
 80002cc:	08000531 	.word	0x08000531
 80002d0:	08000551 	.word	0x08000551
 80002d4:	08000571 	.word	0x08000571
 80002d8:	08000591 	.word	0x08000591
 80002dc:	080005b1 	.word	0x080005b1
 80002e0:	080005c5 	.word	0x080005c5
 80002e4:	08000165 	.word	0x08000165

080002e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b090      	sub	sp, #64	; 0x40
 80002ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ee:	f107 0318 	add.w	r3, r7, #24
 80002f2:	2228      	movs	r2, #40	; 0x28
 80002f4:	2100      	movs	r1, #0
 80002f6:	4618      	mov	r0, r3
 80002f8:	f002 ff92 	bl	8003220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]
 8000308:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030a:	2302      	movs	r3, #2
 800030c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030e:	2301      	movs	r3, #1
 8000310:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000312:	2310      	movs	r3, #16
 8000314:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000316:	2300      	movs	r3, #0
 8000318:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0318 	add.w	r3, r7, #24
 800031e:	4618      	mov	r0, r3
 8000320:	f001 f938 	bl	8001594 <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800032a:	f000 f979 	bl	8000620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000332:	2300      	movs	r3, #0
 8000334:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fba6 	bl	8001a98 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000352:	f000 f965 	bl	8000620 <Error_Handler>
  }
}
 8000356:	bf00      	nop
 8000358:	3740      	adds	r7, #64	; 0x40
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b086      	sub	sp, #24
 8000364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000366:	f107 0308 	add.w	r3, r7, #8
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000374:	463b      	mov	r3, r7
 8000376:	2200      	movs	r2, #0
 8000378:	601a      	str	r2, [r3, #0]
 800037a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800037c:	4b1d      	ldr	r3, [pc, #116]	; (80003f4 <MX_TIM2_Init+0x94>)
 800037e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000382:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000384:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <MX_TIM2_Init+0x94>)
 8000386:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800038a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038c:	4b19      	ldr	r3, [pc, #100]	; (80003f4 <MX_TIM2_Init+0x94>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000392:	4b18      	ldr	r3, [pc, #96]	; (80003f4 <MX_TIM2_Init+0x94>)
 8000394:	2209      	movs	r2, #9
 8000396:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000398:	4b16      	ldr	r3, [pc, #88]	; (80003f4 <MX_TIM2_Init+0x94>)
 800039a:	2200      	movs	r2, #0
 800039c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003a4:	4813      	ldr	r0, [pc, #76]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003a6:	f001 fd05 	bl	8001db4 <HAL_TIM_Base_Init>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80003b0:	f000 f936 	bl	8000620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003ba:	f107 0308 	add.w	r3, r7, #8
 80003be:	4619      	mov	r1, r3
 80003c0:	480c      	ldr	r0, [pc, #48]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003c2:	f001 fe9b 	bl	80020fc <HAL_TIM_ConfigClockSource>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d001      	beq.n	80003d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80003cc:	f000 f928 	bl	8000620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003d0:	2300      	movs	r3, #0
 80003d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003d4:	2300      	movs	r3, #0
 80003d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003d8:	463b      	mov	r3, r7
 80003da:	4619      	mov	r1, r3
 80003dc:	4805      	ldr	r0, [pc, #20]	; (80003f4 <MX_TIM2_Init+0x94>)
 80003de:	f002 f867 	bl	80024b0 <HAL_TIMEx_MasterConfigSynchronization>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80003e8:	f000 f91a 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003ec:	bf00      	nop
 80003ee:	3718      	adds	r7, #24
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	20000098 	.word	0x20000098

080003f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003fc:	4b11      	ldr	r3, [pc, #68]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 80003fe:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_USART1_UART_Init+0x50>)
 8000400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000402:	4b10      	ldr	r3, [pc, #64]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000404:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800040a:	4b0e      	ldr	r3, [pc, #56]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000410:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000416:	4b0b      	ldr	r3, [pc, #44]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800041c:	4b09      	ldr	r3, [pc, #36]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800041e:	220c      	movs	r2, #12
 8000420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000422:	4b08      	ldr	r3, [pc, #32]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000428:	4b06      	ldr	r3, [pc, #24]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 800042a:	2200      	movs	r2, #0
 800042c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800042e:	4805      	ldr	r0, [pc, #20]	; (8000444 <MX_USART1_UART_Init+0x4c>)
 8000430:	f002 f8a8 	bl	8002584 <HAL_UART_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800043a:	f000 f8f1 	bl	8000620 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800043e:	bf00      	nop
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	200000e0 	.word	0x200000e0
 8000448:	40013800 	.word	0x40013800

0800044c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b086      	sub	sp, #24
 8000450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000452:	f107 0308 	add.w	r3, r7, #8
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
 800045a:	605a      	str	r2, [r3, #4]
 800045c:	609a      	str	r2, [r3, #8]
 800045e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000460:	4b28      	ldr	r3, [pc, #160]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000462:	699b      	ldr	r3, [r3, #24]
 8000464:	4a27      	ldr	r2, [pc, #156]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000466:	f043 0304 	orr.w	r3, r3, #4
 800046a:	6193      	str	r3, [r2, #24]
 800046c:	4b25      	ldr	r3, [pc, #148]	; (8000504 <MX_GPIO_Init+0xb8>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	f003 0304 	and.w	r3, r3, #4
 8000474:	607b      	str	r3, [r7, #4]
 8000476:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000478:	4b22      	ldr	r3, [pc, #136]	; (8000504 <MX_GPIO_Init+0xb8>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a21      	ldr	r2, [pc, #132]	; (8000504 <MX_GPIO_Init+0xb8>)
 800047e:	f043 0308 	orr.w	r3, r3, #8
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b1f      	ldr	r3, [pc, #124]	; (8000504 <MX_GPIO_Init+0xb8>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f003 0308 	and.w	r3, r3, #8
 800048c:	603b      	str	r3, [r7, #0]
 800048e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 8000490:	2200      	movs	r2, #0
 8000492:	213e      	movs	r1, #62	; 0x3e
 8000494:	481c      	ldr	r0, [pc, #112]	; (8000508 <MX_GPIO_Init+0xbc>)
 8000496:	f001 f84c 	bl	8001532 <HAL_GPIO_WritePin>
                          |LED05_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BTN_GPIO_Port, LED_BTN_Pin, GPIO_PIN_RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004a0:	481a      	ldr	r0, [pc, #104]	; (800050c <MX_GPIO_Init+0xc0>)
 80004a2:	f001 f846 	bl	8001532 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED25_Pin LED2_Pin LED15_Pin LED1_Pin
                           LED05_Pin */
  GPIO_InitStruct.Pin = LED25_Pin|LED2_Pin|LED15_Pin|LED1_Pin
 80004a6:	233e      	movs	r3, #62	; 0x3e
 80004a8:	60bb      	str	r3, [r7, #8]
                          |LED05_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b2:	2302      	movs	r3, #2
 80004b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b6:	f107 0308 	add.w	r3, r7, #8
 80004ba:	4619      	mov	r1, r3
 80004bc:	4812      	ldr	r0, [pc, #72]	; (8000508 <MX_GPIO_Init+0xbc>)
 80004be:	f000 fea5 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80004c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c8:	2300      	movs	r3, #0
 80004ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004cc:	2301      	movs	r3, #1
 80004ce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80004d0:	f107 0308 	add.w	r3, r7, #8
 80004d4:	4619      	mov	r1, r3
 80004d6:	480d      	ldr	r0, [pc, #52]	; (800050c <MX_GPIO_Init+0xc0>)
 80004d8:	f000 fe98 	bl	800120c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BTN_Pin */
  GPIO_InitStruct.Pin = LED_BTN_Pin;
 80004dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e2:	2301      	movs	r3, #1
 80004e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ea:	2302      	movs	r3, #2
 80004ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_BTN_GPIO_Port, &GPIO_InitStruct);
 80004ee:	f107 0308 	add.w	r3, r7, #8
 80004f2:	4619      	mov	r1, r3
 80004f4:	4805      	ldr	r0, [pc, #20]	; (800050c <MX_GPIO_Init+0xc0>)
 80004f6:	f000 fe89 	bl	800120c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004fa:	bf00      	nop
 80004fc:	3718      	adds	r7, #24
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	40021000 	.word	0x40021000
 8000508:	40010800 	.word	0x40010800
 800050c:	40010c00 	.word	0x40010c00

08000510 <LED05_blink>:

/* USER CODE BEGIN 4 */
void LED05_blink()
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED05_GPIO_Port, LED05_Pin);
 8000514:	2120      	movs	r1, #32
 8000516:	4804      	ldr	r0, [pc, #16]	; (8000528 <LED05_blink+0x18>)
 8000518:	f001 f823 	bl	8001562 <HAL_GPIO_TogglePin>
	print_time("LED 0.5s");
 800051c:	4803      	ldr	r0, [pc, #12]	; (800052c <LED05_blink+0x1c>)
 800051e:	f000 f85b 	bl	80005d8 <print_time>
}
 8000522:	bf00      	nop
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40010800 	.word	0x40010800
 800052c:	08003b3c 	.word	0x08003b3c

08000530 <LED1_blink>:

void LED1_blink()
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000534:	2110      	movs	r1, #16
 8000536:	4804      	ldr	r0, [pc, #16]	; (8000548 <LED1_blink+0x18>)
 8000538:	f001 f813 	bl	8001562 <HAL_GPIO_TogglePin>
	print_time("LED 1s");
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <LED1_blink+0x1c>)
 800053e:	f000 f84b 	bl	80005d8 <print_time>
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	40010800 	.word	0x40010800
 800054c:	08003b48 	.word	0x08003b48

08000550 <LED15_blink>:

void LED15_blink()
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED15_GPIO_Port, LED15_Pin);
 8000554:	2108      	movs	r1, #8
 8000556:	4804      	ldr	r0, [pc, #16]	; (8000568 <LED15_blink+0x18>)
 8000558:	f001 f803 	bl	8001562 <HAL_GPIO_TogglePin>
	print_time("LED 1.5s");
 800055c:	4803      	ldr	r0, [pc, #12]	; (800056c <LED15_blink+0x1c>)
 800055e:	f000 f83b 	bl	80005d8 <print_time>
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40010800 	.word	0x40010800
 800056c:	08003b50 	.word	0x08003b50

08000570 <LED2_blink>:

void LED2_blink()
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000574:	2104      	movs	r1, #4
 8000576:	4804      	ldr	r0, [pc, #16]	; (8000588 <LED2_blink+0x18>)
 8000578:	f000 fff3 	bl	8001562 <HAL_GPIO_TogglePin>
	print_time("LED 2s");
 800057c:	4803      	ldr	r0, [pc, #12]	; (800058c <LED2_blink+0x1c>)
 800057e:	f000 f82b 	bl	80005d8 <print_time>
}
 8000582:	bf00      	nop
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	40010800 	.word	0x40010800
 800058c:	08003b5c 	.word	0x08003b5c

08000590 <LED25_blink>:

void LED25_blink()
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED25_GPIO_Port, LED25_Pin);
 8000594:	2102      	movs	r1, #2
 8000596:	4804      	ldr	r0, [pc, #16]	; (80005a8 <LED25_blink+0x18>)
 8000598:	f000 ffe3 	bl	8001562 <HAL_GPIO_TogglePin>
	print_time("LED 2.5s");
 800059c:	4803      	ldr	r0, [pc, #12]	; (80005ac <LED25_blink+0x1c>)
 800059e:	f000 f81b 	bl	80005d8 <print_time>
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40010800 	.word	0x40010800
 80005ac:	08003b64 	.word	0x08003b64

080005b0 <print10ms>:

void print10ms()
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
	print_time("10ms");
 80005b4:	4802      	ldr	r0, [pc, #8]	; (80005c0 <print10ms+0x10>)
 80005b6:	f000 f80f 	bl	80005d8 <print_time>
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	08003b70 	.word	0x08003b70

080005c4 <print500ms>:

void print500ms()
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	print_time("500ms");
 80005c8:	4802      	ldr	r0, [pc, #8]	; (80005d4 <print500ms+0x10>)
 80005ca:	f000 f805 	bl	80005d8 <print_time>
}
 80005ce:	bf00      	nop
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	08003b78 	.word	0x08003b78

080005d8 <print_time>:

void print_time(const char *msg)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b09c      	sub	sp, #112	; 0x70
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	char data[100];
	uint8_t len = sprintf(data, "%s: %lu\r", msg, display_counter);
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <print_time+0x3c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	f107 0008 	add.w	r0, r7, #8
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	490b      	ldr	r1, [pc, #44]	; (8000618 <print_time+0x40>)
 80005ec:	f002 fe20 	bl	8003230 <siprintf>
 80005f0:	4603      	mov	r3, r0
 80005f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 500);
 80005f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	f107 0108 	add.w	r1, r7, #8
 8000600:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000604:	4805      	ldr	r0, [pc, #20]	; (800061c <print_time+0x44>)
 8000606:	f002 f80d 	bl	8002624 <HAL_UART_Transmit>
}
 800060a:	bf00      	nop
 800060c:	3770      	adds	r7, #112	; 0x70
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000128 	.word	0x20000128
 8000618:	08003b80 	.word	0x08003b80
 800061c:	200000e0 	.word	0x200000e0

08000620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000624:	b672      	cpsid	i
}
 8000626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000628:	e7fe      	b.n	8000628 <Error_Handler+0x8>
	...

0800062c <Timer_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t numOfTasks = 0;
uint32_t jitterTimes = 0;

void Timer_Init()
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8000630:	4802      	ldr	r0, [pc, #8]	; (800063c <Timer_Init+0x10>)
 8000632:	f001 fc0f 	bl	8001e54 <HAL_TIM_Base_Start_IT>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	20000098 	.word	0x20000098

08000640 <SCH_Report_Status>:

void SCH_Report_Status()
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0

}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <SCH_Go_To_Sleep>:

void SCH_Go_To_Sleep()
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <SCH_Init>:

void SCH_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	// Reset the value of non-empty tasks
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 800065e:	2300      	movs	r3, #0
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	e006      	b.n	8000672 <SCH_Init+0x1a>
	{
		SCH_Delete_Task(i);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f826 	bl	80006b8 <SCH_Delete_Task>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	3301      	adds	r3, #1
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d9f5      	bls.n	8000664 <SCH_Init+0xc>
	}
	Timer_Init();
 8000678:	f7ff ffd8 	bl	800062c <Timer_Init>
}
 800067c:	bf00      	nop
 800067e:	3708      	adds	r7, #8
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}

08000684 <SCH_Update>:

void SCH_Update(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
	if (SCH_tasks_G[0].delay > 0)
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <SCH_Update+0x2c>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	2b00      	cmp	r3, #0
 800068e:	d005      	beq.n	800069c <SCH_Update+0x18>
	{
		--SCH_tasks_G[0].delay;
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <SCH_Update+0x2c>)
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	3b01      	subs	r3, #1
 8000696:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <SCH_Update+0x2c>)
 8000698:	6053      	str	r3, [r2, #4]
	}else
	{
		// number of time the tasks are "jitter" because of a long task
		++jitterTimes;
	}
}
 800069a:	e004      	b.n	80006a6 <SCH_Update+0x22>
		++jitterTimes;
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <SCH_Update+0x30>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	4a04      	ldr	r2, [pc, #16]	; (80006b4 <SCH_Update+0x30>)
 80006a4:	6013      	str	r3, [r2, #0]
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	2000012c 	.word	0x2000012c
 80006b4:	200001a8 	.word	0x200001a8

080006b8 <SCH_Delete_Task>:

void SCH_Delete_Task(uint8_t index)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]
	if (index < numOfTasks)
 80006c2:	4b4d      	ldr	r3, [pc, #308]	; (80007f8 <SCH_Delete_Task+0x140>)
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	79fa      	ldrb	r2, [r7, #7]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	f080 8090 	bcs.w	80007ee <SCH_Delete_Task+0x136>
	{
		if (index < numOfTasks - 1)
 80006ce:	79fa      	ldrb	r2, [r7, #7]
 80006d0:	4b49      	ldr	r3, [pc, #292]	; (80007f8 <SCH_Delete_Task+0x140>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	3b01      	subs	r3, #1
 80006d6:	429a      	cmp	r2, r3
 80006d8:	da1d      	bge.n	8000716 <SCH_Delete_Task+0x5e>
		{
			SCH_tasks_G[index + 1].delay += SCH_tasks_G[index].delay;
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	1c5a      	adds	r2, r3, #1
 80006de:	4947      	ldr	r1, [pc, #284]	; (80007fc <SCH_Delete_Task+0x144>)
 80006e0:	4613      	mov	r3, r2
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	4413      	add	r3, r2
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	440b      	add	r3, r1
 80006ea:	3304      	adds	r3, #4
 80006ec:	6819      	ldr	r1, [r3, #0]
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	4842      	ldr	r0, [pc, #264]	; (80007fc <SCH_Delete_Task+0x144>)
 80006f2:	4613      	mov	r3, r2
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	4413      	add	r3, r2
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4403      	add	r3, r0
 80006fc:	3304      	adds	r3, #4
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	79fa      	ldrb	r2, [r7, #7]
 8000702:	3201      	adds	r2, #1
 8000704:	4419      	add	r1, r3
 8000706:	483d      	ldr	r0, [pc, #244]	; (80007fc <SCH_Delete_Task+0x144>)
 8000708:	4613      	mov	r3, r2
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	4413      	add	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	4403      	add	r3, r0
 8000712:	3304      	adds	r3, #4
 8000714:	6019      	str	r1, [r3, #0]
		}
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	73fb      	strb	r3, [r7, #15]
 800071a:	e039      	b.n	8000790 <SCH_Delete_Task+0xd8>
		{
			SCH_tasks_G[i].delay = SCH_tasks_G[i + 1].delay;
 800071c:	7bfb      	ldrb	r3, [r7, #15]
 800071e:	1c59      	adds	r1, r3, #1
 8000720:	7bfa      	ldrb	r2, [r7, #15]
 8000722:	4836      	ldr	r0, [pc, #216]	; (80007fc <SCH_Delete_Task+0x144>)
 8000724:	460b      	mov	r3, r1
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	440b      	add	r3, r1
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	4403      	add	r3, r0
 800072e:	3304      	adds	r3, #4
 8000730:	6819      	ldr	r1, [r3, #0]
 8000732:	4832      	ldr	r0, [pc, #200]	; (80007fc <SCH_Delete_Task+0x144>)
 8000734:	4613      	mov	r3, r2
 8000736:	005b      	lsls	r3, r3, #1
 8000738:	4413      	add	r3, r2
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	4403      	add	r3, r0
 800073e:	3304      	adds	r3, #4
 8000740:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].period = SCH_tasks_G[i + 1].period;
 8000742:	7bfb      	ldrb	r3, [r7, #15]
 8000744:	1c59      	adds	r1, r3, #1
 8000746:	7bfa      	ldrb	r2, [r7, #15]
 8000748:	482c      	ldr	r0, [pc, #176]	; (80007fc <SCH_Delete_Task+0x144>)
 800074a:	460b      	mov	r3, r1
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	440b      	add	r3, r1
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4403      	add	r3, r0
 8000754:	3308      	adds	r3, #8
 8000756:	6819      	ldr	r1, [r3, #0]
 8000758:	4828      	ldr	r0, [pc, #160]	; (80007fc <SCH_Delete_Task+0x144>)
 800075a:	4613      	mov	r3, r2
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	4413      	add	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	4403      	add	r3, r0
 8000764:	3308      	adds	r3, #8
 8000766:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	1c59      	adds	r1, r3, #1
 800076c:	7bfa      	ldrb	r2, [r7, #15]
 800076e:	4823      	ldr	r0, [pc, #140]	; (80007fc <SCH_Delete_Task+0x144>)
 8000770:	460b      	mov	r3, r1
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	440b      	add	r3, r1
 8000776:	009b      	lsls	r3, r3, #2
 8000778:	4403      	add	r3, r0
 800077a:	6819      	ldr	r1, [r3, #0]
 800077c:	481f      	ldr	r0, [pc, #124]	; (80007fc <SCH_Delete_Task+0x144>)
 800077e:	4613      	mov	r3, r2
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	4413      	add	r3, r2
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	4403      	add	r3, r0
 8000788:	6019      	str	r1, [r3, #0]
		for (uint8_t i = index; i < numOfTasks - 1; ++i)
 800078a:	7bfb      	ldrb	r3, [r7, #15]
 800078c:	3301      	adds	r3, #1
 800078e:	73fb      	strb	r3, [r7, #15]
 8000790:	7bfa      	ldrb	r2, [r7, #15]
 8000792:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <SCH_Delete_Task+0x140>)
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	3b01      	subs	r3, #1
 8000798:	429a      	cmp	r2, r3
 800079a:	dbbf      	blt.n	800071c <SCH_Delete_Task+0x64>
		}
		--numOfTasks;
 800079c:	4b16      	ldr	r3, [pc, #88]	; (80007f8 <SCH_Delete_Task+0x140>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	3b01      	subs	r3, #1
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <SCH_Delete_Task+0x140>)
 80007a6:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].pTask = 0;
 80007a8:	4b13      	ldr	r3, [pc, #76]	; (80007f8 <SCH_Delete_Task+0x140>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	4619      	mov	r1, r3
 80007ae:	4a13      	ldr	r2, [pc, #76]	; (80007fc <SCH_Delete_Task+0x144>)
 80007b0:	460b      	mov	r3, r1
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	440b      	add	r3, r1
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4413      	add	r3, r2
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].delay = 0;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <SCH_Delete_Task+0x140>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	4619      	mov	r1, r3
 80007c4:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <SCH_Delete_Task+0x144>)
 80007c6:	460b      	mov	r3, r1
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	440b      	add	r3, r1
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	3304      	adds	r3, #4
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[numOfTasks].period = 0;
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <SCH_Delete_Task+0x140>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	4619      	mov	r1, r3
 80007dc:	4a07      	ldr	r2, [pc, #28]	; (80007fc <SCH_Delete_Task+0x144>)
 80007de:	460b      	mov	r3, r1
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	440b      	add	r3, r1
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	4413      	add	r3, r2
 80007e8:	3308      	adds	r3, #8
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
	}
}
 80007ee:	bf00      	nop
 80007f0:	3714      	adds	r7, #20
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr
 80007f8:	200001a4 	.word	0x200001a4
 80007fc:	2000012c 	.word	0x2000012c

08000800 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
	do
	{
		// Execute the first tasks whose delay is zero (ready to be run)
		while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 8000806:	e01b      	b.n	8000840 <SCH_Dispatch_Tasks+0x40>
		{
			// Run the task
			(*SCH_tasks_G[0].pTask)();
 8000808:	4b40      	ldr	r3, [pc, #256]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4798      	blx	r3
			if (SCH_tasks_G[0].period > 0)
 800080e:	4b3f      	ldr	r3, [pc, #252]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 8000810:	689b      	ldr	r3, [r3, #8]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d011      	beq.n	800083a <SCH_Dispatch_Tasks+0x3a>
			{
				SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 8000816:	4b3d      	ldr	r3, [pc, #244]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 8000818:	6818      	ldr	r0, [r3, #0]
 800081a:	4b3c      	ldr	r3, [pc, #240]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 800081c:	689a      	ldr	r2, [r3, #8]
 800081e:	4613      	mov	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	4413      	add	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4619      	mov	r1, r3
						SCH_tasks_G[0].period * TICK_DURATION);
 8000828:	4b38      	ldr	r3, [pc, #224]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 800082a:	689a      	ldr	r2, [r3, #8]
				SCH_Add_Task(SCH_tasks_G[0].pTask, SCH_tasks_G[0].period * TICK_DURATION,
 800082c:	4613      	mov	r3, r2
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	461a      	mov	r2, r3
 8000836:	f000 f86f 	bl	8000918 <SCH_Add_Task>
			}
			SCH_Delete_Task(0);
 800083a:	2000      	movs	r0, #0
 800083c:	f7ff ff3c 	bl	80006b8 <SCH_Delete_Task>
		while (numOfTasks > 0 && SCH_tasks_G[0].delay == 0)
 8000840:	4b33      	ldr	r3, [pc, #204]	; (8000910 <SCH_Dispatch_Tasks+0x110>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d003      	beq.n	8000850 <SCH_Dispatch_Tasks+0x50>
 8000848:	4b30      	ldr	r3, [pc, #192]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d0db      	beq.n	8000808 <SCH_Dispatch_Tasks+0x8>
		}

		// Compensate the "jitter" times by reducing the "delay" attribute of
		// the remaining tasks
		if (numOfTasks > 0)
 8000850:	4b2f      	ldr	r3, [pc, #188]	; (8000910 <SCH_Dispatch_Tasks+0x110>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d049      	beq.n	80008ec <SCH_Dispatch_Tasks+0xec>
		{
			for (uint8_t i = 0; i < numOfTasks; ++i)
 8000858:	2300      	movs	r3, #0
 800085a:	71fb      	strb	r3, [r7, #7]
 800085c:	e041      	b.n	80008e2 <SCH_Dispatch_Tasks+0xe2>
			{
				if (jitterTimes > SCH_tasks_G[i].delay)
 800085e:	79fa      	ldrb	r2, [r7, #7]
 8000860:	492a      	ldr	r1, [pc, #168]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 8000862:	4613      	mov	r3, r2
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	4413      	add	r3, r2
 8000868:	009b      	lsls	r3, r3, #2
 800086a:	440b      	add	r3, r1
 800086c:	3304      	adds	r3, #4
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b28      	ldr	r3, [pc, #160]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	429a      	cmp	r2, r3
 8000876:	d218      	bcs.n	80008aa <SCH_Dispatch_Tasks+0xaa>
				{
					jitterTimes -= SCH_tasks_G[i].delay;
 8000878:	4b26      	ldr	r3, [pc, #152]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 800087a:	6819      	ldr	r1, [r3, #0]
 800087c:	79fa      	ldrb	r2, [r7, #7]
 800087e:	4823      	ldr	r0, [pc, #140]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 8000880:	4613      	mov	r3, r2
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	4413      	add	r3, r2
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4403      	add	r3, r0
 800088a:	3304      	adds	r3, #4
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	1acb      	subs	r3, r1, r3
 8000890:	4a20      	ldr	r2, [pc, #128]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 8000892:	6013      	str	r3, [r2, #0]
					SCH_tasks_G[i].delay = 0;
 8000894:	79fa      	ldrb	r2, [r7, #7]
 8000896:	491d      	ldr	r1, [pc, #116]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	3304      	adds	r3, #4
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	e018      	b.n	80008dc <SCH_Dispatch_Tasks+0xdc>
				}else
				{
					SCH_tasks_G[i].delay -= jitterTimes;
 80008aa:	79fa      	ldrb	r2, [r7, #7]
 80008ac:	4917      	ldr	r1, [pc, #92]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	440b      	add	r3, r1
 80008b8:	3304      	adds	r3, #4
 80008ba:	6819      	ldr	r1, [r3, #0]
 80008bc:	4b15      	ldr	r3, [pc, #84]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	79fa      	ldrb	r2, [r7, #7]
 80008c2:	1ac9      	subs	r1, r1, r3
 80008c4:	4811      	ldr	r0, [pc, #68]	; (800090c <SCH_Dispatch_Tasks+0x10c>)
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	4403      	add	r3, r0
 80008d0:	3304      	adds	r3, #4
 80008d2:	6019      	str	r1, [r3, #0]
					jitterTimes = 0;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
					break;
 80008da:	e007      	b.n	80008ec <SCH_Dispatch_Tasks+0xec>
			for (uint8_t i = 0; i < numOfTasks; ++i)
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	3301      	adds	r3, #1
 80008e0:	71fb      	strb	r3, [r7, #7]
 80008e2:	4b0b      	ldr	r3, [pc, #44]	; (8000910 <SCH_Dispatch_Tasks+0x110>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	79fa      	ldrb	r2, [r7, #7]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d3b8      	bcc.n	800085e <SCH_Dispatch_Tasks+0x5e>
				}
			}
		}
	}while (jitterTimes > 0 && numOfTasks > 0);
 80008ec:	4b09      	ldr	r3, [pc, #36]	; (8000914 <SCH_Dispatch_Tasks+0x114>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d003      	beq.n	80008fc <SCH_Dispatch_Tasks+0xfc>
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <SCH_Dispatch_Tasks+0x110>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d1a1      	bne.n	8000840 <SCH_Dispatch_Tasks+0x40>

	SCH_Report_Status();
 80008fc:	f7ff fea0 	bl	8000640 <SCH_Report_Status>
	SCH_Go_To_Sleep();
 8000900:	f7ff fea4 	bl	800064c <SCH_Go_To_Sleep>
}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	2000012c 	.word	0x2000012c
 8000910:	200001a4 	.word	0x200001a4
 8000914:	200001a8 	.word	0x200001a8

08000918 <SCH_Add_Task>:

// delay and period parameter is in ms unit
void SCH_Add_Task(void (*pFunction)(void), uint32_t delay, uint32_t period)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b086      	sub	sp, #24
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
	// execute immediately
	if (delay == 0)
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d10b      	bne.n	8000942 <SCH_Add_Task+0x2a>
	{
		(*pFunction)();
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4798      	blx	r3
		if (period > 0)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2b00      	cmp	r3, #0
 8000932:	f000 80ca 	beq.w	8000aca <SCH_Add_Task+0x1b2>
		{
			SCH_Add_Task(pFunction, period, period);
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	6879      	ldr	r1, [r7, #4]
 800093a:	68f8      	ldr	r0, [r7, #12]
 800093c:	f7ff ffec 	bl	8000918 <SCH_Add_Task>
			SCH_tasks_G[insertPosition].period = period;
			SCH_tasks_G[insertPosition].pTask = pFunction;
			++numOfTasks;
		}
	}
}
 8000940:	e0c3      	b.n	8000aca <SCH_Add_Task+0x1b2>
		delay /= TICK_DURATION;
 8000942:	68bb      	ldr	r3, [r7, #8]
 8000944:	4a63      	ldr	r2, [pc, #396]	; (8000ad4 <SCH_Add_Task+0x1bc>)
 8000946:	fba2 2303 	umull	r2, r3, r2, r3
 800094a:	08db      	lsrs	r3, r3, #3
 800094c:	60bb      	str	r3, [r7, #8]
		period /= TICK_DURATION;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	4a60      	ldr	r2, [pc, #384]	; (8000ad4 <SCH_Add_Task+0x1bc>)
 8000952:	fba2 2303 	umull	r2, r3, r2, r3
 8000956:	08db      	lsrs	r3, r3, #3
 8000958:	607b      	str	r3, [r7, #4]
		if (numOfTasks < SCH_MAX_TASKS)
 800095a:	4b5f      	ldr	r3, [pc, #380]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	2b09      	cmp	r3, #9
 8000960:	f200 80b3 	bhi.w	8000aca <SCH_Add_Task+0x1b2>
			uint32_t curSumDelay = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
			uint8_t insertPosition = numOfTasks;
 8000968:	4b5b      	ldr	r3, [pc, #364]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 800096a:	781b      	ldrb	r3, [r3, #0]
 800096c:	74fb      	strb	r3, [r7, #19]
			for (uint8_t i = 0; i < numOfTasks; ++i)
 800096e:	2300      	movs	r3, #0
 8000970:	74bb      	strb	r3, [r7, #18]
 8000972:	e015      	b.n	80009a0 <SCH_Add_Task+0x88>
				curSumDelay += SCH_tasks_G[i].delay;
 8000974:	7cba      	ldrb	r2, [r7, #18]
 8000976:	4959      	ldr	r1, [pc, #356]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000978:	4613      	mov	r3, r2
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	4413      	add	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	440b      	add	r3, r1
 8000982:	3304      	adds	r3, #4
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	697a      	ldr	r2, [r7, #20]
 8000988:	4413      	add	r3, r2
 800098a:	617b      	str	r3, [r7, #20]
				if (curSumDelay > delay)
 800098c:	697a      	ldr	r2, [r7, #20]
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	429a      	cmp	r2, r3
 8000992:	d902      	bls.n	800099a <SCH_Add_Task+0x82>
					insertPosition = i;
 8000994:	7cbb      	ldrb	r3, [r7, #18]
 8000996:	74fb      	strb	r3, [r7, #19]
					break;
 8000998:	e007      	b.n	80009aa <SCH_Add_Task+0x92>
			for (uint8_t i = 0; i < numOfTasks; ++i)
 800099a:	7cbb      	ldrb	r3, [r7, #18]
 800099c:	3301      	adds	r3, #1
 800099e:	74bb      	strb	r3, [r7, #18]
 80009a0:	4b4d      	ldr	r3, [pc, #308]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	7cba      	ldrb	r2, [r7, #18]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d3e4      	bcc.n	8000974 <SCH_Add_Task+0x5c>
			if (insertPosition != numOfTasks)
 80009aa:	4b4b      	ldr	r3, [pc, #300]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	7cfa      	ldrb	r2, [r7, #19]
 80009b0:	429a      	cmp	r2, r3
 80009b2:	d065      	beq.n	8000a80 <SCH_Add_Task+0x168>
				curSumDelay -= SCH_tasks_G[insertPosition].delay;
 80009b4:	7cfa      	ldrb	r2, [r7, #19]
 80009b6:	4949      	ldr	r1, [pc, #292]	; (8000adc <SCH_Add_Task+0x1c4>)
 80009b8:	4613      	mov	r3, r2
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	4413      	add	r3, r2
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	440b      	add	r3, r1
 80009c2:	3304      	adds	r3, #4
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	617b      	str	r3, [r7, #20]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 80009cc:	4b42      	ldr	r3, [pc, #264]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	747b      	strb	r3, [r7, #17]
 80009d2:	e039      	b.n	8000a48 <SCH_Add_Task+0x130>
					SCH_tasks_G[i].delay = SCH_tasks_G[i - 1].delay;
 80009d4:	7c7b      	ldrb	r3, [r7, #17]
 80009d6:	1e59      	subs	r1, r3, #1
 80009d8:	7c7a      	ldrb	r2, [r7, #17]
 80009da:	4840      	ldr	r0, [pc, #256]	; (8000adc <SCH_Add_Task+0x1c4>)
 80009dc:	460b      	mov	r3, r1
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	440b      	add	r3, r1
 80009e2:	009b      	lsls	r3, r3, #2
 80009e4:	4403      	add	r3, r0
 80009e6:	3304      	adds	r3, #4
 80009e8:	6819      	ldr	r1, [r3, #0]
 80009ea:	483c      	ldr	r0, [pc, #240]	; (8000adc <SCH_Add_Task+0x1c4>)
 80009ec:	4613      	mov	r3, r2
 80009ee:	005b      	lsls	r3, r3, #1
 80009f0:	4413      	add	r3, r2
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	4403      	add	r3, r0
 80009f6:	3304      	adds	r3, #4
 80009f8:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].period = SCH_tasks_G[i - 1].period;
 80009fa:	7c7b      	ldrb	r3, [r7, #17]
 80009fc:	1e59      	subs	r1, r3, #1
 80009fe:	7c7a      	ldrb	r2, [r7, #17]
 8000a00:	4836      	ldr	r0, [pc, #216]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a02:	460b      	mov	r3, r1
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	440b      	add	r3, r1
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	4403      	add	r3, r0
 8000a0c:	3308      	adds	r3, #8
 8000a0e:	6819      	ldr	r1, [r3, #0]
 8000a10:	4832      	ldr	r0, [pc, #200]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a12:	4613      	mov	r3, r2
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	4413      	add	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4403      	add	r3, r0
 8000a1c:	3308      	adds	r3, #8
 8000a1e:	6019      	str	r1, [r3, #0]
					SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 8000a20:	7c7b      	ldrb	r3, [r7, #17]
 8000a22:	1e59      	subs	r1, r3, #1
 8000a24:	7c7a      	ldrb	r2, [r7, #17]
 8000a26:	482d      	ldr	r0, [pc, #180]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a28:	460b      	mov	r3, r1
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	440b      	add	r3, r1
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	4403      	add	r3, r0
 8000a32:	6819      	ldr	r1, [r3, #0]
 8000a34:	4829      	ldr	r0, [pc, #164]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a36:	4613      	mov	r3, r2
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	4413      	add	r3, r2
 8000a3c:	009b      	lsls	r3, r3, #2
 8000a3e:	4403      	add	r3, r0
 8000a40:	6019      	str	r1, [r3, #0]
				for (uint8_t i = numOfTasks; i > insertPosition; --i)
 8000a42:	7c7b      	ldrb	r3, [r7, #17]
 8000a44:	3b01      	subs	r3, #1
 8000a46:	747b      	strb	r3, [r7, #17]
 8000a48:	7c7a      	ldrb	r2, [r7, #17]
 8000a4a:	7cfb      	ldrb	r3, [r7, #19]
 8000a4c:	429a      	cmp	r2, r3
 8000a4e:	d8c1      	bhi.n	80009d4 <SCH_Add_Task+0xbc>
				SCH_tasks_G[insertPosition + 1].delay -= (delay - curSumDelay);
 8000a50:	7cfb      	ldrb	r3, [r7, #19]
 8000a52:	1c5a      	adds	r2, r3, #1
 8000a54:	4921      	ldr	r1, [pc, #132]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a56:	4613      	mov	r3, r2
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	4413      	add	r3, r2
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	440b      	add	r3, r1
 8000a60:	3304      	adds	r3, #4
 8000a62:	6819      	ldr	r1, [r3, #0]
 8000a64:	697a      	ldr	r2, [r7, #20]
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	7cfa      	ldrb	r2, [r7, #19]
 8000a6c:	3201      	adds	r2, #1
 8000a6e:	4419      	add	r1, r3
 8000a70:	481a      	ldr	r0, [pc, #104]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a72:	4613      	mov	r3, r2
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	4413      	add	r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4403      	add	r3, r0
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[insertPosition].delay = delay - curSumDelay;
 8000a80:	7cfa      	ldrb	r2, [r7, #19]
 8000a82:	68b9      	ldr	r1, [r7, #8]
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	1ac9      	subs	r1, r1, r3
 8000a88:	4814      	ldr	r0, [pc, #80]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	005b      	lsls	r3, r3, #1
 8000a8e:	4413      	add	r3, r2
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	4403      	add	r3, r0
 8000a94:	3304      	adds	r3, #4
 8000a96:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[insertPosition].period = period;
 8000a98:	7cfa      	ldrb	r2, [r7, #19]
 8000a9a:	4910      	ldr	r1, [pc, #64]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	4413      	add	r3, r2
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	440b      	add	r3, r1
 8000aa6:	3308      	adds	r3, #8
 8000aa8:	687a      	ldr	r2, [r7, #4]
 8000aaa:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[insertPosition].pTask = pFunction;
 8000aac:	7cfa      	ldrb	r2, [r7, #19]
 8000aae:	490b      	ldr	r1, [pc, #44]	; (8000adc <SCH_Add_Task+0x1c4>)
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4413      	add	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	440b      	add	r3, r1
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	601a      	str	r2, [r3, #0]
			++numOfTasks;
 8000abe:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <SCH_Add_Task+0x1c0>)
 8000ac8:	701a      	strb	r2, [r3, #0]
}
 8000aca:	bf00      	nop
 8000acc:	3718      	adds	r7, #24
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	cccccccd 	.word	0xcccccccd
 8000ad8:	200001a4 	.word	0x200001a4
 8000adc:	2000012c 	.word	0x2000012c

08000ae0 <SCH_Find_Task>:

// Get index of a task based on the respective function pointer
uint8_t SCH_Find_Task(void (*pFunction)(void))
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000ae8:	2300      	movs	r3, #0
 8000aea:	73fb      	strb	r3, [r7, #15]
 8000aec:	e00f      	b.n	8000b0e <SCH_Find_Task+0x2e>
	{
		if (SCH_tasks_G[i].pTask == pFunction)
 8000aee:	7bfa      	ldrb	r2, [r7, #15]
 8000af0:	490b      	ldr	r1, [pc, #44]	; (8000b20 <SCH_Find_Task+0x40>)
 8000af2:	4613      	mov	r3, r2
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	4413      	add	r3, r2
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	440b      	add	r3, r1
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d101      	bne.n	8000b08 <SCH_Find_Task+0x28>
		{
			return i;
 8000b04:	7bfb      	ldrb	r3, [r7, #15]
 8000b06:	e006      	b.n	8000b16 <SCH_Find_Task+0x36>
	for (uint8_t i = 0; i < SCH_MAX_TASKS; ++i)
 8000b08:	7bfb      	ldrb	r3, [r7, #15]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	73fb      	strb	r3, [r7, #15]
 8000b0e:	7bfb      	ldrb	r3, [r7, #15]
 8000b10:	2b09      	cmp	r3, #9
 8000b12:	d9ec      	bls.n	8000aee <SCH_Find_Task+0xe>
		}
	}

	// SCH_MAX_TASKS return value means the given task hasn't been added yet
	return SCH_MAX_TASKS;
 8000b14:	230a      	movs	r3, #10
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	2000012c 	.word	0x2000012c

08000b24 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d106      	bne.n	8000b46 <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		++display_counter;
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	4a05      	ldr	r2, [pc, #20]	; (8000b54 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000b40:	6013      	str	r3, [r2, #0]
		SCH_Update();
 8000b42:	f7ff fd9f 	bl	8000684 <SCH_Update>
	}
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000098 	.word	0x20000098
 8000b54:	20000128 	.word	0x20000128

08000b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_MspInit+0x40>)
 8000b60:	699b      	ldr	r3, [r3, #24]
 8000b62:	4a0d      	ldr	r2, [pc, #52]	; (8000b98 <HAL_MspInit+0x40>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6193      	str	r3, [r2, #24]
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_MspInit+0x40>)
 8000b6c:	699b      	ldr	r3, [r3, #24]
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <HAL_MspInit+0x40>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	4a07      	ldr	r2, [pc, #28]	; (8000b98 <HAL_MspInit+0x40>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	61d3      	str	r3, [r2, #28]
 8000b82:	4b05      	ldr	r3, [pc, #20]	; (8000b98 <HAL_MspInit+0x40>)
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	603b      	str	r3, [r7, #0]
 8000b8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	370c      	adds	r7, #12
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr
 8000b98:	40021000 	.word	0x40021000

08000b9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bac:	d113      	bne.n	8000bd6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_TIM_Base_MspInit+0x44>)
 8000bb0:	69db      	ldr	r3, [r3, #28]
 8000bb2:	4a0b      	ldr	r2, [pc, #44]	; (8000be0 <HAL_TIM_Base_MspInit+0x44>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	61d3      	str	r3, [r2, #28]
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_TIM_Base_MspInit+0x44>)
 8000bbc:	69db      	ldr	r3, [r3, #28]
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2100      	movs	r1, #0
 8000bca:	201c      	movs	r0, #28
 8000bcc:	f000 fa35 	bl	800103a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bd0:	201c      	movs	r0, #28
 8000bd2:	f000 fa4e 	bl	8001072 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000bd6:	bf00      	nop
 8000bd8:	3710      	adds	r7, #16
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000

08000be4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b088      	sub	sp, #32
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a20      	ldr	r2, [pc, #128]	; (8000c80 <HAL_UART_MspInit+0x9c>)
 8000c00:	4293      	cmp	r3, r2
 8000c02:	d139      	bne.n	8000c78 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c04:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a1e      	ldr	r2, [pc, #120]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b1c      	ldr	r3, [pc, #112]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1c:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	4a18      	ldr	r2, [pc, #96]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c22:	f043 0304 	orr.w	r3, r3, #4
 8000c26:	6193      	str	r3, [r2, #24]
 8000c28:	4b16      	ldr	r3, [pc, #88]	; (8000c84 <HAL_UART_MspInit+0xa0>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	f107 0310 	add.w	r3, r7, #16
 8000c46:	4619      	mov	r1, r3
 8000c48:	480f      	ldr	r0, [pc, #60]	; (8000c88 <HAL_UART_MspInit+0xa4>)
 8000c4a:	f000 fadf 	bl	800120c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	4809      	ldr	r0, [pc, #36]	; (8000c88 <HAL_UART_MspInit+0xa4>)
 8000c64:	f000 fad2 	bl	800120c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2025      	movs	r0, #37	; 0x25
 8000c6e:	f000 f9e4 	bl	800103a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c72:	2025      	movs	r0, #37	; 0x25
 8000c74:	f000 f9fd 	bl	8001072 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c78:	bf00      	nop
 8000c7a:	3720      	adds	r7, #32
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40013800 	.word	0x40013800
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010800 	.word	0x40010800

08000c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <NMI_Handler+0x4>

08000c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <HardFault_Handler+0x4>

08000c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <MemManage_Handler+0x4>

08000c9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ca2:	e7fe      	b.n	8000ca2 <BusFault_Handler+0x4>

08000ca4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <UsageFault_Handler+0x4>

08000caa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr

08000cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr

08000cc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr

08000cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd2:	f000 f8bf 	bl	8000e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <TIM2_IRQHandler+0x10>)
 8000ce2:	f001 f903 	bl	8001eec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20000098 	.word	0x20000098

08000cf0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000cf4:	4802      	ldr	r0, [pc, #8]	; (8000d00 <USART1_IRQHandler+0x10>)
 8000cf6:	f001 fd19 	bl	800272c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200000e0 	.word	0x200000e0

08000d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d0c:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <_sbrk+0x5c>)
 8000d0e:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <_sbrk+0x60>)
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d102      	bne.n	8000d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d20:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <_sbrk+0x64>)
 8000d22:	4a12      	ldr	r2, [pc, #72]	; (8000d6c <_sbrk+0x68>)
 8000d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d26:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d207      	bcs.n	8000d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d34:	f002 fa4a 	bl	80031cc <__errno>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d42:	e009      	b.n	8000d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4a:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <_sbrk+0x64>)
 8000d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d56:	68fb      	ldr	r3, [r7, #12]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20002800 	.word	0x20002800
 8000d64:	00000400 	.word	0x00000400
 8000d68:	200001ac 	.word	0x200001ac
 8000d6c:	200001c8 	.word	0x200001c8

08000d70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d7c:	f7ff fff8 	bl	8000d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d80:	480b      	ldr	r0, [pc, #44]	; (8000db0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000d82:	490c      	ldr	r1, [pc, #48]	; (8000db4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000d84:	4a0c      	ldr	r2, [pc, #48]	; (8000db8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d88:	e002      	b.n	8000d90 <LoopCopyDataInit>

08000d8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8e:	3304      	adds	r3, #4

08000d90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d94:	d3f9      	bcc.n	8000d8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d96:	4a09      	ldr	r2, [pc, #36]	; (8000dbc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000d98:	4c09      	ldr	r4, [pc, #36]	; (8000dc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d9c:	e001      	b.n	8000da2 <LoopFillZerobss>

08000d9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da0:	3204      	adds	r2, #4

08000da2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000da2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da4:	d3fb      	bcc.n	8000d9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000da6:	f002 fa17 	bl	80031d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000daa:	f7ff fa4b 	bl	8000244 <main>
  bx lr
 8000dae:	4770      	bx	lr
  ldr r0, =_sdata
 8000db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000db8:	08003bf4 	.word	0x08003bf4
  ldr r2, =_sbss
 8000dbc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000dc0:	200001c4 	.word	0x200001c4

08000dc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dc4:	e7fe      	b.n	8000dc4 <ADC1_2_IRQHandler>
	...

08000dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dcc:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <HAL_Init+0x28>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a07      	ldr	r2, [pc, #28]	; (8000df0 <HAL_Init+0x28>)
 8000dd2:	f043 0310 	orr.w	r3, r3, #16
 8000dd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dd8:	2003      	movs	r0, #3
 8000dda:	f000 f923 	bl	8001024 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dde:	200f      	movs	r0, #15
 8000de0:	f000 f808 	bl	8000df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000de4:	f7ff feb8 	bl	8000b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	40022000 	.word	0x40022000

08000df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dfc:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <HAL_InitTick+0x54>)
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <HAL_InitTick+0x58>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	4619      	mov	r1, r3
 8000e06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 f93b 	bl	800108e <HAL_SYSTICK_Config>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e00e      	b.n	8000e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2b0f      	cmp	r3, #15
 8000e26:	d80a      	bhi.n	8000e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	6879      	ldr	r1, [r7, #4]
 8000e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e30:	f000 f903 	bl	800103a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e34:	4a06      	ldr	r2, [pc, #24]	; (8000e50 <HAL_InitTick+0x5c>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	e000      	b.n	8000e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	2000000c 	.word	0x2000000c
 8000e50:	20000008 	.word	0x20000008

08000e54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <HAL_IncTick+0x1c>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <HAL_IncTick+0x20>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4413      	add	r3, r2
 8000e64:	4a03      	ldr	r2, [pc, #12]	; (8000e74 <HAL_IncTick+0x20>)
 8000e66:	6013      	str	r3, [r2, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	2000000c 	.word	0x2000000c
 8000e74:	200001b0 	.word	0x200001b0

08000e78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e7c:	4b02      	ldr	r3, [pc, #8]	; (8000e88 <HAL_GetTick+0x10>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr
 8000e88:	200001b0 	.word	0x200001b0

08000e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ebe:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	60d3      	str	r3, [r2, #12]
}
 8000ec4:	bf00      	nop
 8000ec6:	3714      	adds	r7, #20
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed8:	4b04      	ldr	r3, [pc, #16]	; (8000eec <__NVIC_GetPriorityGrouping+0x18>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	0a1b      	lsrs	r3, r3, #8
 8000ede:	f003 0307 	and.w	r3, r3, #7
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc80      	pop	{r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	db0b      	blt.n	8000f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	f003 021f 	and.w	r2, r3, #31
 8000f08:	4906      	ldr	r1, [pc, #24]	; (8000f24 <__NVIC_EnableIRQ+0x34>)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	095b      	lsrs	r3, r3, #5
 8000f10:	2001      	movs	r0, #1
 8000f12:	fa00 f202 	lsl.w	r2, r0, r2
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f1a:	bf00      	nop
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	e000e100 	.word	0xe000e100

08000f28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	db0a      	blt.n	8000f52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	b2da      	uxtb	r2, r3
 8000f40:	490c      	ldr	r1, [pc, #48]	; (8000f74 <__NVIC_SetPriority+0x4c>)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	0112      	lsls	r2, r2, #4
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	440b      	add	r3, r1
 8000f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f50:	e00a      	b.n	8000f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	4908      	ldr	r1, [pc, #32]	; (8000f78 <__NVIC_SetPriority+0x50>)
 8000f58:	79fb      	ldrb	r3, [r7, #7]
 8000f5a:	f003 030f 	and.w	r3, r3, #15
 8000f5e:	3b04      	subs	r3, #4
 8000f60:	0112      	lsls	r2, r2, #4
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	440b      	add	r3, r1
 8000f66:	761a      	strb	r2, [r3, #24]
}
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bc80      	pop	{r7}
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000e100 	.word	0xe000e100
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b089      	sub	sp, #36	; 0x24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	f1c3 0307 	rsb	r3, r3, #7
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	bf28      	it	cs
 8000f9a:	2304      	movcs	r3, #4
 8000f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	3304      	adds	r3, #4
 8000fa2:	2b06      	cmp	r3, #6
 8000fa4:	d902      	bls.n	8000fac <NVIC_EncodePriority+0x30>
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	3b03      	subs	r3, #3
 8000faa:	e000      	b.n	8000fae <NVIC_EncodePriority+0x32>
 8000fac:	2300      	movs	r3, #0
 8000fae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43da      	mvns	r2, r3
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	fa01 f303 	lsl.w	r3, r1, r3
 8000fce:	43d9      	mvns	r1, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	4313      	orrs	r3, r2
         );
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3724      	adds	r7, #36	; 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr

08000fe0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ff0:	d301      	bcc.n	8000ff6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e00f      	b.n	8001016 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	; (8001020 <SysTick_Config+0x40>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ffe:	210f      	movs	r1, #15
 8001000:	f04f 30ff 	mov.w	r0, #4294967295
 8001004:	f7ff ff90 	bl	8000f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <SysTick_Config+0x40>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100e:	4b04      	ldr	r3, [pc, #16]	; (8001020 <SysTick_Config+0x40>)
 8001010:	2207      	movs	r2, #7
 8001012:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	e000e010 	.word	0xe000e010

08001024 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff ff2d 	bl	8000e8c <__NVIC_SetPriorityGrouping>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800103a:	b580      	push	{r7, lr}
 800103c:	b086      	sub	sp, #24
 800103e:	af00      	add	r7, sp, #0
 8001040:	4603      	mov	r3, r0
 8001042:	60b9      	str	r1, [r7, #8]
 8001044:	607a      	str	r2, [r7, #4]
 8001046:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800104c:	f7ff ff42 	bl	8000ed4 <__NVIC_GetPriorityGrouping>
 8001050:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	68b9      	ldr	r1, [r7, #8]
 8001056:	6978      	ldr	r0, [r7, #20]
 8001058:	f7ff ff90 	bl	8000f7c <NVIC_EncodePriority>
 800105c:	4602      	mov	r2, r0
 800105e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001062:	4611      	mov	r1, r2
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff5f 	bl	8000f28 <__NVIC_SetPriority>
}
 800106a:	bf00      	nop
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800107c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff35 	bl	8000ef0 <__NVIC_EnableIRQ>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ffa2 	bl	8000fe0 <SysTick_Config>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b085      	sub	sp, #20
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d008      	beq.n	80010d0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2204      	movs	r2, #4
 80010c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e020      	b.n	8001112 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f022 020e 	bic.w	r2, r2, #14
 80010de:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010f8:	2101      	movs	r1, #1
 80010fa:	fa01 f202 	lsl.w	r2, r1, r2
 80010fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2201      	movs	r2, #1
 8001104:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001110:	7bfb      	ldrb	r3, [r7, #15]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001124:	2300      	movs	r3, #0
 8001126:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d005      	beq.n	8001140 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2204      	movs	r2, #4
 8001138:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	73fb      	strb	r3, [r7, #15]
 800113e:	e051      	b.n	80011e4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f022 020e 	bic.w	r2, r2, #14
 800114e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f022 0201 	bic.w	r2, r2, #1
 800115e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a22      	ldr	r2, [pc, #136]	; (80011f0 <HAL_DMA_Abort_IT+0xd4>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d029      	beq.n	80011be <HAL_DMA_Abort_IT+0xa2>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a21      	ldr	r2, [pc, #132]	; (80011f4 <HAL_DMA_Abort_IT+0xd8>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d022      	beq.n	80011ba <HAL_DMA_Abort_IT+0x9e>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a1f      	ldr	r2, [pc, #124]	; (80011f8 <HAL_DMA_Abort_IT+0xdc>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d01a      	beq.n	80011b4 <HAL_DMA_Abort_IT+0x98>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a1e      	ldr	r2, [pc, #120]	; (80011fc <HAL_DMA_Abort_IT+0xe0>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d012      	beq.n	80011ae <HAL_DMA_Abort_IT+0x92>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a1c      	ldr	r2, [pc, #112]	; (8001200 <HAL_DMA_Abort_IT+0xe4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d00a      	beq.n	80011a8 <HAL_DMA_Abort_IT+0x8c>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a1b      	ldr	r2, [pc, #108]	; (8001204 <HAL_DMA_Abort_IT+0xe8>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d102      	bne.n	80011a2 <HAL_DMA_Abort_IT+0x86>
 800119c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011a0:	e00e      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011a6:	e00b      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011ac:	e008      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b2:	e005      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011b8:	e002      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011ba:	2310      	movs	r3, #16
 80011bc:	e000      	b.n	80011c0 <HAL_DMA_Abort_IT+0xa4>
 80011be:	2301      	movs	r3, #1
 80011c0:	4a11      	ldr	r2, [pc, #68]	; (8001208 <HAL_DMA_Abort_IT+0xec>)
 80011c2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2201      	movs	r2, #1
 80011c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	4798      	blx	r3
    } 
  }
  return status;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020008 	.word	0x40020008
 80011f4:	4002001c 	.word	0x4002001c
 80011f8:	40020030 	.word	0x40020030
 80011fc:	40020044 	.word	0x40020044
 8001200:	40020058 	.word	0x40020058
 8001204:	4002006c 	.word	0x4002006c
 8001208:	40020000 	.word	0x40020000

0800120c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800120c:	b480      	push	{r7}
 800120e:	b08b      	sub	sp, #44	; 0x2c
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800121a:	2300      	movs	r3, #0
 800121c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121e:	e161      	b.n	80014e4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001220:	2201      	movs	r2, #1
 8001222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	429a      	cmp	r2, r3
 800123a:	f040 8150 	bne.w	80014de <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4a97      	ldr	r2, [pc, #604]	; (80014a0 <HAL_GPIO_Init+0x294>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d05e      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001248:	4a95      	ldr	r2, [pc, #596]	; (80014a0 <HAL_GPIO_Init+0x294>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d875      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800124e:	4a95      	ldr	r2, [pc, #596]	; (80014a4 <HAL_GPIO_Init+0x298>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d058      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001254:	4a93      	ldr	r2, [pc, #588]	; (80014a4 <HAL_GPIO_Init+0x298>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d86f      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800125a:	4a93      	ldr	r2, [pc, #588]	; (80014a8 <HAL_GPIO_Init+0x29c>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d052      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001260:	4a91      	ldr	r2, [pc, #580]	; (80014a8 <HAL_GPIO_Init+0x29c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d869      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001266:	4a91      	ldr	r2, [pc, #580]	; (80014ac <HAL_GPIO_Init+0x2a0>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d04c      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 800126c:	4a8f      	ldr	r2, [pc, #572]	; (80014ac <HAL_GPIO_Init+0x2a0>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d863      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001272:	4a8f      	ldr	r2, [pc, #572]	; (80014b0 <HAL_GPIO_Init+0x2a4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d046      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
 8001278:	4a8d      	ldr	r2, [pc, #564]	; (80014b0 <HAL_GPIO_Init+0x2a4>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d85d      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 800127e:	2b12      	cmp	r3, #18
 8001280:	d82a      	bhi.n	80012d8 <HAL_GPIO_Init+0xcc>
 8001282:	2b12      	cmp	r3, #18
 8001284:	d859      	bhi.n	800133a <HAL_GPIO_Init+0x12e>
 8001286:	a201      	add	r2, pc, #4	; (adr r2, 800128c <HAL_GPIO_Init+0x80>)
 8001288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800128c:	08001307 	.word	0x08001307
 8001290:	080012e1 	.word	0x080012e1
 8001294:	080012f3 	.word	0x080012f3
 8001298:	08001335 	.word	0x08001335
 800129c:	0800133b 	.word	0x0800133b
 80012a0:	0800133b 	.word	0x0800133b
 80012a4:	0800133b 	.word	0x0800133b
 80012a8:	0800133b 	.word	0x0800133b
 80012ac:	0800133b 	.word	0x0800133b
 80012b0:	0800133b 	.word	0x0800133b
 80012b4:	0800133b 	.word	0x0800133b
 80012b8:	0800133b 	.word	0x0800133b
 80012bc:	0800133b 	.word	0x0800133b
 80012c0:	0800133b 	.word	0x0800133b
 80012c4:	0800133b 	.word	0x0800133b
 80012c8:	0800133b 	.word	0x0800133b
 80012cc:	0800133b 	.word	0x0800133b
 80012d0:	080012e9 	.word	0x080012e9
 80012d4:	080012fd 	.word	0x080012fd
 80012d8:	4a76      	ldr	r2, [pc, #472]	; (80014b4 <HAL_GPIO_Init+0x2a8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d013      	beq.n	8001306 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012de:	e02c      	b.n	800133a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	623b      	str	r3, [r7, #32]
          break;
 80012e6:	e029      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	3304      	adds	r3, #4
 80012ee:	623b      	str	r3, [r7, #32]
          break;
 80012f0:	e024      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	3308      	adds	r3, #8
 80012f8:	623b      	str	r3, [r7, #32]
          break;
 80012fa:	e01f      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	330c      	adds	r3, #12
 8001302:	623b      	str	r3, [r7, #32]
          break;
 8001304:	e01a      	b.n	800133c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d102      	bne.n	8001314 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800130e:	2304      	movs	r3, #4
 8001310:	623b      	str	r3, [r7, #32]
          break;
 8001312:	e013      	b.n	800133c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d105      	bne.n	8001328 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800131c:	2308      	movs	r3, #8
 800131e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	69fa      	ldr	r2, [r7, #28]
 8001324:	611a      	str	r2, [r3, #16]
          break;
 8001326:	e009      	b.n	800133c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001328:	2308      	movs	r3, #8
 800132a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69fa      	ldr	r2, [r7, #28]
 8001330:	615a      	str	r2, [r3, #20]
          break;
 8001332:	e003      	b.n	800133c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001334:	2300      	movs	r3, #0
 8001336:	623b      	str	r3, [r7, #32]
          break;
 8001338:	e000      	b.n	800133c <HAL_GPIO_Init+0x130>
          break;
 800133a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2bff      	cmp	r3, #255	; 0xff
 8001340:	d801      	bhi.n	8001346 <HAL_GPIO_Init+0x13a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	e001      	b.n	800134a <HAL_GPIO_Init+0x13e>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3304      	adds	r3, #4
 800134a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	2bff      	cmp	r3, #255	; 0xff
 8001350:	d802      	bhi.n	8001358 <HAL_GPIO_Init+0x14c>
 8001352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	e002      	b.n	800135e <HAL_GPIO_Init+0x152>
 8001358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135a:	3b08      	subs	r3, #8
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	210f      	movs	r1, #15
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	fa01 f303 	lsl.w	r3, r1, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	401a      	ands	r2, r3
 8001370:	6a39      	ldr	r1, [r7, #32]
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	fa01 f303 	lsl.w	r3, r1, r3
 8001378:	431a      	orrs	r2, r3
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	f000 80a9 	beq.w	80014de <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800138c:	4b4a      	ldr	r3, [pc, #296]	; (80014b8 <HAL_GPIO_Init+0x2ac>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a49      	ldr	r2, [pc, #292]	; (80014b8 <HAL_GPIO_Init+0x2ac>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b47      	ldr	r3, [pc, #284]	; (80014b8 <HAL_GPIO_Init+0x2ac>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013a4:	4a45      	ldr	r2, [pc, #276]	; (80014bc <HAL_GPIO_Init+0x2b0>)
 80013a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a8:	089b      	lsrs	r3, r3, #2
 80013aa:	3302      	adds	r3, #2
 80013ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b4:	f003 0303 	and.w	r3, r3, #3
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	220f      	movs	r2, #15
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4013      	ands	r3, r2
 80013c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4a3d      	ldr	r2, [pc, #244]	; (80014c0 <HAL_GPIO_Init+0x2b4>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d00d      	beq.n	80013ec <HAL_GPIO_Init+0x1e0>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a3c      	ldr	r2, [pc, #240]	; (80014c4 <HAL_GPIO_Init+0x2b8>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d007      	beq.n	80013e8 <HAL_GPIO_Init+0x1dc>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a3b      	ldr	r2, [pc, #236]	; (80014c8 <HAL_GPIO_Init+0x2bc>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d101      	bne.n	80013e4 <HAL_GPIO_Init+0x1d8>
 80013e0:	2302      	movs	r3, #2
 80013e2:	e004      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013e4:	2303      	movs	r3, #3
 80013e6:	e002      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e000      	b.n	80013ee <HAL_GPIO_Init+0x1e2>
 80013ec:	2300      	movs	r3, #0
 80013ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f0:	f002 0203 	and.w	r2, r2, #3
 80013f4:	0092      	lsls	r2, r2, #2
 80013f6:	4093      	lsls	r3, r2
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013fe:	492f      	ldr	r1, [pc, #188]	; (80014bc <HAL_GPIO_Init+0x2b0>)
 8001400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001402:	089b      	lsrs	r3, r3, #2
 8001404:	3302      	adds	r3, #2
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001418:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 800141a:	689a      	ldr	r2, [r3, #8]
 800141c:	492b      	ldr	r1, [pc, #172]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	608b      	str	r3, [r1, #8]
 8001424:	e006      	b.n	8001434 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001426:	4b29      	ldr	r3, [pc, #164]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001428:	689a      	ldr	r2, [r3, #8]
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	43db      	mvns	r3, r3
 800142e:	4927      	ldr	r1, [pc, #156]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001430:	4013      	ands	r3, r2
 8001432:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d006      	beq.n	800144e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001440:	4b22      	ldr	r3, [pc, #136]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001442:	68da      	ldr	r2, [r3, #12]
 8001444:	4921      	ldr	r1, [pc, #132]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	60cb      	str	r3, [r1, #12]
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800144e:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001450:	68da      	ldr	r2, [r3, #12]
 8001452:	69bb      	ldr	r3, [r7, #24]
 8001454:	43db      	mvns	r3, r3
 8001456:	491d      	ldr	r1, [pc, #116]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001458:	4013      	ands	r3, r2
 800145a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d006      	beq.n	8001476 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001468:	4b18      	ldr	r3, [pc, #96]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	4917      	ldr	r1, [pc, #92]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	4313      	orrs	r3, r2
 8001472:	604b      	str	r3, [r1, #4]
 8001474:	e006      	b.n	8001484 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001476:	4b15      	ldr	r3, [pc, #84]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	43db      	mvns	r3, r3
 800147e:	4913      	ldr	r1, [pc, #76]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001480:	4013      	ands	r3, r2
 8001482:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d01f      	beq.n	80014d0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001490:	4b0e      	ldr	r3, [pc, #56]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	490d      	ldr	r1, [pc, #52]	; (80014cc <HAL_GPIO_Init+0x2c0>)
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	4313      	orrs	r3, r2
 800149a:	600b      	str	r3, [r1, #0]
 800149c:	e01f      	b.n	80014de <HAL_GPIO_Init+0x2d2>
 800149e:	bf00      	nop
 80014a0:	10320000 	.word	0x10320000
 80014a4:	10310000 	.word	0x10310000
 80014a8:	10220000 	.word	0x10220000
 80014ac:	10210000 	.word	0x10210000
 80014b0:	10120000 	.word	0x10120000
 80014b4:	10110000 	.word	0x10110000
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010000 	.word	0x40010000
 80014c0:	40010800 	.word	0x40010800
 80014c4:	40010c00 	.word	0x40010c00
 80014c8:	40011000 	.word	0x40011000
 80014cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80014d0:	4b0b      	ldr	r3, [pc, #44]	; (8001500 <HAL_GPIO_Init+0x2f4>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	4909      	ldr	r1, [pc, #36]	; (8001500 <HAL_GPIO_Init+0x2f4>)
 80014da:	4013      	ands	r3, r2
 80014dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80014de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e0:	3301      	adds	r3, #1
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	fa22 f303 	lsr.w	r3, r2, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f47f ae96 	bne.w	8001220 <HAL_GPIO_Init+0x14>
  }
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	372c      	adds	r7, #44	; 0x2c
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	40010400 	.word	0x40010400

08001504 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689a      	ldr	r2, [r3, #8]
 8001514:	887b      	ldrh	r3, [r7, #2]
 8001516:	4013      	ands	r3, r2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d002      	beq.n	8001522 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800151c:	2301      	movs	r3, #1
 800151e:	73fb      	strb	r3, [r7, #15]
 8001520:	e001      	b.n	8001526 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr

08001532 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001532:	b480      	push	{r7}
 8001534:	b083      	sub	sp, #12
 8001536:	af00      	add	r7, sp, #0
 8001538:	6078      	str	r0, [r7, #4]
 800153a:	460b      	mov	r3, r1
 800153c:	807b      	strh	r3, [r7, #2]
 800153e:	4613      	mov	r3, r2
 8001540:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001542:	787b      	ldrb	r3, [r7, #1]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d003      	beq.n	8001550 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001548:	887a      	ldrh	r2, [r7, #2]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800154e:	e003      	b.n	8001558 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001550:	887b      	ldrh	r3, [r7, #2]
 8001552:	041a      	lsls	r2, r3, #16
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	611a      	str	r2, [r3, #16]
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001562:	b480      	push	{r7}
 8001564:	b085      	sub	sp, #20
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
 800156a:	460b      	mov	r3, r1
 800156c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001574:	887a      	ldrh	r2, [r7, #2]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	4013      	ands	r3, r2
 800157a:	041a      	lsls	r2, r3, #16
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	43d9      	mvns	r1, r3
 8001580:	887b      	ldrh	r3, [r7, #2]
 8001582:	400b      	ands	r3, r1
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	611a      	str	r2, [r3, #16]
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e272      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	f000 8087 	beq.w	80016c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015b4:	4b92      	ldr	r3, [pc, #584]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 030c 	and.w	r3, r3, #12
 80015bc:	2b04      	cmp	r3, #4
 80015be:	d00c      	beq.n	80015da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015c0:	4b8f      	ldr	r3, [pc, #572]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 030c 	and.w	r3, r3, #12
 80015c8:	2b08      	cmp	r3, #8
 80015ca:	d112      	bne.n	80015f2 <HAL_RCC_OscConfig+0x5e>
 80015cc:	4b8c      	ldr	r3, [pc, #560]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015d8:	d10b      	bne.n	80015f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015da:	4b89      	ldr	r3, [pc, #548]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d06c      	beq.n	80016c0 <HAL_RCC_OscConfig+0x12c>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d168      	bne.n	80016c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e24c      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015fa:	d106      	bne.n	800160a <HAL_RCC_OscConfig+0x76>
 80015fc:	4b80      	ldr	r3, [pc, #512]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a7f      	ldr	r2, [pc, #508]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	e02e      	b.n	8001668 <HAL_RCC_OscConfig+0xd4>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d10c      	bne.n	800162c <HAL_RCC_OscConfig+0x98>
 8001612:	4b7b      	ldr	r3, [pc, #492]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a7a      	ldr	r2, [pc, #488]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b78      	ldr	r3, [pc, #480]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a77      	ldr	r2, [pc, #476]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001624:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	e01d      	b.n	8001668 <HAL_RCC_OscConfig+0xd4>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001634:	d10c      	bne.n	8001650 <HAL_RCC_OscConfig+0xbc>
 8001636:	4b72      	ldr	r3, [pc, #456]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a71      	ldr	r2, [pc, #452]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800163c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	4b6f      	ldr	r3, [pc, #444]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6e      	ldr	r2, [pc, #440]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	e00b      	b.n	8001668 <HAL_RCC_OscConfig+0xd4>
 8001650:	4b6b      	ldr	r3, [pc, #428]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a6a      	ldr	r2, [pc, #424]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	4b68      	ldr	r3, [pc, #416]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a67      	ldr	r2, [pc, #412]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001666:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d013      	beq.n	8001698 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001670:	f7ff fc02 	bl	8000e78 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001678:	f7ff fbfe 	bl	8000e78 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b64      	cmp	r3, #100	; 0x64
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e200      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	4b5d      	ldr	r3, [pc, #372]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0xe4>
 8001696:	e014      	b.n	80016c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001698:	f7ff fbee 	bl	8000e78 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a0:	f7ff fbea 	bl	8000e78 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e1ec      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b2:	4b53      	ldr	r3, [pc, #332]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x10c>
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d063      	beq.n	8001796 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016ce:	4b4c      	ldr	r3, [pc, #304]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 030c 	and.w	r3, r3, #12
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00b      	beq.n	80016f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80016da:	4b49      	ldr	r3, [pc, #292]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 030c 	and.w	r3, r3, #12
 80016e2:	2b08      	cmp	r3, #8
 80016e4:	d11c      	bne.n	8001720 <HAL_RCC_OscConfig+0x18c>
 80016e6:	4b46      	ldr	r3, [pc, #280]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d116      	bne.n	8001720 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f2:	4b43      	ldr	r3, [pc, #268]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d005      	beq.n	800170a <HAL_RCC_OscConfig+0x176>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d001      	beq.n	800170a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e1c0      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170a:	4b3d      	ldr	r3, [pc, #244]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	695b      	ldr	r3, [r3, #20]
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	4939      	ldr	r1, [pc, #228]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800171a:	4313      	orrs	r3, r2
 800171c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800171e:	e03a      	b.n	8001796 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d020      	beq.n	800176a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001728:	4b36      	ldr	r3, [pc, #216]	; (8001804 <HAL_RCC_OscConfig+0x270>)
 800172a:	2201      	movs	r2, #1
 800172c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172e:	f7ff fba3 	bl	8000e78 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001734:	e008      	b.n	8001748 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001736:	f7ff fb9f 	bl	8000e78 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d901      	bls.n	8001748 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e1a1      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001748:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f0      	beq.n	8001736 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001754:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	00db      	lsls	r3, r3, #3
 8001762:	4927      	ldr	r1, [pc, #156]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 8001764:	4313      	orrs	r3, r2
 8001766:	600b      	str	r3, [r1, #0]
 8001768:	e015      	b.n	8001796 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800176a:	4b26      	ldr	r3, [pc, #152]	; (8001804 <HAL_RCC_OscConfig+0x270>)
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fb82 	bl	8000e78 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001778:	f7ff fb7e 	bl	8000e78 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e180      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178a:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0302 	and.w	r3, r3, #2
 8001792:	2b00      	cmp	r3, #0
 8001794:	d1f0      	bne.n	8001778 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d03a      	beq.n	8001818 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	699b      	ldr	r3, [r3, #24]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d019      	beq.n	80017de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017aa:	4b17      	ldr	r3, [pc, #92]	; (8001808 <HAL_RCC_OscConfig+0x274>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017b0:	f7ff fb62 	bl	8000e78 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017b8:	f7ff fb5e 	bl	8000e78 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e160      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ca:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d0f0      	beq.n	80017b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80017d6:	2001      	movs	r0, #1
 80017d8:	f000 face 	bl	8001d78 <RCC_Delay>
 80017dc:	e01c      	b.n	8001818 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017de:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <HAL_RCC_OscConfig+0x274>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e4:	f7ff fb48 	bl	8000e78 <HAL_GetTick>
 80017e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ea:	e00f      	b.n	800180c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017ec:	f7ff fb44 	bl	8000e78 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d908      	bls.n	800180c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e146      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000
 8001804:	42420000 	.word	0x42420000
 8001808:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800180c:	4b92      	ldr	r3, [pc, #584]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1e9      	bne.n	80017ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 80a6 	beq.w	8001972 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001826:	2300      	movs	r3, #0
 8001828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800182a:	4b8b      	ldr	r3, [pc, #556]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10d      	bne.n	8001852 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001836:	4b88      	ldr	r3, [pc, #544]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001838:	69db      	ldr	r3, [r3, #28]
 800183a:	4a87      	ldr	r2, [pc, #540]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800183c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001840:	61d3      	str	r3, [r2, #28]
 8001842:	4b85      	ldr	r3, [pc, #532]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800184e:	2301      	movs	r3, #1
 8001850:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001852:	4b82      	ldr	r3, [pc, #520]	; (8001a5c <HAL_RCC_OscConfig+0x4c8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185a:	2b00      	cmp	r3, #0
 800185c:	d118      	bne.n	8001890 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800185e:	4b7f      	ldr	r3, [pc, #508]	; (8001a5c <HAL_RCC_OscConfig+0x4c8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a7e      	ldr	r2, [pc, #504]	; (8001a5c <HAL_RCC_OscConfig+0x4c8>)
 8001864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800186a:	f7ff fb05 	bl	8000e78 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001872:	f7ff fb01 	bl	8000e78 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b64      	cmp	r3, #100	; 0x64
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e103      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	4b75      	ldr	r3, [pc, #468]	; (8001a5c <HAL_RCC_OscConfig+0x4c8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x312>
 8001898:	4b6f      	ldr	r3, [pc, #444]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	4a6e      	ldr	r2, [pc, #440]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6213      	str	r3, [r2, #32]
 80018a4:	e02d      	b.n	8001902 <HAL_RCC_OscConfig+0x36e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x334>
 80018ae:	4b6a      	ldr	r3, [pc, #424]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018b0:	6a1b      	ldr	r3, [r3, #32]
 80018b2:	4a69      	ldr	r2, [pc, #420]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018b4:	f023 0301 	bic.w	r3, r3, #1
 80018b8:	6213      	str	r3, [r2, #32]
 80018ba:	4b67      	ldr	r3, [pc, #412]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018bc:	6a1b      	ldr	r3, [r3, #32]
 80018be:	4a66      	ldr	r2, [pc, #408]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018c0:	f023 0304 	bic.w	r3, r3, #4
 80018c4:	6213      	str	r3, [r2, #32]
 80018c6:	e01c      	b.n	8001902 <HAL_RCC_OscConfig+0x36e>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	2b05      	cmp	r3, #5
 80018ce:	d10c      	bne.n	80018ea <HAL_RCC_OscConfig+0x356>
 80018d0:	4b61      	ldr	r3, [pc, #388]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	4a60      	ldr	r2, [pc, #384]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018d6:	f043 0304 	orr.w	r3, r3, #4
 80018da:	6213      	str	r3, [r2, #32]
 80018dc:	4b5e      	ldr	r3, [pc, #376]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	4a5d      	ldr	r2, [pc, #372]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018e2:	f043 0301 	orr.w	r3, r3, #1
 80018e6:	6213      	str	r3, [r2, #32]
 80018e8:	e00b      	b.n	8001902 <HAL_RCC_OscConfig+0x36e>
 80018ea:	4b5b      	ldr	r3, [pc, #364]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	4a5a      	ldr	r2, [pc, #360]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018f0:	f023 0301 	bic.w	r3, r3, #1
 80018f4:	6213      	str	r3, [r2, #32]
 80018f6:	4b58      	ldr	r3, [pc, #352]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018f8:	6a1b      	ldr	r3, [r3, #32]
 80018fa:	4a57      	ldr	r2, [pc, #348]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	f023 0304 	bic.w	r3, r3, #4
 8001900:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d015      	beq.n	8001936 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190a:	f7ff fab5 	bl	8000e78 <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001910:	e00a      	b.n	8001928 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001912:	f7ff fab1 	bl	8000e78 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001920:	4293      	cmp	r3, r2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e0b1      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001928:	4b4b      	ldr	r3, [pc, #300]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0ee      	beq.n	8001912 <HAL_RCC_OscConfig+0x37e>
 8001934:	e014      	b.n	8001960 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001936:	f7ff fa9f 	bl	8000e78 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800193c:	e00a      	b.n	8001954 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800193e:	f7ff fa9b 	bl	8000e78 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	f241 3288 	movw	r2, #5000	; 0x1388
 800194c:	4293      	cmp	r3, r2
 800194e:	d901      	bls.n	8001954 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e09b      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001954:	4b40      	ldr	r3, [pc, #256]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1ee      	bne.n	800193e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001960:	7dfb      	ldrb	r3, [r7, #23]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d105      	bne.n	8001972 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001966:	4b3c      	ldr	r3, [pc, #240]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	4a3b      	ldr	r2, [pc, #236]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001970:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	2b00      	cmp	r3, #0
 8001978:	f000 8087 	beq.w	8001a8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800197c:	4b36      	ldr	r3, [pc, #216]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	2b08      	cmp	r3, #8
 8001986:	d061      	beq.n	8001a4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d146      	bne.n	8001a1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001990:	4b33      	ldr	r3, [pc, #204]	; (8001a60 <HAL_RCC_OscConfig+0x4cc>)
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001996:	f7ff fa6f 	bl	8000e78 <HAL_GetTick>
 800199a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800199e:	f7ff fa6b 	bl	8000e78 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e06d      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019b0:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019c4:	d108      	bne.n	80019d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019c6:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	4921      	ldr	r1, [pc, #132]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d8:	4b1f      	ldr	r3, [pc, #124]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a19      	ldr	r1, [r3, #32]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	430b      	orrs	r3, r1
 80019ea:	491b      	ldr	r1, [pc, #108]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f0:	4b1b      	ldr	r3, [pc, #108]	; (8001a60 <HAL_RCC_OscConfig+0x4cc>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f6:	f7ff fa3f 	bl	8000e78 <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fe:	f7ff fa3b 	bl	8000e78 <HAL_GetTick>
 8001a02:	4602      	mov	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e03d      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x46a>
 8001a1c:	e035      	b.n	8001a8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <HAL_RCC_OscConfig+0x4cc>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a24:	f7ff fa28 	bl	8000e78 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2c:	f7ff fa24 	bl	8000e78 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e026      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_RCC_OscConfig+0x4c4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1f0      	bne.n	8001a2c <HAL_RCC_OscConfig+0x498>
 8001a4a:	e01e      	b.n	8001a8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d107      	bne.n	8001a64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e019      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	40007000 	.word	0x40007000
 8001a60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_RCC_OscConfig+0x500>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d106      	bne.n	8001a86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d001      	beq.n	8001a8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40021000 	.word	0x40021000

08001a98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0d0      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001aac:	4b6a      	ldr	r3, [pc, #424]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0307 	and.w	r3, r3, #7
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d910      	bls.n	8001adc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aba:	4b67      	ldr	r3, [pc, #412]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f023 0207 	bic.w	r2, r3, #7
 8001ac2:	4965      	ldr	r1, [pc, #404]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aca:	4b63      	ldr	r3, [pc, #396]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0307 	and.w	r3, r3, #7
 8001ad2:	683a      	ldr	r2, [r7, #0]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d001      	beq.n	8001adc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e0b8      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d020      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001af4:	4b59      	ldr	r3, [pc, #356]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	4a58      	ldr	r2, [pc, #352]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001afa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001afe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f003 0308 	and.w	r3, r3, #8
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d005      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b0c:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	4a52      	ldr	r2, [pc, #328]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b18:	4b50      	ldr	r3, [pc, #320]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	494d      	ldr	r1, [pc, #308]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d040      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d107      	bne.n	8001b4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3e:	4b47      	ldr	r3, [pc, #284]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d115      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e07f      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d107      	bne.n	8001b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b56:	4b41      	ldr	r3, [pc, #260]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d109      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e073      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b66:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e06b      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b76:	4b39      	ldr	r3, [pc, #228]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f023 0203 	bic.w	r2, r3, #3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	4936      	ldr	r1, [pc, #216]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001b84:	4313      	orrs	r3, r2
 8001b86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b88:	f7ff f976 	bl	8000e78 <HAL_GetTick>
 8001b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b8e:	e00a      	b.n	8001ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b90:	f7ff f972 	bl	8000e78 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e053      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba6:	4b2d      	ldr	r3, [pc, #180]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f003 020c 	and.w	r2, r3, #12
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d1eb      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bb8:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d210      	bcs.n	8001be8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc6:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f023 0207 	bic.w	r2, r3, #7
 8001bce:	4922      	ldr	r1, [pc, #136]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd6:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e032      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d008      	beq.n	8001c06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bf4:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	4916      	ldr	r1, [pc, #88]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0308 	and.w	r3, r3, #8
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d009      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	490e      	ldr	r1, [pc, #56]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c26:	f000 f821 	bl	8001c6c <HAL_RCC_GetSysClockFreq>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	; (8001c5c <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	091b      	lsrs	r3, r3, #4
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	490a      	ldr	r1, [pc, #40]	; (8001c60 <HAL_RCC_ClockConfig+0x1c8>)
 8001c38:	5ccb      	ldrb	r3, [r1, r3]
 8001c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3e:	4a09      	ldr	r2, [pc, #36]	; (8001c64 <HAL_RCC_ClockConfig+0x1cc>)
 8001c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c42:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <HAL_RCC_ClockConfig+0x1d0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff f8d4 	bl	8000df4 <HAL_InitTick>

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3710      	adds	r7, #16
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40022000 	.word	0x40022000
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	08003b8c 	.word	0x08003b8c
 8001c64:	20000004 	.word	0x20000004
 8001c68:	20000008 	.word	0x20000008

08001c6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b087      	sub	sp, #28
 8001c70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	2300      	movs	r3, #0
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	617b      	str	r3, [r7, #20]
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c86:	4b1e      	ldr	r3, [pc, #120]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	d002      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x30>
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d003      	beq.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x36>
 8001c9a:	e027      	b.n	8001cec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c9e:	613b      	str	r3, [r7, #16]
      break;
 8001ca0:	e027      	b.n	8001cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	0c9b      	lsrs	r3, r3, #18
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	4a17      	ldr	r2, [pc, #92]	; (8001d08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001cac:	5cd3      	ldrb	r3, [r2, r3]
 8001cae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d010      	beq.n	8001cdc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	0c5b      	lsrs	r3, r3, #17
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	4a11      	ldr	r2, [pc, #68]	; (8001d0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001cc6:	5cd3      	ldrb	r3, [r2, r3]
 8001cc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a0d      	ldr	r2, [pc, #52]	; (8001d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8001cce:	fb03 f202 	mul.w	r2, r3, r2
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	e004      	b.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a0c      	ldr	r2, [pc, #48]	; (8001d10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ce0:	fb02 f303 	mul.w	r3, r2, r3
 8001ce4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	613b      	str	r3, [r7, #16]
      break;
 8001cea:	e002      	b.n	8001cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001cec:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8001cee:	613b      	str	r3, [r7, #16]
      break;
 8001cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cf2:	693b      	ldr	r3, [r7, #16]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	371c      	adds	r7, #28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000
 8001d04:	007a1200 	.word	0x007a1200
 8001d08:	08003ba4 	.word	0x08003ba4
 8001d0c:	08003bb4 	.word	0x08003bb4
 8001d10:	003d0900 	.word	0x003d0900

08001d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d18:	4b02      	ldr	r3, [pc, #8]	; (8001d24 <HAL_RCC_GetHCLKFreq+0x10>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	20000004 	.word	0x20000004

08001d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d2c:	f7ff fff2 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	0a1b      	lsrs	r3, r3, #8
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	4903      	ldr	r1, [pc, #12]	; (8001d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d3e:	5ccb      	ldrb	r3, [r1, r3]
 8001d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	08003b9c 	.word	0x08003b9c

08001d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d54:	f7ff ffde 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	0adb      	lsrs	r3, r3, #11
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4903      	ldr	r1, [pc, #12]	; (8001d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d66:	5ccb      	ldrb	r3, [r1, r3]
 8001d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40021000 	.word	0x40021000
 8001d74:	08003b9c 	.word	0x08003b9c

08001d78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <RCC_Delay+0x34>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	; (8001db0 <RCC_Delay+0x38>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0a5b      	lsrs	r3, r3, #9
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d94:	bf00      	nop
  }
  while (Delay --);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1e5a      	subs	r2, r3, #1
 8001d9a:	60fa      	str	r2, [r7, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d1f9      	bne.n	8001d94 <RCC_Delay+0x1c>
}
 8001da0:	bf00      	nop
 8001da2:	bf00      	nop
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	20000004 	.word	0x20000004
 8001db0:	10624dd3 	.word	0x10624dd3

08001db4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e041      	b.n	8001e4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d106      	bne.n	8001de0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f7fe fede 	bl	8000b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2202      	movs	r2, #2
 8001de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3304      	adds	r3, #4
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f000 fa6e 	bl	80022d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2201      	movs	r2, #1
 8001e24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2201      	movs	r2, #1
 8001e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
	...

08001e54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d001      	beq.n	8001e6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e035      	b.n	8001ed8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2202      	movs	r2, #2
 8001e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 0201 	orr.w	r2, r2, #1
 8001e82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a16      	ldr	r2, [pc, #88]	; (8001ee4 <HAL_TIM_Base_Start_IT+0x90>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d009      	beq.n	8001ea2 <HAL_TIM_Base_Start_IT+0x4e>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e96:	d004      	beq.n	8001ea2 <HAL_TIM_Base_Start_IT+0x4e>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <HAL_TIM_Base_Start_IT+0x94>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d111      	bne.n	8001ec6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2b06      	cmp	r3, #6
 8001eb2:	d010      	beq.n	8001ed6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0201 	orr.w	r2, r2, #1
 8001ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ec4:	e007      	b.n	8001ed6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f042 0201 	orr.w	r2, r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bc80      	pop	{r7}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	40012c00 	.word	0x40012c00
 8001ee8:	40000400 	.word	0x40000400

08001eec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d122      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d11b      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f06f 0202 	mvn.w	r2, #2
 8001f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f9b4 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8001f34:	e005      	b.n	8001f42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f9a7 	bl	800228a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 f9b6 	bl	80022ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0304 	and.w	r3, r3, #4
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	d122      	bne.n	8001f9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d11b      	bne.n	8001f9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0204 	mvn.w	r2, #4
 8001f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2202      	movs	r2, #2
 8001f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f98a 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8001f88:	e005      	b.n	8001f96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f000 f97d 	bl	800228a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f98c 	bl	80022ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d122      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0308 	and.w	r3, r3, #8
 8001fb4:	2b08      	cmp	r3, #8
 8001fb6:	d11b      	bne.n	8001ff0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0208 	mvn.w	r2, #8
 8001fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f003 0303 	and.w	r3, r3, #3
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f960 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8001fdc:	e005      	b.n	8001fea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f953 	bl	800228a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f000 f962 	bl	80022ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	f003 0310 	and.w	r3, r3, #16
 8001ffa:	2b10      	cmp	r3, #16
 8001ffc:	d122      	bne.n	8002044 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	f003 0310 	and.w	r3, r3, #16
 8002008:	2b10      	cmp	r3, #16
 800200a:	d11b      	bne.n	8002044 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f06f 0210 	mvn.w	r2, #16
 8002014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2208      	movs	r2, #8
 800201a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 f936 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8002030:	e005      	b.n	800203e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f929 	bl	800228a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 f938 	bl	80022ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b01      	cmp	r3, #1
 8002050:	d10e      	bne.n	8002070 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b01      	cmp	r3, #1
 800205e:	d107      	bne.n	8002070 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f06f 0201 	mvn.w	r2, #1
 8002068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f7fe fd5a 	bl	8000b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800207a:	2b80      	cmp	r3, #128	; 0x80
 800207c:	d10e      	bne.n	800209c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002088:	2b80      	cmp	r3, #128	; 0x80
 800208a:	d107      	bne.n	800209c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 fa6b 	bl	8002572 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	691b      	ldr	r3, [r3, #16]
 80020a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a6:	2b40      	cmp	r3, #64	; 0x40
 80020a8:	d10e      	bne.n	80020c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020b4:	2b40      	cmp	r3, #64	; 0x40
 80020b6:	d107      	bne.n	80020c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f8fc 	bl	80022c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	691b      	ldr	r3, [r3, #16]
 80020ce:	f003 0320 	and.w	r3, r3, #32
 80020d2:	2b20      	cmp	r3, #32
 80020d4:	d10e      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0320 	and.w	r3, r3, #32
 80020e0:	2b20      	cmp	r3, #32
 80020e2:	d107      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f06f 0220 	mvn.w	r2, #32
 80020ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 fa36 	bl	8002560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002110:	2b01      	cmp	r3, #1
 8002112:	d101      	bne.n	8002118 <HAL_TIM_ConfigClockSource+0x1c>
 8002114:	2302      	movs	r3, #2
 8002116:	e0b4      	b.n	8002282 <HAL_TIM_ConfigClockSource+0x186>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2202      	movs	r2, #2
 8002124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800213e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002150:	d03e      	beq.n	80021d0 <HAL_TIM_ConfigClockSource+0xd4>
 8002152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002156:	f200 8087 	bhi.w	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 800215a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800215e:	f000 8086 	beq.w	800226e <HAL_TIM_ConfigClockSource+0x172>
 8002162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002166:	d87f      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002168:	2b70      	cmp	r3, #112	; 0x70
 800216a:	d01a      	beq.n	80021a2 <HAL_TIM_ConfigClockSource+0xa6>
 800216c:	2b70      	cmp	r3, #112	; 0x70
 800216e:	d87b      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002170:	2b60      	cmp	r3, #96	; 0x60
 8002172:	d050      	beq.n	8002216 <HAL_TIM_ConfigClockSource+0x11a>
 8002174:	2b60      	cmp	r3, #96	; 0x60
 8002176:	d877      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002178:	2b50      	cmp	r3, #80	; 0x50
 800217a:	d03c      	beq.n	80021f6 <HAL_TIM_ConfigClockSource+0xfa>
 800217c:	2b50      	cmp	r3, #80	; 0x50
 800217e:	d873      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002180:	2b40      	cmp	r3, #64	; 0x40
 8002182:	d058      	beq.n	8002236 <HAL_TIM_ConfigClockSource+0x13a>
 8002184:	2b40      	cmp	r3, #64	; 0x40
 8002186:	d86f      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002188:	2b30      	cmp	r3, #48	; 0x30
 800218a:	d064      	beq.n	8002256 <HAL_TIM_ConfigClockSource+0x15a>
 800218c:	2b30      	cmp	r3, #48	; 0x30
 800218e:	d86b      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002190:	2b20      	cmp	r3, #32
 8002192:	d060      	beq.n	8002256 <HAL_TIM_ConfigClockSource+0x15a>
 8002194:	2b20      	cmp	r3, #32
 8002196:	d867      	bhi.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
 8002198:	2b00      	cmp	r3, #0
 800219a:	d05c      	beq.n	8002256 <HAL_TIM_ConfigClockSource+0x15a>
 800219c:	2b10      	cmp	r3, #16
 800219e:	d05a      	beq.n	8002256 <HAL_TIM_ConfigClockSource+0x15a>
 80021a0:	e062      	b.n	8002268 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	6899      	ldr	r1, [r3, #8]
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	f000 f95e 	bl	8002472 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80021c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	609a      	str	r2, [r3, #8]
      break;
 80021ce:	e04f      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6818      	ldr	r0, [r3, #0]
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	6899      	ldr	r1, [r3, #8]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f000 f947 	bl	8002472 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021f2:	609a      	str	r2, [r3, #8]
      break;
 80021f4:	e03c      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	6859      	ldr	r1, [r3, #4]
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	461a      	mov	r2, r3
 8002204:	f000 f8be 	bl	8002384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2150      	movs	r1, #80	; 0x50
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f915 	bl	800243e <TIM_ITRx_SetConfig>
      break;
 8002214:	e02c      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	6859      	ldr	r1, [r3, #4]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	461a      	mov	r2, r3
 8002224:	f000 f8dc 	bl	80023e0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2160      	movs	r1, #96	; 0x60
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f905 	bl	800243e <TIM_ITRx_SetConfig>
      break;
 8002234:	e01c      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	6859      	ldr	r1, [r3, #4]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	461a      	mov	r2, r3
 8002244:	f000 f89e 	bl	8002384 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2140      	movs	r1, #64	; 0x40
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f8f5 	bl	800243e <TIM_ITRx_SetConfig>
      break;
 8002254:	e00c      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4619      	mov	r1, r3
 8002260:	4610      	mov	r0, r2
 8002262:	f000 f8ec 	bl	800243e <TIM_ITRx_SetConfig>
      break;
 8002266:	e003      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
      break;
 800226c:	e000      	b.n	8002270 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800226e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002280:	7bfb      	ldrb	r3, [r7, #15]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr

080022ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr

080022c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr
	...

080022d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a25      	ldr	r2, [pc, #148]	; (800237c <TIM_Base_SetConfig+0xa8>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d007      	beq.n	80022fc <TIM_Base_SetConfig+0x28>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f2:	d003      	beq.n	80022fc <TIM_Base_SetConfig+0x28>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a22      	ldr	r2, [pc, #136]	; (8002380 <TIM_Base_SetConfig+0xac>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d108      	bne.n	800230e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	4313      	orrs	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a1a      	ldr	r2, [pc, #104]	; (800237c <TIM_Base_SetConfig+0xa8>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d007      	beq.n	8002326 <TIM_Base_SetConfig+0x52>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800231c:	d003      	beq.n	8002326 <TIM_Base_SetConfig+0x52>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a17      	ldr	r2, [pc, #92]	; (8002380 <TIM_Base_SetConfig+0xac>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d108      	bne.n	8002338 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800232c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4313      	orrs	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	4313      	orrs	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a07      	ldr	r2, [pc, #28]	; (800237c <TIM_Base_SetConfig+0xa8>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d103      	bne.n	800236c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	615a      	str	r2, [r3, #20]
}
 8002372:	bf00      	nop
 8002374:	3714      	adds	r7, #20
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr
 800237c:	40012c00 	.word	0x40012c00
 8002380:	40000400 	.word	0x40000400

08002384 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002384:	b480      	push	{r7}
 8002386:	b087      	sub	sp, #28
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	f023 0201 	bic.w	r2, r3, #1
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f023 030a 	bic.w	r3, r3, #10
 80023c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	621a      	str	r2, [r3, #32]
}
 80023d6:	bf00      	nop
 80023d8:	371c      	adds	r7, #28
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	f023 0210 	bic.w	r2, r3, #16
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800240a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	031b      	lsls	r3, r3, #12
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800241c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	4313      	orrs	r3, r2
 8002426:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	621a      	str	r2, [r3, #32]
}
 8002434:	bf00      	nop
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr

0800243e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800243e:	b480      	push	{r7}
 8002440:	b085      	sub	sp, #20
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
 8002446:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002454:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	f043 0307 	orr.w	r3, r3, #7
 8002460:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	609a      	str	r2, [r3, #8]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr

08002472 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002472:	b480      	push	{r7}
 8002474:	b087      	sub	sp, #28
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800248c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	021a      	lsls	r2, r3, #8
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	431a      	orrs	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	4313      	orrs	r3, r2
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	4313      	orrs	r3, r2
 800249e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	609a      	str	r2, [r3, #8]
}
 80024a6:	bf00      	nop
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e041      	b.n	800254c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a14      	ldr	r2, [pc, #80]	; (8002558 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d009      	beq.n	8002520 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002514:	d004      	beq.n	8002520 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a10      	ldr	r2, [pc, #64]	; (800255c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d10c      	bne.n	800253a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002526:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	4313      	orrs	r3, r2
 8002530:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	40012c00 	.word	0x40012c00
 800255c:	40000400 	.word	0x40000400

08002560 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr

08002572 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800257a:	bf00      	nop
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	bc80      	pop	{r7}
 8002582:	4770      	bx	lr

08002584 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e042      	b.n	800261c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d106      	bne.n	80025b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7fe fb1a 	bl	8000be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2224      	movs	r2, #36	; 0x24
 80025b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 fd71 	bl	80030b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	691a      	ldr	r2, [r3, #16]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	695a      	ldr	r2, [r3, #20]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2220      	movs	r2, #32
 8002608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2220      	movs	r2, #32
 8002610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	; 0x28
 8002628:	af02      	add	r7, sp, #8
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	4613      	mov	r3, r2
 8002632:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b20      	cmp	r3, #32
 8002642:	d16d      	bne.n	8002720 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <HAL_UART_Transmit+0x2c>
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d101      	bne.n	8002654 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e066      	b.n	8002722 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2221      	movs	r2, #33	; 0x21
 800265e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002662:	f7fe fc09 	bl	8000e78 <HAL_GetTick>
 8002666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	88fa      	ldrh	r2, [r7, #6]
 800266c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	88fa      	ldrh	r2, [r7, #6]
 8002672:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800267c:	d108      	bne.n	8002690 <HAL_UART_Transmit+0x6c>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d104      	bne.n	8002690 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002686:	2300      	movs	r3, #0
 8002688:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	e003      	b.n	8002698 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002694:	2300      	movs	r3, #0
 8002696:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002698:	e02a      	b.n	80026f0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	2200      	movs	r2, #0
 80026a2:	2180      	movs	r1, #128	; 0x80
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 faf9 	bl	8002c9c <UART_WaitOnFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e036      	b.n	8002722 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d10b      	bne.n	80026d2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	461a      	mov	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	3302      	adds	r3, #2
 80026ce:	61bb      	str	r3, [r7, #24]
 80026d0:	e007      	b.n	80026e2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	781a      	ldrb	r2, [r3, #0]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	3301      	adds	r3, #1
 80026e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1cf      	bne.n	800269a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2200      	movs	r2, #0
 8002702:	2140      	movs	r1, #64	; 0x40
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 fac9 	bl	8002c9c <UART_WaitOnFlagUntilTimeout>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e006      	b.n	8002722 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	e000      	b.n	8002722 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002720:	2302      	movs	r3, #2
  }
}
 8002722:	4618      	mov	r0, r3
 8002724:	3720      	adds	r7, #32
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b0ba      	sub	sp, #232	; 0xe8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002752:	2300      	movs	r3, #0
 8002754:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002758:	2300      	movs	r3, #0
 800275a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800275e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800276a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800276e:	2b00      	cmp	r3, #0
 8002770:	d10f      	bne.n	8002792 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_UART_IRQHandler+0x66>
 800277e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002782:	f003 0320 	and.w	r3, r3, #32
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 fbd1 	bl	8002f32 <UART_Receive_IT>
      return;
 8002790:	e25b      	b.n	8002c4a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002792:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002796:	2b00      	cmp	r3, #0
 8002798:	f000 80de 	beq.w	8002958 <HAL_UART_IRQHandler+0x22c>
 800279c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d106      	bne.n	80027b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 80d1 	beq.w	8002958 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00b      	beq.n	80027da <HAL_UART_IRQHandler+0xae>
 80027c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d005      	beq.n	80027da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f043 0201 	orr.w	r2, r3, #1
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00b      	beq.n	80027fe <HAL_UART_IRQHandler+0xd2>
 80027e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d005      	beq.n	80027fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f043 0202 	orr.w	r2, r3, #2
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00b      	beq.n	8002822 <HAL_UART_IRQHandler+0xf6>
 800280a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d005      	beq.n	8002822 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281a:	f043 0204 	orr.w	r2, r3, #4
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	2b00      	cmp	r3, #0
 800282c:	d011      	beq.n	8002852 <HAL_UART_IRQHandler+0x126>
 800282e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002832:	f003 0320 	and.w	r3, r3, #32
 8002836:	2b00      	cmp	r3, #0
 8002838:	d105      	bne.n	8002846 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800283a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	f043 0208 	orr.w	r2, r3, #8
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 81f2 	beq.w	8002c40 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800285c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	2b00      	cmp	r3, #0
 8002866:	d008      	beq.n	800287a <HAL_UART_IRQHandler+0x14e>
 8002868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800286c:	f003 0320 	and.w	r3, r3, #32
 8002870:	2b00      	cmp	r3, #0
 8002872:	d002      	beq.n	800287a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 fb5c 	bl	8002f32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002884:	2b00      	cmp	r3, #0
 8002886:	bf14      	ite	ne
 8002888:	2301      	movne	r3, #1
 800288a:	2300      	moveq	r3, #0
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d103      	bne.n	80028a6 <HAL_UART_IRQHandler+0x17a>
 800289e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d04f      	beq.n	8002946 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 fa66 	bl	8002d78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d041      	beq.n	800293e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	3314      	adds	r3, #20
 80028c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028c8:	e853 3f00 	ldrex	r3, [r3]
 80028cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	3314      	adds	r3, #20
 80028e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80028ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028f6:	e841 2300 	strex	r3, r2, [r1]
 80028fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1d9      	bne.n	80028ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800290a:	2b00      	cmp	r3, #0
 800290c:	d013      	beq.n	8002936 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002912:	4a7e      	ldr	r2, [pc, #504]	; (8002b0c <HAL_UART_IRQHandler+0x3e0>)
 8002914:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe fbfe 	bl	800111c <HAL_DMA_Abort_IT>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d016      	beq.n	8002954 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800292a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002930:	4610      	mov	r0, r2
 8002932:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002934:	e00e      	b.n	8002954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f99c 	bl	8002c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800293c:	e00a      	b.n	8002954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f998 	bl	8002c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002944:	e006      	b.n	8002954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 f994 	bl	8002c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002952:	e175      	b.n	8002c40 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002954:	bf00      	nop
    return;
 8002956:	e173      	b.n	8002c40 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	2b01      	cmp	r3, #1
 800295e:	f040 814f 	bne.w	8002c00 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 8148 	beq.w	8002c00 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002974:	f003 0310 	and.w	r3, r3, #16
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 8141 	beq.w	8002c00 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800297e:	2300      	movs	r3, #0
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	60bb      	str	r3, [r7, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 80b6 	beq.w	8002b10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 8145 	beq.w	8002c44 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80029be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029c2:	429a      	cmp	r2, r3
 80029c4:	f080 813e 	bcs.w	8002c44 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	f000 8088 	beq.w	8002aec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	330c      	adds	r3, #12
 80029e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029ea:	e853 3f00 	ldrex	r3, [r3]
 80029ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	330c      	adds	r3, #12
 8002a04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002a08:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a10:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002a14:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1d9      	bne.n	80029dc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	3314      	adds	r3, #20
 8002a2e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a32:	e853 3f00 	ldrex	r3, [r3]
 8002a36:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a3a:	f023 0301 	bic.w	r3, r3, #1
 8002a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	3314      	adds	r3, #20
 8002a48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a4c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a50:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a52:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a54:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a58:	e841 2300 	strex	r3, r2, [r1]
 8002a5c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e1      	bne.n	8002a28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	3314      	adds	r3, #20
 8002a6a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a6e:	e853 3f00 	ldrex	r3, [r3]
 8002a72:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3314      	adds	r3, #20
 8002a84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a88:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a8c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a8e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a90:	e841 2300 	strex	r3, r2, [r1]
 8002a94:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1e3      	bne.n	8002a64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	330c      	adds	r3, #12
 8002ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ab4:	e853 3f00 	ldrex	r3, [r3]
 8002ab8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002abc:	f023 0310 	bic.w	r3, r3, #16
 8002ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	330c      	adds	r3, #12
 8002aca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002ace:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ad0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ad2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ad4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ad6:	e841 2300 	strex	r3, r2, [r1]
 8002ada:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002adc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1e3      	bne.n	8002aaa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fe fadd 	bl	80010a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2202      	movs	r2, #2
 8002af0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4619      	mov	r1, r3
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f8bf 	bl	8002c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b08:	e09c      	b.n	8002c44 <HAL_UART_IRQHandler+0x518>
 8002b0a:	bf00      	nop
 8002b0c:	08002e3d 	.word	0x08002e3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 808e 	beq.w	8002c48 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 8089 	beq.w	8002c48 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	330c      	adds	r3, #12
 8002b3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002b5a:	647a      	str	r2, [r7, #68]	; 0x44
 8002b5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e3      	bne.n	8002b36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	3314      	adds	r3, #20
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	e853 3f00 	ldrex	r3, [r3]
 8002b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b92:	633a      	str	r2, [r7, #48]	; 0x30
 8002b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b9a:	e841 2300 	strex	r3, r2, [r1]
 8002b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1e3      	bne.n	8002b6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	330c      	adds	r3, #12
 8002bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	e853 3f00 	ldrex	r3, [r3]
 8002bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f023 0310 	bic.w	r3, r3, #16
 8002bca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	330c      	adds	r3, #12
 8002bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002bd8:	61fa      	str	r2, [r7, #28]
 8002bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bdc:	69b9      	ldr	r1, [r7, #24]
 8002bde:	69fa      	ldr	r2, [r7, #28]
 8002be0:	e841 2300 	strex	r3, r2, [r1]
 8002be4:	617b      	str	r3, [r7, #20]
   return(result);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1e3      	bne.n	8002bb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f844 	bl	8002c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bfe:	e023      	b.n	8002c48 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d009      	beq.n	8002c20 <HAL_UART_IRQHandler+0x4f4>
 8002c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f923 	bl	8002e64 <UART_Transmit_IT>
    return;
 8002c1e:	e014      	b.n	8002c4a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d00e      	beq.n	8002c4a <HAL_UART_IRQHandler+0x51e>
 8002c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d008      	beq.n	8002c4a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 f962 	bl	8002f02 <UART_EndTransmit_IT>
    return;
 8002c3e:	e004      	b.n	8002c4a <HAL_UART_IRQHandler+0x51e>
    return;
 8002c40:	bf00      	nop
 8002c42:	e002      	b.n	8002c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c44:	bf00      	nop
 8002c46:	e000      	b.n	8002c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c48:	bf00      	nop
  }
}
 8002c4a:	37e8      	adds	r7, #232	; 0xe8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr

08002c62 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bc80      	pop	{r7}
 8002c84:	4770      	bx	lr

08002c86 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
 8002c8e:	460b      	mov	r3, r1
 8002c90:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr

08002c9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b090      	sub	sp, #64	; 0x40
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	603b      	str	r3, [r7, #0]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cac:	e050      	b.n	8002d50 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cb4:	d04c      	beq.n	8002d50 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d007      	beq.n	8002ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8002cbc:	f7fe f8dc 	bl	8000e78 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d241      	bcs.n	8002d50 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	330c      	adds	r3, #12
 8002cd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd6:	e853 3f00 	ldrex	r3, [r3]
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	330c      	adds	r3, #12
 8002cea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cec:	637a      	str	r2, [r7, #52]	; 0x34
 8002cee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cf4:	e841 2300 	strex	r3, r2, [r1]
 8002cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1e5      	bne.n	8002ccc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	3314      	adds	r3, #20
 8002d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	e853 3f00 	ldrex	r3, [r3]
 8002d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	f023 0301 	bic.w	r3, r3, #1
 8002d16:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3314      	adds	r3, #20
 8002d1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d20:	623a      	str	r2, [r7, #32]
 8002d22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d24:	69f9      	ldr	r1, [r7, #28]
 8002d26:	6a3a      	ldr	r2, [r7, #32]
 8002d28:	e841 2300 	strex	r3, r2, [r1]
 8002d2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1e5      	bne.n	8002d00 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e00f      	b.n	8002d70 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	bf0c      	ite	eq
 8002d60:	2301      	moveq	r3, #1
 8002d62:	2300      	movne	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	461a      	mov	r2, r3
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d09f      	beq.n	8002cae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3740      	adds	r7, #64	; 0x40
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b095      	sub	sp, #84	; 0x54
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	330c      	adds	r3, #12
 8002d86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d8a:	e853 3f00 	ldrex	r3, [r3]
 8002d8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	330c      	adds	r3, #12
 8002d9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002da0:	643a      	str	r2, [r7, #64]	; 0x40
 8002da2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002da6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002da8:	e841 2300 	strex	r3, r2, [r1]
 8002dac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d1e5      	bne.n	8002d80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3314      	adds	r3, #20
 8002dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	e853 3f00 	ldrex	r3, [r3]
 8002dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	f023 0301 	bic.w	r3, r3, #1
 8002dca:	64bb      	str	r3, [r7, #72]	; 0x48
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	3314      	adds	r3, #20
 8002dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002dd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002dd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ddc:	e841 2300 	strex	r3, r2, [r1]
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1e5      	bne.n	8002db4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d119      	bne.n	8002e24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	330c      	adds	r3, #12
 8002df6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	e853 3f00 	ldrex	r3, [r3]
 8002dfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	f023 0310 	bic.w	r3, r3, #16
 8002e06:	647b      	str	r3, [r7, #68]	; 0x44
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	330c      	adds	r3, #12
 8002e0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e10:	61ba      	str	r2, [r7, #24]
 8002e12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e14:	6979      	ldr	r1, [r7, #20]
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	e841 2300 	strex	r3, r2, [r1]
 8002e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e5      	bne.n	8002df0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e32:	bf00      	nop
 8002e34:	3754      	adds	r7, #84	; 0x54
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr

08002e3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f7ff ff0c 	bl	8002c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e5c:	bf00      	nop
 8002e5e:	3710      	adds	r7, #16
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}

08002e64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b21      	cmp	r3, #33	; 0x21
 8002e76:	d13e      	bne.n	8002ef6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e80:	d114      	bne.n	8002eac <UART_Transmit_IT+0x48>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d110      	bne.n	8002eac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	881b      	ldrh	r3, [r3, #0]
 8002e94:	461a      	mov	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	1c9a      	adds	r2, r3, #2
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	621a      	str	r2, [r3, #32]
 8002eaa:	e008      	b.n	8002ebe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	1c59      	adds	r1, r3, #1
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6211      	str	r1, [r2, #32]
 8002eb6:	781a      	ldrb	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d10f      	bne.n	8002ef2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68da      	ldr	r2, [r3, #12]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ee0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ef0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e000      	b.n	8002ef8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ef6:	2302      	movs	r3, #2
  }
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr

08002f02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fe94 	bl	8002c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b08c      	sub	sp, #48	; 0x30
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b22      	cmp	r3, #34	; 0x22
 8002f44:	f040 80ae 	bne.w	80030a4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f50:	d117      	bne.n	8002f82 <UART_Receive_IT+0x50>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d113      	bne.n	8002f82 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7a:	1c9a      	adds	r2, r3, #2
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	629a      	str	r2, [r3, #40]	; 0x28
 8002f80:	e026      	b.n	8002fd0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f86:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f94:	d007      	beq.n	8002fa6 <UART_Receive_IT+0x74>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10a      	bne.n	8002fb4 <UART_Receive_IT+0x82>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fb0:	701a      	strb	r2, [r3, #0]
 8002fb2:	e008      	b.n	8002fc6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d15d      	bne.n	80030a0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0220 	bic.w	r2, r2, #32
 8002ff2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003002:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695a      	ldr	r2, [r3, #20]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0201 	bic.w	r2, r2, #1
 8003012:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	2b01      	cmp	r3, #1
 8003028:	d135      	bne.n	8003096 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	330c      	adds	r3, #12
 8003036:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	613b      	str	r3, [r7, #16]
   return(result);
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	f023 0310 	bic.w	r3, r3, #16
 8003046:	627b      	str	r3, [r7, #36]	; 0x24
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003050:	623a      	str	r2, [r7, #32]
 8003052:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003054:	69f9      	ldr	r1, [r7, #28]
 8003056:	6a3a      	ldr	r2, [r7, #32]
 8003058:	e841 2300 	strex	r3, r2, [r1]
 800305c:	61bb      	str	r3, [r7, #24]
   return(result);
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1e5      	bne.n	8003030 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b10      	cmp	r3, #16
 8003070:	d10a      	bne.n	8003088 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003072:	2300      	movs	r3, #0
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800308c:	4619      	mov	r1, r3
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f7ff fdf9 	bl	8002c86 <HAL_UARTEx_RxEventCallback>
 8003094:	e002      	b.n	800309c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff fde3 	bl	8002c62 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800309c:	2300      	movs	r3, #0
 800309e:	e002      	b.n	80030a6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e000      	b.n	80030a6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80030a4:	2302      	movs	r3, #2
  }
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3730      	adds	r7, #48	; 0x30
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689a      	ldr	r2, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	431a      	orrs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	4313      	orrs	r3, r2
 80030de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80030ea:	f023 030c 	bic.w	r3, r3, #12
 80030ee:	687a      	ldr	r2, [r7, #4]
 80030f0:	6812      	ldr	r2, [r2, #0]
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	430b      	orrs	r3, r1
 80030f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699a      	ldr	r2, [r3, #24]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a2c      	ldr	r2, [pc, #176]	; (80031c4 <UART_SetConfig+0x114>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d103      	bne.n	8003120 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003118:	f7fe fe1a 	bl	8001d50 <HAL_RCC_GetPCLK2Freq>
 800311c:	60f8      	str	r0, [r7, #12]
 800311e:	e002      	b.n	8003126 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003120:	f7fe fe02 	bl	8001d28 <HAL_RCC_GetPCLK1Freq>
 8003124:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	4613      	mov	r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4413      	add	r3, r2
 800312e:	009a      	lsls	r2, r3, #2
 8003130:	441a      	add	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	fbb2 f3f3 	udiv	r3, r2, r3
 800313c:	4a22      	ldr	r2, [pc, #136]	; (80031c8 <UART_SetConfig+0x118>)
 800313e:	fba2 2303 	umull	r2, r3, r2, r3
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	0119      	lsls	r1, r3, #4
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	4613      	mov	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	4413      	add	r3, r2
 800314e:	009a      	lsls	r2, r3, #2
 8003150:	441a      	add	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	fbb2 f2f3 	udiv	r2, r2, r3
 800315c:	4b1a      	ldr	r3, [pc, #104]	; (80031c8 <UART_SetConfig+0x118>)
 800315e:	fba3 0302 	umull	r0, r3, r3, r2
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	2064      	movs	r0, #100	; 0x64
 8003166:	fb00 f303 	mul.w	r3, r0, r3
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	3332      	adds	r3, #50	; 0x32
 8003170:	4a15      	ldr	r2, [pc, #84]	; (80031c8 <UART_SetConfig+0x118>)
 8003172:	fba2 2303 	umull	r2, r3, r2, r3
 8003176:	095b      	lsrs	r3, r3, #5
 8003178:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800317c:	4419      	add	r1, r3
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	009a      	lsls	r2, r3, #2
 8003188:	441a      	add	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	fbb2 f2f3 	udiv	r2, r2, r3
 8003194:	4b0c      	ldr	r3, [pc, #48]	; (80031c8 <UART_SetConfig+0x118>)
 8003196:	fba3 0302 	umull	r0, r3, r3, r2
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	2064      	movs	r0, #100	; 0x64
 800319e:	fb00 f303 	mul.w	r3, r0, r3
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	011b      	lsls	r3, r3, #4
 80031a6:	3332      	adds	r3, #50	; 0x32
 80031a8:	4a07      	ldr	r2, [pc, #28]	; (80031c8 <UART_SetConfig+0x118>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	f003 020f 	and.w	r2, r3, #15
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	440a      	add	r2, r1
 80031ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031bc:	bf00      	nop
 80031be:	3710      	adds	r7, #16
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40013800 	.word	0x40013800
 80031c8:	51eb851f 	.word	0x51eb851f

080031cc <__errno>:
 80031cc:	4b01      	ldr	r3, [pc, #4]	; (80031d4 <__errno+0x8>)
 80031ce:	6818      	ldr	r0, [r3, #0]
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	20000010 	.word	0x20000010

080031d8 <__libc_init_array>:
 80031d8:	b570      	push	{r4, r5, r6, lr}
 80031da:	2600      	movs	r6, #0
 80031dc:	4d0c      	ldr	r5, [pc, #48]	; (8003210 <__libc_init_array+0x38>)
 80031de:	4c0d      	ldr	r4, [pc, #52]	; (8003214 <__libc_init_array+0x3c>)
 80031e0:	1b64      	subs	r4, r4, r5
 80031e2:	10a4      	asrs	r4, r4, #2
 80031e4:	42a6      	cmp	r6, r4
 80031e6:	d109      	bne.n	80031fc <__libc_init_array+0x24>
 80031e8:	f000 fc9c 	bl	8003b24 <_init>
 80031ec:	2600      	movs	r6, #0
 80031ee:	4d0a      	ldr	r5, [pc, #40]	; (8003218 <__libc_init_array+0x40>)
 80031f0:	4c0a      	ldr	r4, [pc, #40]	; (800321c <__libc_init_array+0x44>)
 80031f2:	1b64      	subs	r4, r4, r5
 80031f4:	10a4      	asrs	r4, r4, #2
 80031f6:	42a6      	cmp	r6, r4
 80031f8:	d105      	bne.n	8003206 <__libc_init_array+0x2e>
 80031fa:	bd70      	pop	{r4, r5, r6, pc}
 80031fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003200:	4798      	blx	r3
 8003202:	3601      	adds	r6, #1
 8003204:	e7ee      	b.n	80031e4 <__libc_init_array+0xc>
 8003206:	f855 3b04 	ldr.w	r3, [r5], #4
 800320a:	4798      	blx	r3
 800320c:	3601      	adds	r6, #1
 800320e:	e7f2      	b.n	80031f6 <__libc_init_array+0x1e>
 8003210:	08003bec 	.word	0x08003bec
 8003214:	08003bec 	.word	0x08003bec
 8003218:	08003bec 	.word	0x08003bec
 800321c:	08003bf0 	.word	0x08003bf0

08003220 <memset>:
 8003220:	4603      	mov	r3, r0
 8003222:	4402      	add	r2, r0
 8003224:	4293      	cmp	r3, r2
 8003226:	d100      	bne.n	800322a <memset+0xa>
 8003228:	4770      	bx	lr
 800322a:	f803 1b01 	strb.w	r1, [r3], #1
 800322e:	e7f9      	b.n	8003224 <memset+0x4>

08003230 <siprintf>:
 8003230:	b40e      	push	{r1, r2, r3}
 8003232:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003236:	b500      	push	{lr}
 8003238:	b09c      	sub	sp, #112	; 0x70
 800323a:	ab1d      	add	r3, sp, #116	; 0x74
 800323c:	9002      	str	r0, [sp, #8]
 800323e:	9006      	str	r0, [sp, #24]
 8003240:	9107      	str	r1, [sp, #28]
 8003242:	9104      	str	r1, [sp, #16]
 8003244:	4808      	ldr	r0, [pc, #32]	; (8003268 <siprintf+0x38>)
 8003246:	4909      	ldr	r1, [pc, #36]	; (800326c <siprintf+0x3c>)
 8003248:	f853 2b04 	ldr.w	r2, [r3], #4
 800324c:	9105      	str	r1, [sp, #20]
 800324e:	6800      	ldr	r0, [r0, #0]
 8003250:	a902      	add	r1, sp, #8
 8003252:	9301      	str	r3, [sp, #4]
 8003254:	f000 f868 	bl	8003328 <_svfiprintf_r>
 8003258:	2200      	movs	r2, #0
 800325a:	9b02      	ldr	r3, [sp, #8]
 800325c:	701a      	strb	r2, [r3, #0]
 800325e:	b01c      	add	sp, #112	; 0x70
 8003260:	f85d eb04 	ldr.w	lr, [sp], #4
 8003264:	b003      	add	sp, #12
 8003266:	4770      	bx	lr
 8003268:	20000010 	.word	0x20000010
 800326c:	ffff0208 	.word	0xffff0208

08003270 <__ssputs_r>:
 8003270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003274:	688e      	ldr	r6, [r1, #8]
 8003276:	4682      	mov	sl, r0
 8003278:	429e      	cmp	r6, r3
 800327a:	460c      	mov	r4, r1
 800327c:	4690      	mov	r8, r2
 800327e:	461f      	mov	r7, r3
 8003280:	d838      	bhi.n	80032f4 <__ssputs_r+0x84>
 8003282:	898a      	ldrh	r2, [r1, #12]
 8003284:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003288:	d032      	beq.n	80032f0 <__ssputs_r+0x80>
 800328a:	6825      	ldr	r5, [r4, #0]
 800328c:	6909      	ldr	r1, [r1, #16]
 800328e:	3301      	adds	r3, #1
 8003290:	eba5 0901 	sub.w	r9, r5, r1
 8003294:	6965      	ldr	r5, [r4, #20]
 8003296:	444b      	add	r3, r9
 8003298:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800329c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80032a0:	106d      	asrs	r5, r5, #1
 80032a2:	429d      	cmp	r5, r3
 80032a4:	bf38      	it	cc
 80032a6:	461d      	movcc	r5, r3
 80032a8:	0553      	lsls	r3, r2, #21
 80032aa:	d531      	bpl.n	8003310 <__ssputs_r+0xa0>
 80032ac:	4629      	mov	r1, r5
 80032ae:	f000 fb6f 	bl	8003990 <_malloc_r>
 80032b2:	4606      	mov	r6, r0
 80032b4:	b950      	cbnz	r0, 80032cc <__ssputs_r+0x5c>
 80032b6:	230c      	movs	r3, #12
 80032b8:	f04f 30ff 	mov.w	r0, #4294967295
 80032bc:	f8ca 3000 	str.w	r3, [sl]
 80032c0:	89a3      	ldrh	r3, [r4, #12]
 80032c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032c6:	81a3      	strh	r3, [r4, #12]
 80032c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032cc:	464a      	mov	r2, r9
 80032ce:	6921      	ldr	r1, [r4, #16]
 80032d0:	f000 face 	bl	8003870 <memcpy>
 80032d4:	89a3      	ldrh	r3, [r4, #12]
 80032d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80032da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032de:	81a3      	strh	r3, [r4, #12]
 80032e0:	6126      	str	r6, [r4, #16]
 80032e2:	444e      	add	r6, r9
 80032e4:	6026      	str	r6, [r4, #0]
 80032e6:	463e      	mov	r6, r7
 80032e8:	6165      	str	r5, [r4, #20]
 80032ea:	eba5 0509 	sub.w	r5, r5, r9
 80032ee:	60a5      	str	r5, [r4, #8]
 80032f0:	42be      	cmp	r6, r7
 80032f2:	d900      	bls.n	80032f6 <__ssputs_r+0x86>
 80032f4:	463e      	mov	r6, r7
 80032f6:	4632      	mov	r2, r6
 80032f8:	4641      	mov	r1, r8
 80032fa:	6820      	ldr	r0, [r4, #0]
 80032fc:	f000 fac6 	bl	800388c <memmove>
 8003300:	68a3      	ldr	r3, [r4, #8]
 8003302:	2000      	movs	r0, #0
 8003304:	1b9b      	subs	r3, r3, r6
 8003306:	60a3      	str	r3, [r4, #8]
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	4433      	add	r3, r6
 800330c:	6023      	str	r3, [r4, #0]
 800330e:	e7db      	b.n	80032c8 <__ssputs_r+0x58>
 8003310:	462a      	mov	r2, r5
 8003312:	f000 fbb1 	bl	8003a78 <_realloc_r>
 8003316:	4606      	mov	r6, r0
 8003318:	2800      	cmp	r0, #0
 800331a:	d1e1      	bne.n	80032e0 <__ssputs_r+0x70>
 800331c:	4650      	mov	r0, sl
 800331e:	6921      	ldr	r1, [r4, #16]
 8003320:	f000 face 	bl	80038c0 <_free_r>
 8003324:	e7c7      	b.n	80032b6 <__ssputs_r+0x46>
	...

08003328 <_svfiprintf_r>:
 8003328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800332c:	4698      	mov	r8, r3
 800332e:	898b      	ldrh	r3, [r1, #12]
 8003330:	4607      	mov	r7, r0
 8003332:	061b      	lsls	r3, r3, #24
 8003334:	460d      	mov	r5, r1
 8003336:	4614      	mov	r4, r2
 8003338:	b09d      	sub	sp, #116	; 0x74
 800333a:	d50e      	bpl.n	800335a <_svfiprintf_r+0x32>
 800333c:	690b      	ldr	r3, [r1, #16]
 800333e:	b963      	cbnz	r3, 800335a <_svfiprintf_r+0x32>
 8003340:	2140      	movs	r1, #64	; 0x40
 8003342:	f000 fb25 	bl	8003990 <_malloc_r>
 8003346:	6028      	str	r0, [r5, #0]
 8003348:	6128      	str	r0, [r5, #16]
 800334a:	b920      	cbnz	r0, 8003356 <_svfiprintf_r+0x2e>
 800334c:	230c      	movs	r3, #12
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	f04f 30ff 	mov.w	r0, #4294967295
 8003354:	e0d1      	b.n	80034fa <_svfiprintf_r+0x1d2>
 8003356:	2340      	movs	r3, #64	; 0x40
 8003358:	616b      	str	r3, [r5, #20]
 800335a:	2300      	movs	r3, #0
 800335c:	9309      	str	r3, [sp, #36]	; 0x24
 800335e:	2320      	movs	r3, #32
 8003360:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003364:	2330      	movs	r3, #48	; 0x30
 8003366:	f04f 0901 	mov.w	r9, #1
 800336a:	f8cd 800c 	str.w	r8, [sp, #12]
 800336e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003514 <_svfiprintf_r+0x1ec>
 8003372:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003376:	4623      	mov	r3, r4
 8003378:	469a      	mov	sl, r3
 800337a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800337e:	b10a      	cbz	r2, 8003384 <_svfiprintf_r+0x5c>
 8003380:	2a25      	cmp	r2, #37	; 0x25
 8003382:	d1f9      	bne.n	8003378 <_svfiprintf_r+0x50>
 8003384:	ebba 0b04 	subs.w	fp, sl, r4
 8003388:	d00b      	beq.n	80033a2 <_svfiprintf_r+0x7a>
 800338a:	465b      	mov	r3, fp
 800338c:	4622      	mov	r2, r4
 800338e:	4629      	mov	r1, r5
 8003390:	4638      	mov	r0, r7
 8003392:	f7ff ff6d 	bl	8003270 <__ssputs_r>
 8003396:	3001      	adds	r0, #1
 8003398:	f000 80aa 	beq.w	80034f0 <_svfiprintf_r+0x1c8>
 800339c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800339e:	445a      	add	r2, fp
 80033a0:	9209      	str	r2, [sp, #36]	; 0x24
 80033a2:	f89a 3000 	ldrb.w	r3, [sl]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 80a2 	beq.w	80034f0 <_svfiprintf_r+0x1c8>
 80033ac:	2300      	movs	r3, #0
 80033ae:	f04f 32ff 	mov.w	r2, #4294967295
 80033b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033b6:	f10a 0a01 	add.w	sl, sl, #1
 80033ba:	9304      	str	r3, [sp, #16]
 80033bc:	9307      	str	r3, [sp, #28]
 80033be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80033c2:	931a      	str	r3, [sp, #104]	; 0x68
 80033c4:	4654      	mov	r4, sl
 80033c6:	2205      	movs	r2, #5
 80033c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033cc:	4851      	ldr	r0, [pc, #324]	; (8003514 <_svfiprintf_r+0x1ec>)
 80033ce:	f000 fa41 	bl	8003854 <memchr>
 80033d2:	9a04      	ldr	r2, [sp, #16]
 80033d4:	b9d8      	cbnz	r0, 800340e <_svfiprintf_r+0xe6>
 80033d6:	06d0      	lsls	r0, r2, #27
 80033d8:	bf44      	itt	mi
 80033da:	2320      	movmi	r3, #32
 80033dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033e0:	0711      	lsls	r1, r2, #28
 80033e2:	bf44      	itt	mi
 80033e4:	232b      	movmi	r3, #43	; 0x2b
 80033e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033ea:	f89a 3000 	ldrb.w	r3, [sl]
 80033ee:	2b2a      	cmp	r3, #42	; 0x2a
 80033f0:	d015      	beq.n	800341e <_svfiprintf_r+0xf6>
 80033f2:	4654      	mov	r4, sl
 80033f4:	2000      	movs	r0, #0
 80033f6:	f04f 0c0a 	mov.w	ip, #10
 80033fa:	9a07      	ldr	r2, [sp, #28]
 80033fc:	4621      	mov	r1, r4
 80033fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003402:	3b30      	subs	r3, #48	; 0x30
 8003404:	2b09      	cmp	r3, #9
 8003406:	d94e      	bls.n	80034a6 <_svfiprintf_r+0x17e>
 8003408:	b1b0      	cbz	r0, 8003438 <_svfiprintf_r+0x110>
 800340a:	9207      	str	r2, [sp, #28]
 800340c:	e014      	b.n	8003438 <_svfiprintf_r+0x110>
 800340e:	eba0 0308 	sub.w	r3, r0, r8
 8003412:	fa09 f303 	lsl.w	r3, r9, r3
 8003416:	4313      	orrs	r3, r2
 8003418:	46a2      	mov	sl, r4
 800341a:	9304      	str	r3, [sp, #16]
 800341c:	e7d2      	b.n	80033c4 <_svfiprintf_r+0x9c>
 800341e:	9b03      	ldr	r3, [sp, #12]
 8003420:	1d19      	adds	r1, r3, #4
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	9103      	str	r1, [sp, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	bfbb      	ittet	lt
 800342a:	425b      	neglt	r3, r3
 800342c:	f042 0202 	orrlt.w	r2, r2, #2
 8003430:	9307      	strge	r3, [sp, #28]
 8003432:	9307      	strlt	r3, [sp, #28]
 8003434:	bfb8      	it	lt
 8003436:	9204      	strlt	r2, [sp, #16]
 8003438:	7823      	ldrb	r3, [r4, #0]
 800343a:	2b2e      	cmp	r3, #46	; 0x2e
 800343c:	d10c      	bne.n	8003458 <_svfiprintf_r+0x130>
 800343e:	7863      	ldrb	r3, [r4, #1]
 8003440:	2b2a      	cmp	r3, #42	; 0x2a
 8003442:	d135      	bne.n	80034b0 <_svfiprintf_r+0x188>
 8003444:	9b03      	ldr	r3, [sp, #12]
 8003446:	3402      	adds	r4, #2
 8003448:	1d1a      	adds	r2, r3, #4
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	9203      	str	r2, [sp, #12]
 800344e:	2b00      	cmp	r3, #0
 8003450:	bfb8      	it	lt
 8003452:	f04f 33ff 	movlt.w	r3, #4294967295
 8003456:	9305      	str	r3, [sp, #20]
 8003458:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003518 <_svfiprintf_r+0x1f0>
 800345c:	2203      	movs	r2, #3
 800345e:	4650      	mov	r0, sl
 8003460:	7821      	ldrb	r1, [r4, #0]
 8003462:	f000 f9f7 	bl	8003854 <memchr>
 8003466:	b140      	cbz	r0, 800347a <_svfiprintf_r+0x152>
 8003468:	2340      	movs	r3, #64	; 0x40
 800346a:	eba0 000a 	sub.w	r0, r0, sl
 800346e:	fa03 f000 	lsl.w	r0, r3, r0
 8003472:	9b04      	ldr	r3, [sp, #16]
 8003474:	3401      	adds	r4, #1
 8003476:	4303      	orrs	r3, r0
 8003478:	9304      	str	r3, [sp, #16]
 800347a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800347e:	2206      	movs	r2, #6
 8003480:	4826      	ldr	r0, [pc, #152]	; (800351c <_svfiprintf_r+0x1f4>)
 8003482:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003486:	f000 f9e5 	bl	8003854 <memchr>
 800348a:	2800      	cmp	r0, #0
 800348c:	d038      	beq.n	8003500 <_svfiprintf_r+0x1d8>
 800348e:	4b24      	ldr	r3, [pc, #144]	; (8003520 <_svfiprintf_r+0x1f8>)
 8003490:	bb1b      	cbnz	r3, 80034da <_svfiprintf_r+0x1b2>
 8003492:	9b03      	ldr	r3, [sp, #12]
 8003494:	3307      	adds	r3, #7
 8003496:	f023 0307 	bic.w	r3, r3, #7
 800349a:	3308      	adds	r3, #8
 800349c:	9303      	str	r3, [sp, #12]
 800349e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034a0:	4433      	add	r3, r6
 80034a2:	9309      	str	r3, [sp, #36]	; 0x24
 80034a4:	e767      	b.n	8003376 <_svfiprintf_r+0x4e>
 80034a6:	460c      	mov	r4, r1
 80034a8:	2001      	movs	r0, #1
 80034aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80034ae:	e7a5      	b.n	80033fc <_svfiprintf_r+0xd4>
 80034b0:	2300      	movs	r3, #0
 80034b2:	f04f 0c0a 	mov.w	ip, #10
 80034b6:	4619      	mov	r1, r3
 80034b8:	3401      	adds	r4, #1
 80034ba:	9305      	str	r3, [sp, #20]
 80034bc:	4620      	mov	r0, r4
 80034be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034c2:	3a30      	subs	r2, #48	; 0x30
 80034c4:	2a09      	cmp	r2, #9
 80034c6:	d903      	bls.n	80034d0 <_svfiprintf_r+0x1a8>
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0c5      	beq.n	8003458 <_svfiprintf_r+0x130>
 80034cc:	9105      	str	r1, [sp, #20]
 80034ce:	e7c3      	b.n	8003458 <_svfiprintf_r+0x130>
 80034d0:	4604      	mov	r4, r0
 80034d2:	2301      	movs	r3, #1
 80034d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80034d8:	e7f0      	b.n	80034bc <_svfiprintf_r+0x194>
 80034da:	ab03      	add	r3, sp, #12
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	462a      	mov	r2, r5
 80034e0:	4638      	mov	r0, r7
 80034e2:	4b10      	ldr	r3, [pc, #64]	; (8003524 <_svfiprintf_r+0x1fc>)
 80034e4:	a904      	add	r1, sp, #16
 80034e6:	f3af 8000 	nop.w
 80034ea:	1c42      	adds	r2, r0, #1
 80034ec:	4606      	mov	r6, r0
 80034ee:	d1d6      	bne.n	800349e <_svfiprintf_r+0x176>
 80034f0:	89ab      	ldrh	r3, [r5, #12]
 80034f2:	065b      	lsls	r3, r3, #25
 80034f4:	f53f af2c 	bmi.w	8003350 <_svfiprintf_r+0x28>
 80034f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80034fa:	b01d      	add	sp, #116	; 0x74
 80034fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003500:	ab03      	add	r3, sp, #12
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	462a      	mov	r2, r5
 8003506:	4638      	mov	r0, r7
 8003508:	4b06      	ldr	r3, [pc, #24]	; (8003524 <_svfiprintf_r+0x1fc>)
 800350a:	a904      	add	r1, sp, #16
 800350c:	f000 f87c 	bl	8003608 <_printf_i>
 8003510:	e7eb      	b.n	80034ea <_svfiprintf_r+0x1c2>
 8003512:	bf00      	nop
 8003514:	08003bb6 	.word	0x08003bb6
 8003518:	08003bbc 	.word	0x08003bbc
 800351c:	08003bc0 	.word	0x08003bc0
 8003520:	00000000 	.word	0x00000000
 8003524:	08003271 	.word	0x08003271

08003528 <_printf_common>:
 8003528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800352c:	4616      	mov	r6, r2
 800352e:	4699      	mov	r9, r3
 8003530:	688a      	ldr	r2, [r1, #8]
 8003532:	690b      	ldr	r3, [r1, #16]
 8003534:	4607      	mov	r7, r0
 8003536:	4293      	cmp	r3, r2
 8003538:	bfb8      	it	lt
 800353a:	4613      	movlt	r3, r2
 800353c:	6033      	str	r3, [r6, #0]
 800353e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003542:	460c      	mov	r4, r1
 8003544:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003548:	b10a      	cbz	r2, 800354e <_printf_common+0x26>
 800354a:	3301      	adds	r3, #1
 800354c:	6033      	str	r3, [r6, #0]
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	0699      	lsls	r1, r3, #26
 8003552:	bf42      	ittt	mi
 8003554:	6833      	ldrmi	r3, [r6, #0]
 8003556:	3302      	addmi	r3, #2
 8003558:	6033      	strmi	r3, [r6, #0]
 800355a:	6825      	ldr	r5, [r4, #0]
 800355c:	f015 0506 	ands.w	r5, r5, #6
 8003560:	d106      	bne.n	8003570 <_printf_common+0x48>
 8003562:	f104 0a19 	add.w	sl, r4, #25
 8003566:	68e3      	ldr	r3, [r4, #12]
 8003568:	6832      	ldr	r2, [r6, #0]
 800356a:	1a9b      	subs	r3, r3, r2
 800356c:	42ab      	cmp	r3, r5
 800356e:	dc28      	bgt.n	80035c2 <_printf_common+0x9a>
 8003570:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003574:	1e13      	subs	r3, r2, #0
 8003576:	6822      	ldr	r2, [r4, #0]
 8003578:	bf18      	it	ne
 800357a:	2301      	movne	r3, #1
 800357c:	0692      	lsls	r2, r2, #26
 800357e:	d42d      	bmi.n	80035dc <_printf_common+0xb4>
 8003580:	4649      	mov	r1, r9
 8003582:	4638      	mov	r0, r7
 8003584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003588:	47c0      	blx	r8
 800358a:	3001      	adds	r0, #1
 800358c:	d020      	beq.n	80035d0 <_printf_common+0xa8>
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	68e5      	ldr	r5, [r4, #12]
 8003592:	f003 0306 	and.w	r3, r3, #6
 8003596:	2b04      	cmp	r3, #4
 8003598:	bf18      	it	ne
 800359a:	2500      	movne	r5, #0
 800359c:	6832      	ldr	r2, [r6, #0]
 800359e:	f04f 0600 	mov.w	r6, #0
 80035a2:	68a3      	ldr	r3, [r4, #8]
 80035a4:	bf08      	it	eq
 80035a6:	1aad      	subeq	r5, r5, r2
 80035a8:	6922      	ldr	r2, [r4, #16]
 80035aa:	bf08      	it	eq
 80035ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035b0:	4293      	cmp	r3, r2
 80035b2:	bfc4      	itt	gt
 80035b4:	1a9b      	subgt	r3, r3, r2
 80035b6:	18ed      	addgt	r5, r5, r3
 80035b8:	341a      	adds	r4, #26
 80035ba:	42b5      	cmp	r5, r6
 80035bc:	d11a      	bne.n	80035f4 <_printf_common+0xcc>
 80035be:	2000      	movs	r0, #0
 80035c0:	e008      	b.n	80035d4 <_printf_common+0xac>
 80035c2:	2301      	movs	r3, #1
 80035c4:	4652      	mov	r2, sl
 80035c6:	4649      	mov	r1, r9
 80035c8:	4638      	mov	r0, r7
 80035ca:	47c0      	blx	r8
 80035cc:	3001      	adds	r0, #1
 80035ce:	d103      	bne.n	80035d8 <_printf_common+0xb0>
 80035d0:	f04f 30ff 	mov.w	r0, #4294967295
 80035d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035d8:	3501      	adds	r5, #1
 80035da:	e7c4      	b.n	8003566 <_printf_common+0x3e>
 80035dc:	2030      	movs	r0, #48	; 0x30
 80035de:	18e1      	adds	r1, r4, r3
 80035e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80035e4:	1c5a      	adds	r2, r3, #1
 80035e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80035ea:	4422      	add	r2, r4
 80035ec:	3302      	adds	r3, #2
 80035ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80035f2:	e7c5      	b.n	8003580 <_printf_common+0x58>
 80035f4:	2301      	movs	r3, #1
 80035f6:	4622      	mov	r2, r4
 80035f8:	4649      	mov	r1, r9
 80035fa:	4638      	mov	r0, r7
 80035fc:	47c0      	blx	r8
 80035fe:	3001      	adds	r0, #1
 8003600:	d0e6      	beq.n	80035d0 <_printf_common+0xa8>
 8003602:	3601      	adds	r6, #1
 8003604:	e7d9      	b.n	80035ba <_printf_common+0x92>
	...

08003608 <_printf_i>:
 8003608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800360c:	7e0f      	ldrb	r7, [r1, #24]
 800360e:	4691      	mov	r9, r2
 8003610:	2f78      	cmp	r7, #120	; 0x78
 8003612:	4680      	mov	r8, r0
 8003614:	460c      	mov	r4, r1
 8003616:	469a      	mov	sl, r3
 8003618:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800361a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800361e:	d807      	bhi.n	8003630 <_printf_i+0x28>
 8003620:	2f62      	cmp	r7, #98	; 0x62
 8003622:	d80a      	bhi.n	800363a <_printf_i+0x32>
 8003624:	2f00      	cmp	r7, #0
 8003626:	f000 80d9 	beq.w	80037dc <_printf_i+0x1d4>
 800362a:	2f58      	cmp	r7, #88	; 0x58
 800362c:	f000 80a4 	beq.w	8003778 <_printf_i+0x170>
 8003630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003638:	e03a      	b.n	80036b0 <_printf_i+0xa8>
 800363a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800363e:	2b15      	cmp	r3, #21
 8003640:	d8f6      	bhi.n	8003630 <_printf_i+0x28>
 8003642:	a101      	add	r1, pc, #4	; (adr r1, 8003648 <_printf_i+0x40>)
 8003644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003648:	080036a1 	.word	0x080036a1
 800364c:	080036b5 	.word	0x080036b5
 8003650:	08003631 	.word	0x08003631
 8003654:	08003631 	.word	0x08003631
 8003658:	08003631 	.word	0x08003631
 800365c:	08003631 	.word	0x08003631
 8003660:	080036b5 	.word	0x080036b5
 8003664:	08003631 	.word	0x08003631
 8003668:	08003631 	.word	0x08003631
 800366c:	08003631 	.word	0x08003631
 8003670:	08003631 	.word	0x08003631
 8003674:	080037c3 	.word	0x080037c3
 8003678:	080036e5 	.word	0x080036e5
 800367c:	080037a5 	.word	0x080037a5
 8003680:	08003631 	.word	0x08003631
 8003684:	08003631 	.word	0x08003631
 8003688:	080037e5 	.word	0x080037e5
 800368c:	08003631 	.word	0x08003631
 8003690:	080036e5 	.word	0x080036e5
 8003694:	08003631 	.word	0x08003631
 8003698:	08003631 	.word	0x08003631
 800369c:	080037ad 	.word	0x080037ad
 80036a0:	682b      	ldr	r3, [r5, #0]
 80036a2:	1d1a      	adds	r2, r3, #4
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	602a      	str	r2, [r5, #0]
 80036a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0a4      	b.n	80037fe <_printf_i+0x1f6>
 80036b4:	6820      	ldr	r0, [r4, #0]
 80036b6:	6829      	ldr	r1, [r5, #0]
 80036b8:	0606      	lsls	r6, r0, #24
 80036ba:	f101 0304 	add.w	r3, r1, #4
 80036be:	d50a      	bpl.n	80036d6 <_printf_i+0xce>
 80036c0:	680e      	ldr	r6, [r1, #0]
 80036c2:	602b      	str	r3, [r5, #0]
 80036c4:	2e00      	cmp	r6, #0
 80036c6:	da03      	bge.n	80036d0 <_printf_i+0xc8>
 80036c8:	232d      	movs	r3, #45	; 0x2d
 80036ca:	4276      	negs	r6, r6
 80036cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036d0:	230a      	movs	r3, #10
 80036d2:	485e      	ldr	r0, [pc, #376]	; (800384c <_printf_i+0x244>)
 80036d4:	e019      	b.n	800370a <_printf_i+0x102>
 80036d6:	680e      	ldr	r6, [r1, #0]
 80036d8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80036dc:	602b      	str	r3, [r5, #0]
 80036de:	bf18      	it	ne
 80036e0:	b236      	sxthne	r6, r6
 80036e2:	e7ef      	b.n	80036c4 <_printf_i+0xbc>
 80036e4:	682b      	ldr	r3, [r5, #0]
 80036e6:	6820      	ldr	r0, [r4, #0]
 80036e8:	1d19      	adds	r1, r3, #4
 80036ea:	6029      	str	r1, [r5, #0]
 80036ec:	0601      	lsls	r1, r0, #24
 80036ee:	d501      	bpl.n	80036f4 <_printf_i+0xec>
 80036f0:	681e      	ldr	r6, [r3, #0]
 80036f2:	e002      	b.n	80036fa <_printf_i+0xf2>
 80036f4:	0646      	lsls	r6, r0, #25
 80036f6:	d5fb      	bpl.n	80036f0 <_printf_i+0xe8>
 80036f8:	881e      	ldrh	r6, [r3, #0]
 80036fa:	2f6f      	cmp	r7, #111	; 0x6f
 80036fc:	bf0c      	ite	eq
 80036fe:	2308      	moveq	r3, #8
 8003700:	230a      	movne	r3, #10
 8003702:	4852      	ldr	r0, [pc, #328]	; (800384c <_printf_i+0x244>)
 8003704:	2100      	movs	r1, #0
 8003706:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800370a:	6865      	ldr	r5, [r4, #4]
 800370c:	2d00      	cmp	r5, #0
 800370e:	bfa8      	it	ge
 8003710:	6821      	ldrge	r1, [r4, #0]
 8003712:	60a5      	str	r5, [r4, #8]
 8003714:	bfa4      	itt	ge
 8003716:	f021 0104 	bicge.w	r1, r1, #4
 800371a:	6021      	strge	r1, [r4, #0]
 800371c:	b90e      	cbnz	r6, 8003722 <_printf_i+0x11a>
 800371e:	2d00      	cmp	r5, #0
 8003720:	d04d      	beq.n	80037be <_printf_i+0x1b6>
 8003722:	4615      	mov	r5, r2
 8003724:	fbb6 f1f3 	udiv	r1, r6, r3
 8003728:	fb03 6711 	mls	r7, r3, r1, r6
 800372c:	5dc7      	ldrb	r7, [r0, r7]
 800372e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003732:	4637      	mov	r7, r6
 8003734:	42bb      	cmp	r3, r7
 8003736:	460e      	mov	r6, r1
 8003738:	d9f4      	bls.n	8003724 <_printf_i+0x11c>
 800373a:	2b08      	cmp	r3, #8
 800373c:	d10b      	bne.n	8003756 <_printf_i+0x14e>
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	07de      	lsls	r6, r3, #31
 8003742:	d508      	bpl.n	8003756 <_printf_i+0x14e>
 8003744:	6923      	ldr	r3, [r4, #16]
 8003746:	6861      	ldr	r1, [r4, #4]
 8003748:	4299      	cmp	r1, r3
 800374a:	bfde      	ittt	le
 800374c:	2330      	movle	r3, #48	; 0x30
 800374e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003752:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003756:	1b52      	subs	r2, r2, r5
 8003758:	6122      	str	r2, [r4, #16]
 800375a:	464b      	mov	r3, r9
 800375c:	4621      	mov	r1, r4
 800375e:	4640      	mov	r0, r8
 8003760:	f8cd a000 	str.w	sl, [sp]
 8003764:	aa03      	add	r2, sp, #12
 8003766:	f7ff fedf 	bl	8003528 <_printf_common>
 800376a:	3001      	adds	r0, #1
 800376c:	d14c      	bne.n	8003808 <_printf_i+0x200>
 800376e:	f04f 30ff 	mov.w	r0, #4294967295
 8003772:	b004      	add	sp, #16
 8003774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003778:	4834      	ldr	r0, [pc, #208]	; (800384c <_printf_i+0x244>)
 800377a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800377e:	6829      	ldr	r1, [r5, #0]
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	f851 6b04 	ldr.w	r6, [r1], #4
 8003786:	6029      	str	r1, [r5, #0]
 8003788:	061d      	lsls	r5, r3, #24
 800378a:	d514      	bpl.n	80037b6 <_printf_i+0x1ae>
 800378c:	07df      	lsls	r7, r3, #31
 800378e:	bf44      	itt	mi
 8003790:	f043 0320 	orrmi.w	r3, r3, #32
 8003794:	6023      	strmi	r3, [r4, #0]
 8003796:	b91e      	cbnz	r6, 80037a0 <_printf_i+0x198>
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	f023 0320 	bic.w	r3, r3, #32
 800379e:	6023      	str	r3, [r4, #0]
 80037a0:	2310      	movs	r3, #16
 80037a2:	e7af      	b.n	8003704 <_printf_i+0xfc>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	f043 0320 	orr.w	r3, r3, #32
 80037aa:	6023      	str	r3, [r4, #0]
 80037ac:	2378      	movs	r3, #120	; 0x78
 80037ae:	4828      	ldr	r0, [pc, #160]	; (8003850 <_printf_i+0x248>)
 80037b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037b4:	e7e3      	b.n	800377e <_printf_i+0x176>
 80037b6:	0659      	lsls	r1, r3, #25
 80037b8:	bf48      	it	mi
 80037ba:	b2b6      	uxthmi	r6, r6
 80037bc:	e7e6      	b.n	800378c <_printf_i+0x184>
 80037be:	4615      	mov	r5, r2
 80037c0:	e7bb      	b.n	800373a <_printf_i+0x132>
 80037c2:	682b      	ldr	r3, [r5, #0]
 80037c4:	6826      	ldr	r6, [r4, #0]
 80037c6:	1d18      	adds	r0, r3, #4
 80037c8:	6961      	ldr	r1, [r4, #20]
 80037ca:	6028      	str	r0, [r5, #0]
 80037cc:	0635      	lsls	r5, r6, #24
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	d501      	bpl.n	80037d6 <_printf_i+0x1ce>
 80037d2:	6019      	str	r1, [r3, #0]
 80037d4:	e002      	b.n	80037dc <_printf_i+0x1d4>
 80037d6:	0670      	lsls	r0, r6, #25
 80037d8:	d5fb      	bpl.n	80037d2 <_printf_i+0x1ca>
 80037da:	8019      	strh	r1, [r3, #0]
 80037dc:	2300      	movs	r3, #0
 80037de:	4615      	mov	r5, r2
 80037e0:	6123      	str	r3, [r4, #16]
 80037e2:	e7ba      	b.n	800375a <_printf_i+0x152>
 80037e4:	682b      	ldr	r3, [r5, #0]
 80037e6:	2100      	movs	r1, #0
 80037e8:	1d1a      	adds	r2, r3, #4
 80037ea:	602a      	str	r2, [r5, #0]
 80037ec:	681d      	ldr	r5, [r3, #0]
 80037ee:	6862      	ldr	r2, [r4, #4]
 80037f0:	4628      	mov	r0, r5
 80037f2:	f000 f82f 	bl	8003854 <memchr>
 80037f6:	b108      	cbz	r0, 80037fc <_printf_i+0x1f4>
 80037f8:	1b40      	subs	r0, r0, r5
 80037fa:	6060      	str	r0, [r4, #4]
 80037fc:	6863      	ldr	r3, [r4, #4]
 80037fe:	6123      	str	r3, [r4, #16]
 8003800:	2300      	movs	r3, #0
 8003802:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003806:	e7a8      	b.n	800375a <_printf_i+0x152>
 8003808:	462a      	mov	r2, r5
 800380a:	4649      	mov	r1, r9
 800380c:	4640      	mov	r0, r8
 800380e:	6923      	ldr	r3, [r4, #16]
 8003810:	47d0      	blx	sl
 8003812:	3001      	adds	r0, #1
 8003814:	d0ab      	beq.n	800376e <_printf_i+0x166>
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	079b      	lsls	r3, r3, #30
 800381a:	d413      	bmi.n	8003844 <_printf_i+0x23c>
 800381c:	68e0      	ldr	r0, [r4, #12]
 800381e:	9b03      	ldr	r3, [sp, #12]
 8003820:	4298      	cmp	r0, r3
 8003822:	bfb8      	it	lt
 8003824:	4618      	movlt	r0, r3
 8003826:	e7a4      	b.n	8003772 <_printf_i+0x16a>
 8003828:	2301      	movs	r3, #1
 800382a:	4632      	mov	r2, r6
 800382c:	4649      	mov	r1, r9
 800382e:	4640      	mov	r0, r8
 8003830:	47d0      	blx	sl
 8003832:	3001      	adds	r0, #1
 8003834:	d09b      	beq.n	800376e <_printf_i+0x166>
 8003836:	3501      	adds	r5, #1
 8003838:	68e3      	ldr	r3, [r4, #12]
 800383a:	9903      	ldr	r1, [sp, #12]
 800383c:	1a5b      	subs	r3, r3, r1
 800383e:	42ab      	cmp	r3, r5
 8003840:	dcf2      	bgt.n	8003828 <_printf_i+0x220>
 8003842:	e7eb      	b.n	800381c <_printf_i+0x214>
 8003844:	2500      	movs	r5, #0
 8003846:	f104 0619 	add.w	r6, r4, #25
 800384a:	e7f5      	b.n	8003838 <_printf_i+0x230>
 800384c:	08003bc7 	.word	0x08003bc7
 8003850:	08003bd8 	.word	0x08003bd8

08003854 <memchr>:
 8003854:	4603      	mov	r3, r0
 8003856:	b510      	push	{r4, lr}
 8003858:	b2c9      	uxtb	r1, r1
 800385a:	4402      	add	r2, r0
 800385c:	4293      	cmp	r3, r2
 800385e:	4618      	mov	r0, r3
 8003860:	d101      	bne.n	8003866 <memchr+0x12>
 8003862:	2000      	movs	r0, #0
 8003864:	e003      	b.n	800386e <memchr+0x1a>
 8003866:	7804      	ldrb	r4, [r0, #0]
 8003868:	3301      	adds	r3, #1
 800386a:	428c      	cmp	r4, r1
 800386c:	d1f6      	bne.n	800385c <memchr+0x8>
 800386e:	bd10      	pop	{r4, pc}

08003870 <memcpy>:
 8003870:	440a      	add	r2, r1
 8003872:	4291      	cmp	r1, r2
 8003874:	f100 33ff 	add.w	r3, r0, #4294967295
 8003878:	d100      	bne.n	800387c <memcpy+0xc>
 800387a:	4770      	bx	lr
 800387c:	b510      	push	{r4, lr}
 800387e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003882:	4291      	cmp	r1, r2
 8003884:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003888:	d1f9      	bne.n	800387e <memcpy+0xe>
 800388a:	bd10      	pop	{r4, pc}

0800388c <memmove>:
 800388c:	4288      	cmp	r0, r1
 800388e:	b510      	push	{r4, lr}
 8003890:	eb01 0402 	add.w	r4, r1, r2
 8003894:	d902      	bls.n	800389c <memmove+0x10>
 8003896:	4284      	cmp	r4, r0
 8003898:	4623      	mov	r3, r4
 800389a:	d807      	bhi.n	80038ac <memmove+0x20>
 800389c:	1e43      	subs	r3, r0, #1
 800389e:	42a1      	cmp	r1, r4
 80038a0:	d008      	beq.n	80038b4 <memmove+0x28>
 80038a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038aa:	e7f8      	b.n	800389e <memmove+0x12>
 80038ac:	4601      	mov	r1, r0
 80038ae:	4402      	add	r2, r0
 80038b0:	428a      	cmp	r2, r1
 80038b2:	d100      	bne.n	80038b6 <memmove+0x2a>
 80038b4:	bd10      	pop	{r4, pc}
 80038b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038be:	e7f7      	b.n	80038b0 <memmove+0x24>

080038c0 <_free_r>:
 80038c0:	b538      	push	{r3, r4, r5, lr}
 80038c2:	4605      	mov	r5, r0
 80038c4:	2900      	cmp	r1, #0
 80038c6:	d040      	beq.n	800394a <_free_r+0x8a>
 80038c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038cc:	1f0c      	subs	r4, r1, #4
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	bfb8      	it	lt
 80038d2:	18e4      	addlt	r4, r4, r3
 80038d4:	f000 f910 	bl	8003af8 <__malloc_lock>
 80038d8:	4a1c      	ldr	r2, [pc, #112]	; (800394c <_free_r+0x8c>)
 80038da:	6813      	ldr	r3, [r2, #0]
 80038dc:	b933      	cbnz	r3, 80038ec <_free_r+0x2c>
 80038de:	6063      	str	r3, [r4, #4]
 80038e0:	6014      	str	r4, [r2, #0]
 80038e2:	4628      	mov	r0, r5
 80038e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038e8:	f000 b90c 	b.w	8003b04 <__malloc_unlock>
 80038ec:	42a3      	cmp	r3, r4
 80038ee:	d908      	bls.n	8003902 <_free_r+0x42>
 80038f0:	6820      	ldr	r0, [r4, #0]
 80038f2:	1821      	adds	r1, r4, r0
 80038f4:	428b      	cmp	r3, r1
 80038f6:	bf01      	itttt	eq
 80038f8:	6819      	ldreq	r1, [r3, #0]
 80038fa:	685b      	ldreq	r3, [r3, #4]
 80038fc:	1809      	addeq	r1, r1, r0
 80038fe:	6021      	streq	r1, [r4, #0]
 8003900:	e7ed      	b.n	80038de <_free_r+0x1e>
 8003902:	461a      	mov	r2, r3
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	b10b      	cbz	r3, 800390c <_free_r+0x4c>
 8003908:	42a3      	cmp	r3, r4
 800390a:	d9fa      	bls.n	8003902 <_free_r+0x42>
 800390c:	6811      	ldr	r1, [r2, #0]
 800390e:	1850      	adds	r0, r2, r1
 8003910:	42a0      	cmp	r0, r4
 8003912:	d10b      	bne.n	800392c <_free_r+0x6c>
 8003914:	6820      	ldr	r0, [r4, #0]
 8003916:	4401      	add	r1, r0
 8003918:	1850      	adds	r0, r2, r1
 800391a:	4283      	cmp	r3, r0
 800391c:	6011      	str	r1, [r2, #0]
 800391e:	d1e0      	bne.n	80038e2 <_free_r+0x22>
 8003920:	6818      	ldr	r0, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	4401      	add	r1, r0
 8003926:	6011      	str	r1, [r2, #0]
 8003928:	6053      	str	r3, [r2, #4]
 800392a:	e7da      	b.n	80038e2 <_free_r+0x22>
 800392c:	d902      	bls.n	8003934 <_free_r+0x74>
 800392e:	230c      	movs	r3, #12
 8003930:	602b      	str	r3, [r5, #0]
 8003932:	e7d6      	b.n	80038e2 <_free_r+0x22>
 8003934:	6820      	ldr	r0, [r4, #0]
 8003936:	1821      	adds	r1, r4, r0
 8003938:	428b      	cmp	r3, r1
 800393a:	bf01      	itttt	eq
 800393c:	6819      	ldreq	r1, [r3, #0]
 800393e:	685b      	ldreq	r3, [r3, #4]
 8003940:	1809      	addeq	r1, r1, r0
 8003942:	6021      	streq	r1, [r4, #0]
 8003944:	6063      	str	r3, [r4, #4]
 8003946:	6054      	str	r4, [r2, #4]
 8003948:	e7cb      	b.n	80038e2 <_free_r+0x22>
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	200001b4 	.word	0x200001b4

08003950 <sbrk_aligned>:
 8003950:	b570      	push	{r4, r5, r6, lr}
 8003952:	4e0e      	ldr	r6, [pc, #56]	; (800398c <sbrk_aligned+0x3c>)
 8003954:	460c      	mov	r4, r1
 8003956:	6831      	ldr	r1, [r6, #0]
 8003958:	4605      	mov	r5, r0
 800395a:	b911      	cbnz	r1, 8003962 <sbrk_aligned+0x12>
 800395c:	f000 f8bc 	bl	8003ad8 <_sbrk_r>
 8003960:	6030      	str	r0, [r6, #0]
 8003962:	4621      	mov	r1, r4
 8003964:	4628      	mov	r0, r5
 8003966:	f000 f8b7 	bl	8003ad8 <_sbrk_r>
 800396a:	1c43      	adds	r3, r0, #1
 800396c:	d00a      	beq.n	8003984 <sbrk_aligned+0x34>
 800396e:	1cc4      	adds	r4, r0, #3
 8003970:	f024 0403 	bic.w	r4, r4, #3
 8003974:	42a0      	cmp	r0, r4
 8003976:	d007      	beq.n	8003988 <sbrk_aligned+0x38>
 8003978:	1a21      	subs	r1, r4, r0
 800397a:	4628      	mov	r0, r5
 800397c:	f000 f8ac 	bl	8003ad8 <_sbrk_r>
 8003980:	3001      	adds	r0, #1
 8003982:	d101      	bne.n	8003988 <sbrk_aligned+0x38>
 8003984:	f04f 34ff 	mov.w	r4, #4294967295
 8003988:	4620      	mov	r0, r4
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	200001b8 	.word	0x200001b8

08003990 <_malloc_r>:
 8003990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003994:	1ccd      	adds	r5, r1, #3
 8003996:	f025 0503 	bic.w	r5, r5, #3
 800399a:	3508      	adds	r5, #8
 800399c:	2d0c      	cmp	r5, #12
 800399e:	bf38      	it	cc
 80039a0:	250c      	movcc	r5, #12
 80039a2:	2d00      	cmp	r5, #0
 80039a4:	4607      	mov	r7, r0
 80039a6:	db01      	blt.n	80039ac <_malloc_r+0x1c>
 80039a8:	42a9      	cmp	r1, r5
 80039aa:	d905      	bls.n	80039b8 <_malloc_r+0x28>
 80039ac:	230c      	movs	r3, #12
 80039ae:	2600      	movs	r6, #0
 80039b0:	603b      	str	r3, [r7, #0]
 80039b2:	4630      	mov	r0, r6
 80039b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039b8:	4e2e      	ldr	r6, [pc, #184]	; (8003a74 <_malloc_r+0xe4>)
 80039ba:	f000 f89d 	bl	8003af8 <__malloc_lock>
 80039be:	6833      	ldr	r3, [r6, #0]
 80039c0:	461c      	mov	r4, r3
 80039c2:	bb34      	cbnz	r4, 8003a12 <_malloc_r+0x82>
 80039c4:	4629      	mov	r1, r5
 80039c6:	4638      	mov	r0, r7
 80039c8:	f7ff ffc2 	bl	8003950 <sbrk_aligned>
 80039cc:	1c43      	adds	r3, r0, #1
 80039ce:	4604      	mov	r4, r0
 80039d0:	d14d      	bne.n	8003a6e <_malloc_r+0xde>
 80039d2:	6834      	ldr	r4, [r6, #0]
 80039d4:	4626      	mov	r6, r4
 80039d6:	2e00      	cmp	r6, #0
 80039d8:	d140      	bne.n	8003a5c <_malloc_r+0xcc>
 80039da:	6823      	ldr	r3, [r4, #0]
 80039dc:	4631      	mov	r1, r6
 80039de:	4638      	mov	r0, r7
 80039e0:	eb04 0803 	add.w	r8, r4, r3
 80039e4:	f000 f878 	bl	8003ad8 <_sbrk_r>
 80039e8:	4580      	cmp	r8, r0
 80039ea:	d13a      	bne.n	8003a62 <_malloc_r+0xd2>
 80039ec:	6821      	ldr	r1, [r4, #0]
 80039ee:	3503      	adds	r5, #3
 80039f0:	1a6d      	subs	r5, r5, r1
 80039f2:	f025 0503 	bic.w	r5, r5, #3
 80039f6:	3508      	adds	r5, #8
 80039f8:	2d0c      	cmp	r5, #12
 80039fa:	bf38      	it	cc
 80039fc:	250c      	movcc	r5, #12
 80039fe:	4638      	mov	r0, r7
 8003a00:	4629      	mov	r1, r5
 8003a02:	f7ff ffa5 	bl	8003950 <sbrk_aligned>
 8003a06:	3001      	adds	r0, #1
 8003a08:	d02b      	beq.n	8003a62 <_malloc_r+0xd2>
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	442b      	add	r3, r5
 8003a0e:	6023      	str	r3, [r4, #0]
 8003a10:	e00e      	b.n	8003a30 <_malloc_r+0xa0>
 8003a12:	6822      	ldr	r2, [r4, #0]
 8003a14:	1b52      	subs	r2, r2, r5
 8003a16:	d41e      	bmi.n	8003a56 <_malloc_r+0xc6>
 8003a18:	2a0b      	cmp	r2, #11
 8003a1a:	d916      	bls.n	8003a4a <_malloc_r+0xba>
 8003a1c:	1961      	adds	r1, r4, r5
 8003a1e:	42a3      	cmp	r3, r4
 8003a20:	6025      	str	r5, [r4, #0]
 8003a22:	bf18      	it	ne
 8003a24:	6059      	strne	r1, [r3, #4]
 8003a26:	6863      	ldr	r3, [r4, #4]
 8003a28:	bf08      	it	eq
 8003a2a:	6031      	streq	r1, [r6, #0]
 8003a2c:	5162      	str	r2, [r4, r5]
 8003a2e:	604b      	str	r3, [r1, #4]
 8003a30:	4638      	mov	r0, r7
 8003a32:	f104 060b 	add.w	r6, r4, #11
 8003a36:	f000 f865 	bl	8003b04 <__malloc_unlock>
 8003a3a:	f026 0607 	bic.w	r6, r6, #7
 8003a3e:	1d23      	adds	r3, r4, #4
 8003a40:	1af2      	subs	r2, r6, r3
 8003a42:	d0b6      	beq.n	80039b2 <_malloc_r+0x22>
 8003a44:	1b9b      	subs	r3, r3, r6
 8003a46:	50a3      	str	r3, [r4, r2]
 8003a48:	e7b3      	b.n	80039b2 <_malloc_r+0x22>
 8003a4a:	6862      	ldr	r2, [r4, #4]
 8003a4c:	42a3      	cmp	r3, r4
 8003a4e:	bf0c      	ite	eq
 8003a50:	6032      	streq	r2, [r6, #0]
 8003a52:	605a      	strne	r2, [r3, #4]
 8003a54:	e7ec      	b.n	8003a30 <_malloc_r+0xa0>
 8003a56:	4623      	mov	r3, r4
 8003a58:	6864      	ldr	r4, [r4, #4]
 8003a5a:	e7b2      	b.n	80039c2 <_malloc_r+0x32>
 8003a5c:	4634      	mov	r4, r6
 8003a5e:	6876      	ldr	r6, [r6, #4]
 8003a60:	e7b9      	b.n	80039d6 <_malloc_r+0x46>
 8003a62:	230c      	movs	r3, #12
 8003a64:	4638      	mov	r0, r7
 8003a66:	603b      	str	r3, [r7, #0]
 8003a68:	f000 f84c 	bl	8003b04 <__malloc_unlock>
 8003a6c:	e7a1      	b.n	80039b2 <_malloc_r+0x22>
 8003a6e:	6025      	str	r5, [r4, #0]
 8003a70:	e7de      	b.n	8003a30 <_malloc_r+0xa0>
 8003a72:	bf00      	nop
 8003a74:	200001b4 	.word	0x200001b4

08003a78 <_realloc_r>:
 8003a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a7c:	4680      	mov	r8, r0
 8003a7e:	4614      	mov	r4, r2
 8003a80:	460e      	mov	r6, r1
 8003a82:	b921      	cbnz	r1, 8003a8e <_realloc_r+0x16>
 8003a84:	4611      	mov	r1, r2
 8003a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a8a:	f7ff bf81 	b.w	8003990 <_malloc_r>
 8003a8e:	b92a      	cbnz	r2, 8003a9c <_realloc_r+0x24>
 8003a90:	f7ff ff16 	bl	80038c0 <_free_r>
 8003a94:	4625      	mov	r5, r4
 8003a96:	4628      	mov	r0, r5
 8003a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a9c:	f000 f838 	bl	8003b10 <_malloc_usable_size_r>
 8003aa0:	4284      	cmp	r4, r0
 8003aa2:	4607      	mov	r7, r0
 8003aa4:	d802      	bhi.n	8003aac <_realloc_r+0x34>
 8003aa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003aaa:	d812      	bhi.n	8003ad2 <_realloc_r+0x5a>
 8003aac:	4621      	mov	r1, r4
 8003aae:	4640      	mov	r0, r8
 8003ab0:	f7ff ff6e 	bl	8003990 <_malloc_r>
 8003ab4:	4605      	mov	r5, r0
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d0ed      	beq.n	8003a96 <_realloc_r+0x1e>
 8003aba:	42bc      	cmp	r4, r7
 8003abc:	4622      	mov	r2, r4
 8003abe:	4631      	mov	r1, r6
 8003ac0:	bf28      	it	cs
 8003ac2:	463a      	movcs	r2, r7
 8003ac4:	f7ff fed4 	bl	8003870 <memcpy>
 8003ac8:	4631      	mov	r1, r6
 8003aca:	4640      	mov	r0, r8
 8003acc:	f7ff fef8 	bl	80038c0 <_free_r>
 8003ad0:	e7e1      	b.n	8003a96 <_realloc_r+0x1e>
 8003ad2:	4635      	mov	r5, r6
 8003ad4:	e7df      	b.n	8003a96 <_realloc_r+0x1e>
	...

08003ad8 <_sbrk_r>:
 8003ad8:	b538      	push	{r3, r4, r5, lr}
 8003ada:	2300      	movs	r3, #0
 8003adc:	4d05      	ldr	r5, [pc, #20]	; (8003af4 <_sbrk_r+0x1c>)
 8003ade:	4604      	mov	r4, r0
 8003ae0:	4608      	mov	r0, r1
 8003ae2:	602b      	str	r3, [r5, #0]
 8003ae4:	f7fd f90e 	bl	8000d04 <_sbrk>
 8003ae8:	1c43      	adds	r3, r0, #1
 8003aea:	d102      	bne.n	8003af2 <_sbrk_r+0x1a>
 8003aec:	682b      	ldr	r3, [r5, #0]
 8003aee:	b103      	cbz	r3, 8003af2 <_sbrk_r+0x1a>
 8003af0:	6023      	str	r3, [r4, #0]
 8003af2:	bd38      	pop	{r3, r4, r5, pc}
 8003af4:	200001bc 	.word	0x200001bc

08003af8 <__malloc_lock>:
 8003af8:	4801      	ldr	r0, [pc, #4]	; (8003b00 <__malloc_lock+0x8>)
 8003afa:	f000 b811 	b.w	8003b20 <__retarget_lock_acquire_recursive>
 8003afe:	bf00      	nop
 8003b00:	200001c0 	.word	0x200001c0

08003b04 <__malloc_unlock>:
 8003b04:	4801      	ldr	r0, [pc, #4]	; (8003b0c <__malloc_unlock+0x8>)
 8003b06:	f000 b80c 	b.w	8003b22 <__retarget_lock_release_recursive>
 8003b0a:	bf00      	nop
 8003b0c:	200001c0 	.word	0x200001c0

08003b10 <_malloc_usable_size_r>:
 8003b10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b14:	1f18      	subs	r0, r3, #4
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	bfbc      	itt	lt
 8003b1a:	580b      	ldrlt	r3, [r1, r0]
 8003b1c:	18c0      	addlt	r0, r0, r3
 8003b1e:	4770      	bx	lr

08003b20 <__retarget_lock_acquire_recursive>:
 8003b20:	4770      	bx	lr

08003b22 <__retarget_lock_release_recursive>:
 8003b22:	4770      	bx	lr

08003b24 <_init>:
 8003b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b26:	bf00      	nop
 8003b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b2a:	bc08      	pop	{r3}
 8003b2c:	469e      	mov	lr, r3
 8003b2e:	4770      	bx	lr

08003b30 <_fini>:
 8003b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b32:	bf00      	nop
 8003b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b36:	bc08      	pop	{r3}
 8003b38:	469e      	mov	lr, r3
 8003b3a:	4770      	bx	lr
