// Seed: 1727114912
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5
  );
  wire id_6;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply0 id_1
);
  supply1 id_3;
  module_0(
      id_0, id_0, id_0, id_1
  ); id_5(
      id_0, {id_4, id_3} === id_0, 1
  );
  assign id_1 = 1;
  wire id_6;
  supply0 id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge 1) begin
    assert (id_3);
  end
endmodule
