Reading timing models for corner min_ss_100C_1v60…
Reading timing library for the 'min_ss_100C_1v60' corner at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading timing library for the 'min_ss_100C_1v60' corner at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/33-openroad-detailedplacement/counter.odb'…
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 61 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 61.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(79430, 50530), (552195, 480020)].
[INFO CTS-0024]  Normalized sink region: [(5.84044, 3.71544), (40.6026, 35.2956)].
[INFO CTS-0025]     Width:  34.7621.
[INFO CTS-0026]     Height: 31.5801.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 31
    Sub-region size: 17.3811 X 31.5801
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 17.3811 X 15.7901
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 8.6905 X 15.7901
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 61.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:2, 6:2, 8:1, 9:1, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 68
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 732.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 7
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6352um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i_116
mem_i.* matched with mem_i_117
mem_i.* matched with mem_i_118
mem_i.* matched with mem_i_114
mem_i.* matched with mem_i_115
mem_i.* matched with mem_i
mem_i.* matched with mem_i_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  190712.55
  Fill cell                               660    2477.38
  Tap cell                               1005    1257.46
  Clock buffer                             11     246.49
  Timing Repair Buffer                    112     486.72
  Inverter                                 39     151.40
  Clock inverter                            5      30.03
  Sequential cell                          59    1312.51
  Multi-Input combinational cell          258    1948.12
  Total                                  2150  198622.64
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        625.4 u
average displacement        0.3 u
max displacement          194.6 u
original HPWL           14466.1 u
legalized HPWL          14807.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 245 instances
[INFO DPL-0021] HPWL before           14807.2 u
[INFO DPL-0022] HPWL after            14204.1 u
[INFO DPL-0023] HPWL delta               -4.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i_116
mem_i.* matched with mem_i_117
mem_i.* matched with mem_i_118
mem_i.* matched with mem_i_114
mem_i.* matched with mem_i_115
mem_i.* matched with mem_i
mem_i.* matched with mem_i_113
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  190712.55
  Fill cell                               660    2477.38
  Tap cell                               1005    1257.46
  Clock buffer                             11     246.49
  Timing Repair Buffer                    112     486.72
  Inverter                                 39     151.40
  Clock inverter                            5      30.03
  Sequential cell                          59    1312.51
  Multi-Input combinational cell          258    1948.12
  Total                                  2150  198622.64
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-11_16-47-37/34-openroad-cts/counter.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 9.
[INFO CTS-0005] Total number of Clock Subnets: 9.
[INFO CTS-0006] Total number of Sinks: 61.
%OL_END_REPORT
