/* ****************************************************************           */
/* All rights reserved                                                        */
/*----------------------------------------------------------------------------*/
/*  This code is proprietary and confidential information of                  */
/*  Denali Software. It may not be reproduced, used or transmitted            */
/*  in any form whatsoever without the express and written                    */
/*  permission of Denali Software.                                            */
/* ****************************************************************           */
/*  WARNING:  This file was automatically generated.  Manual                  */
/*  editing may result in undetermined behavior, and may be in                */
/*  violation of the Denali Support Agreement.                                */
/* ****************************************************************           */
/*  REL: nuvoton.israel-Poleg__PRELIMINARY__2013-11-01                        */

#define ADDITIVE_LAT_F0_ADDR           27                   
#define ADDITIVE_LAT_F0_OFFSET         16                   
#define ADDITIVE_LAT_F0_WIDTH          5                    
#define ADDITIVE_LAT_F1_ADDR           30                   
#define ADDITIVE_LAT_F1_OFFSET         0                    
#define ADDITIVE_LAT_F1_WIDTH          5                    
#define ADDR_CMP_EN_ADDR               109                  
#define ADDR_CMP_EN_OFFSET             8                    
#define ADDR_CMP_EN_WIDTH              1                    
#define ADDR_COLLISION_MPM_DIS_ADDR    109                  
#define ADDR_COLLISION_MPM_DIS_OFFSET  16                   
#define ADDR_COLLISION_MPM_DIS_WIDTH   1                    
#define AGE_COUNT_ADDR                 108                  
#define AGE_COUNT_OFFSET               24                   
#define AGE_COUNT_WIDTH                8                    
#define AHB10_RDLEN_ADDR               148                  
#define AHB10_RDLEN_OFFSET             8                    
#define AHB10_RDLEN_WIDTH              4                    
#define AHB10_WRLEN_ADDR               148                  
#define AHB10_WRLEN_OFFSET             0                    
#define AHB10_WRLEN_WIDTH              4                    
#define AHB11_RDLEN_ADDR               148                  
#define AHB11_RDLEN_OFFSET             24                   
#define AHB11_RDLEN_WIDTH              4                    
#define AHB11_WRLEN_ADDR               148                  
#define AHB11_WRLEN_OFFSET             16                   
#define AHB11_WRLEN_WIDTH              4                    
#define AHB12_RDLEN_ADDR               149                  
#define AHB12_RDLEN_OFFSET             8                    
#define AHB12_RDLEN_WIDTH              4                    
#define AHB12_WRLEN_ADDR               149                  
#define AHB12_WRLEN_OFFSET             0                    
#define AHB12_WRLEN_WIDTH              4                    
#define AHB13_RDLEN_ADDR               149                  
#define AHB13_RDLEN_OFFSET             24                   
#define AHB13_RDLEN_WIDTH              4                    
#define AHB13_WRLEN_ADDR               149                  
#define AHB13_WRLEN_OFFSET             16                   
#define AHB13_WRLEN_WIDTH              4                    
#define AHB14_RDLEN_ADDR               150                  
#define AHB14_RDLEN_OFFSET             8                    
#define AHB14_RDLEN_WIDTH              4                    
#define AHB14_WRLEN_ADDR               150                  
#define AHB14_WRLEN_OFFSET             0                    
#define AHB14_WRLEN_WIDTH              4                    
#define AHB4_RDLEN_ADDR                145                  
#define AHB4_RDLEN_OFFSET              8                    
#define AHB4_RDLEN_WIDTH               4                    
#define AHB4_WRLEN_ADDR                145                  
#define AHB4_WRLEN_OFFSET              0                    
#define AHB4_WRLEN_WIDTH               4                    
#define AHB5_RDLEN_ADDR                145                  
#define AHB5_RDLEN_OFFSET              24                   
#define AHB5_RDLEN_WIDTH               4                    
#define AHB5_WRLEN_ADDR                145                  
#define AHB5_WRLEN_OFFSET              16                   
#define AHB5_WRLEN_WIDTH               4                    
#define AHB6_RDLEN_ADDR                146                  
#define AHB6_RDLEN_OFFSET              8                    
#define AHB6_RDLEN_WIDTH               4                    
#define AHB6_WRLEN_ADDR                146                  
#define AHB6_WRLEN_OFFSET              0                    
#define AHB6_WRLEN_WIDTH               4                    
#define AHB7_RDLEN_ADDR                146                  
#define AHB7_RDLEN_OFFSET              24                   
#define AHB7_RDLEN_WIDTH               4                    
#define AHB7_WRLEN_ADDR                146                  
#define AHB7_WRLEN_OFFSET              16                   
#define AHB7_WRLEN_WIDTH               4                    
#define AHB8_RDLEN_ADDR                147                  
#define AHB8_RDLEN_OFFSET              8                    
#define AHB8_RDLEN_WIDTH               4                    
#define AHB8_WRLEN_ADDR                147                  
#define AHB8_WRLEN_OFFSET              0                    
#define AHB8_WRLEN_WIDTH               4                    
#define AHB9_RDLEN_ADDR                147                  
#define AHB9_RDLEN_OFFSET              24                   
#define AHB9_RDLEN_WIDTH               4                    
#define AHB9_WRLEN_ADDR                147                  
#define AHB9_WRLEN_OFFSET              16                   
#define AHB9_WRLEN_WIDTH               4                    
#define AP_ADDR                        45                   
#define AP_OFFSET                      0                    
#define AP_WIDTH                       1                    
#define APREBIT_ADDR                   108                  
#define APREBIT_OFFSET                 16                   
#define APREBIT_WIDTH                  4                    
#define AREFRESH_ADDR                  49                   
#define AREFRESH_OFFSET                24                   
#define AREFRESH_WIDTH                 1                    
#define ASYNC_CDC_STAGES_ADDR          2                    
#define ASYNC_CDC_STAGES_OFFSET        24                   
#define ASYNC_CDC_STAGES_WIDTH         8                    
#define AUTO_REFRESH_MODE_ADDR         50                   
#define AUTO_REFRESH_MODE_OFFSET       0                    
#define AUTO_REFRESH_MODE_WIDTH        1                    
#define AXI0_CMDFIFO_LOG2_DEPTH_ADDR   3                    
#define AXI0_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI0_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI0_FIFO_TYPE_REG_ADDR        151                  
#define AXI0_FIFO_TYPE_REG_OFFSET      8                    
#define AXI0_FIFO_TYPE_REG_WIDTH       2                    
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_ADDR 150                  
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI0_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI0_PORT_ORDERING_ADDR        168                  
#define AXI0_PORT_ORDERING_OFFSET      24                   
#define AXI0_PORT_ORDERING_WIDTH       4                    
#define AXI0_PRIORITY0_RELATIVE_PRIORITY_ADDR 166                  
#define AXI0_PRIORITY0_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI0_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY1_RELATIVE_PRIORITY_ADDR 167                  
#define AXI0_PRIORITY1_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI0_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY2_RELATIVE_PRIORITY_ADDR 167                  
#define AXI0_PRIORITY2_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI0_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY3_RELATIVE_PRIORITY_ADDR 167                  
#define AXI0_PRIORITY3_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI0_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY4_RELATIVE_PRIORITY_ADDR 167                  
#define AXI0_PRIORITY4_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI0_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY5_RELATIVE_PRIORITY_ADDR 168                  
#define AXI0_PRIORITY5_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI0_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY6_RELATIVE_PRIORITY_ADDR 168                  
#define AXI0_PRIORITY6_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI0_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY7_RELATIVE_PRIORITY_ADDR 168                  
#define AXI0_PRIORITY7_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI0_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI0_PRIORITY_RELAX_ADDR       169                  
#define AXI0_PRIORITY_RELAX_OFFSET     0                    
#define AXI0_PRIORITY_RELAX_WIDTH      10                   
#define AXI0_RDFIFO_LOG2_DEPTH_ADDR    3                    
#define AXI0_RDFIFO_LOG2_DEPTH_OFFSET  8                    
#define AXI0_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI0_R_PRIORITY_ADDR           150                  
#define AXI0_R_PRIORITY_OFFSET         24                   
#define AXI0_R_PRIORITY_WIDTH          3                    
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_ADDR 3                    
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI0_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 4                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI0_WR_ARRAY_LOG2_DEPTH_ADDR  3                    
#define AXI0_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI0_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI0_W_PRIORITY_ADDR           151                  
#define AXI0_W_PRIORITY_OFFSET         0                    
#define AXI0_W_PRIORITY_WIDTH          3                    
#define AXI10_CMDFIFO_LOG2_DEPTH_ADDR  15                   
#define AXI10_CMDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI10_CMDFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI10_FIFO_TYPE_REG_ADDR       161                  
#define AXI10_FIFO_TYPE_REG_OFFSET     8                    
#define AXI10_FIFO_TYPE_REG_WIDTH      2                    
#define AXI10_FIXED_PORT_PRIORITY_ENABLE_ADDR 160                  
#define AXI10_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI10_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI10_PORT_ORDERING_ADDR       198                  
#define AXI10_PORT_ORDERING_OFFSET     16                   
#define AXI10_PORT_ORDERING_WIDTH      4                    
#define AXI10_PRIORITY0_RELATIVE_PRIORITY_ADDR 196                  
#define AXI10_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI10_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY1_RELATIVE_PRIORITY_ADDR 196                  
#define AXI10_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI10_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY2_RELATIVE_PRIORITY_ADDR 197                  
#define AXI10_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI10_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY3_RELATIVE_PRIORITY_ADDR 197                  
#define AXI10_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI10_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY4_RELATIVE_PRIORITY_ADDR 197                  
#define AXI10_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI10_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY5_RELATIVE_PRIORITY_ADDR 197                  
#define AXI10_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI10_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY6_RELATIVE_PRIORITY_ADDR 198                  
#define AXI10_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI10_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY7_RELATIVE_PRIORITY_ADDR 198                  
#define AXI10_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI10_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI10_PRIORITY_RELAX_ADDR      199                  
#define AXI10_PRIORITY_RELAX_OFFSET    0                    
#define AXI10_PRIORITY_RELAX_WIDTH     10                   
#define AXI10_RDFIFO_LOG2_DEPTH_ADDR   15                   
#define AXI10_RDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI10_RDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI10_R_PRIORITY_ADDR          160                  
#define AXI10_R_PRIORITY_OFFSET        24                   
#define AXI10_R_PRIORITY_WIDTH         3                    
#define AXI10_TRANS_WRFIFO_LOG2_DEPTH_ADDR 16                   
#define AXI10_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI10_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 16                   
#define AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI10_WR_ARRAY_LOG2_DEPTH_ADDR 16                   
#define AXI10_WR_ARRAY_LOG2_DEPTH_OFFSET 0                    
#define AXI10_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI10_W_PRIORITY_ADDR          161                  
#define AXI10_W_PRIORITY_OFFSET        0                    
#define AXI10_W_PRIORITY_WIDTH         3                    
#define AXI11_CMDFIFO_LOG2_DEPTH_ADDR  16                   
#define AXI11_CMDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI11_CMDFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI11_FIFO_TYPE_REG_ADDR       162                  
#define AXI11_FIFO_TYPE_REG_OFFSET     8                    
#define AXI11_FIFO_TYPE_REG_WIDTH      2                    
#define AXI11_FIXED_PORT_PRIORITY_ENABLE_ADDR 161                  
#define AXI11_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI11_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI11_PORT_ORDERING_ADDR       201                  
#define AXI11_PORT_ORDERING_OFFSET     16                   
#define AXI11_PORT_ORDERING_WIDTH      4                    
#define AXI11_PRIORITY0_RELATIVE_PRIORITY_ADDR 199                  
#define AXI11_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI11_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY1_RELATIVE_PRIORITY_ADDR 199                  
#define AXI11_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI11_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY2_RELATIVE_PRIORITY_ADDR 200                  
#define AXI11_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI11_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY3_RELATIVE_PRIORITY_ADDR 200                  
#define AXI11_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI11_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY4_RELATIVE_PRIORITY_ADDR 200                  
#define AXI11_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI11_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY5_RELATIVE_PRIORITY_ADDR 200                  
#define AXI11_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI11_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY6_RELATIVE_PRIORITY_ADDR 201                  
#define AXI11_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI11_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY7_RELATIVE_PRIORITY_ADDR 201                  
#define AXI11_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI11_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI11_PRIORITY_RELAX_ADDR      202                  
#define AXI11_PRIORITY_RELAX_OFFSET    0                    
#define AXI11_PRIORITY_RELAX_WIDTH     10                   
#define AXI11_RDFIFO_LOG2_DEPTH_ADDR   17                   
#define AXI11_RDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI11_RDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI11_R_PRIORITY_ADDR          161                  
#define AXI11_R_PRIORITY_OFFSET        24                   
#define AXI11_R_PRIORITY_WIDTH         3                    
#define AXI11_TRANS_WRFIFO_LOG2_DEPTH_ADDR 17                   
#define AXI11_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI11_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 17                   
#define AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI11_WR_ARRAY_LOG2_DEPTH_ADDR 17                   
#define AXI11_WR_ARRAY_LOG2_DEPTH_OFFSET 8                    
#define AXI11_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI11_W_PRIORITY_ADDR          162                  
#define AXI11_W_PRIORITY_OFFSET        0                    
#define AXI11_W_PRIORITY_WIDTH         3                    
#define AXI12_CMDFIFO_LOG2_DEPTH_ADDR  18                   
#define AXI12_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI12_CMDFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI12_FIFO_TYPE_REG_ADDR       163                  
#define AXI12_FIFO_TYPE_REG_OFFSET     8                    
#define AXI12_FIFO_TYPE_REG_WIDTH      2                    
#define AXI12_FIXED_PORT_PRIORITY_ENABLE_ADDR 162                  
#define AXI12_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI12_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI12_PORT_ORDERING_ADDR       204                  
#define AXI12_PORT_ORDERING_OFFSET     16                   
#define AXI12_PORT_ORDERING_WIDTH      4                    
#define AXI12_PRIORITY0_RELATIVE_PRIORITY_ADDR 202                  
#define AXI12_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI12_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY1_RELATIVE_PRIORITY_ADDR 202                  
#define AXI12_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI12_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY2_RELATIVE_PRIORITY_ADDR 203                  
#define AXI12_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI12_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY3_RELATIVE_PRIORITY_ADDR 203                  
#define AXI12_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI12_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY4_RELATIVE_PRIORITY_ADDR 203                  
#define AXI12_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI12_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY5_RELATIVE_PRIORITY_ADDR 203                  
#define AXI12_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI12_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY6_RELATIVE_PRIORITY_ADDR 204                  
#define AXI12_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI12_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY7_RELATIVE_PRIORITY_ADDR 204                  
#define AXI12_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI12_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI12_PRIORITY_RELAX_ADDR      205                  
#define AXI12_PRIORITY_RELAX_OFFSET    0                    
#define AXI12_PRIORITY_RELAX_WIDTH     10                   
#define AXI12_RDFIFO_LOG2_DEPTH_ADDR   18                   
#define AXI12_RDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI12_RDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI12_R_PRIORITY_ADDR          162                  
#define AXI12_R_PRIORITY_OFFSET        24                   
#define AXI12_R_PRIORITY_WIDTH         3                    
#define AXI12_TRANS_WRFIFO_LOG2_DEPTH_ADDR 18                   
#define AXI12_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI12_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 19                   
#define AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI12_WR_ARRAY_LOG2_DEPTH_ADDR 18                   
#define AXI12_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI12_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI12_W_PRIORITY_ADDR          163                  
#define AXI12_W_PRIORITY_OFFSET        0                    
#define AXI12_W_PRIORITY_WIDTH         3                    
#define AXI13_CMDFIFO_LOG2_DEPTH_ADDR  19                   
#define AXI13_CMDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI13_CMDFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI13_FIFO_TYPE_REG_ADDR       164                  
#define AXI13_FIFO_TYPE_REG_OFFSET     8                    
#define AXI13_FIFO_TYPE_REG_WIDTH      2                    
#define AXI13_FIXED_PORT_PRIORITY_ENABLE_ADDR 163                  
#define AXI13_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI13_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI13_PORT_ORDERING_ADDR       207                  
#define AXI13_PORT_ORDERING_OFFSET     16                   
#define AXI13_PORT_ORDERING_WIDTH      4                    
#define AXI13_PRIORITY0_RELATIVE_PRIORITY_ADDR 205                  
#define AXI13_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI13_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY1_RELATIVE_PRIORITY_ADDR 205                  
#define AXI13_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI13_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY2_RELATIVE_PRIORITY_ADDR 206                  
#define AXI13_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI13_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY3_RELATIVE_PRIORITY_ADDR 206                  
#define AXI13_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI13_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY4_RELATIVE_PRIORITY_ADDR 206                  
#define AXI13_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI13_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY5_RELATIVE_PRIORITY_ADDR 206                  
#define AXI13_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI13_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY6_RELATIVE_PRIORITY_ADDR 207                  
#define AXI13_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI13_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY7_RELATIVE_PRIORITY_ADDR 207                  
#define AXI13_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI13_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI13_PRIORITY_RELAX_ADDR      208                  
#define AXI13_PRIORITY_RELAX_OFFSET    0                    
#define AXI13_PRIORITY_RELAX_WIDTH     10                   
#define AXI13_RDFIFO_LOG2_DEPTH_ADDR   19                   
#define AXI13_RDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI13_RDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI13_R_PRIORITY_ADDR          163                  
#define AXI13_R_PRIORITY_OFFSET        24                   
#define AXI13_R_PRIORITY_WIDTH         3                    
#define AXI13_TRANS_WRFIFO_LOG2_DEPTH_ADDR 20                   
#define AXI13_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI13_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 20                   
#define AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI13_WR_ARRAY_LOG2_DEPTH_ADDR 19                   
#define AXI13_WR_ARRAY_LOG2_DEPTH_OFFSET 24                   
#define AXI13_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI13_W_PRIORITY_ADDR          164                  
#define AXI13_W_PRIORITY_OFFSET        0                    
#define AXI13_W_PRIORITY_WIDTH         3                    
#define AXI14_CMDFIFO_LOG2_DEPTH_ADDR  20                   
#define AXI14_CMDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI14_CMDFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI14_FIFO_TYPE_REG_ADDR       165                  
#define AXI14_FIFO_TYPE_REG_OFFSET     8                    
#define AXI14_FIFO_TYPE_REG_WIDTH      2                    
#define AXI14_FIXED_PORT_PRIORITY_ENABLE_ADDR 164                  
#define AXI14_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI14_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI14_PORT_ORDERING_ADDR       210                  
#define AXI14_PORT_ORDERING_OFFSET     16                   
#define AXI14_PORT_ORDERING_WIDTH      4                    
#define AXI14_PRIORITY0_RELATIVE_PRIORITY_ADDR 208                  
#define AXI14_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI14_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY1_RELATIVE_PRIORITY_ADDR 208                  
#define AXI14_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI14_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY2_RELATIVE_PRIORITY_ADDR 209                  
#define AXI14_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI14_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY3_RELATIVE_PRIORITY_ADDR 209                  
#define AXI14_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI14_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY4_RELATIVE_PRIORITY_ADDR 209                  
#define AXI14_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI14_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY5_RELATIVE_PRIORITY_ADDR 209                  
#define AXI14_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI14_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY6_RELATIVE_PRIORITY_ADDR 210                  
#define AXI14_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI14_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY7_RELATIVE_PRIORITY_ADDR 210                  
#define AXI14_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI14_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI14_PRIORITY_RELAX_ADDR      211                  
#define AXI14_PRIORITY_RELAX_OFFSET    0                    
#define AXI14_PRIORITY_RELAX_WIDTH     10                   
#define AXI14_RDFIFO_LOG2_DEPTH_ADDR   20                   
#define AXI14_RDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI14_RDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI14_R_PRIORITY_ADDR          164                  
#define AXI14_R_PRIORITY_OFFSET        24                   
#define AXI14_R_PRIORITY_WIDTH         3                    
#define AXI14_TRANS_WRFIFO_LOG2_DEPTH_ADDR 21                   
#define AXI14_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI14_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 21                   
#define AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI14_WR_ARRAY_LOG2_DEPTH_ADDR 21                   
#define AXI14_WR_ARRAY_LOG2_DEPTH_OFFSET 0                    
#define AXI14_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI14_W_PRIORITY_ADDR          165                  
#define AXI14_W_PRIORITY_OFFSET        0                    
#define AXI14_W_PRIORITY_WIDTH         3                    
#define AXI1_CMDFIFO_LOG2_DEPTH_ADDR   4                    
#define AXI1_CMDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI1_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI1_FIFO_TYPE_REG_ADDR        152                  
#define AXI1_FIFO_TYPE_REG_OFFSET      8                    
#define AXI1_FIFO_TYPE_REG_WIDTH       2                    
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_ADDR 151                  
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI1_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI1_PORT_ORDERING_ADDR        171                  
#define AXI1_PORT_ORDERING_OFFSET      16                   
#define AXI1_PORT_ORDERING_WIDTH       4                    
#define AXI1_PRIORITY0_RELATIVE_PRIORITY_ADDR 169                  
#define AXI1_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI1_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY1_RELATIVE_PRIORITY_ADDR 169                  
#define AXI1_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI1_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY2_RELATIVE_PRIORITY_ADDR 170                  
#define AXI1_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI1_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY3_RELATIVE_PRIORITY_ADDR 170                  
#define AXI1_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI1_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY4_RELATIVE_PRIORITY_ADDR 170                  
#define AXI1_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI1_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY5_RELATIVE_PRIORITY_ADDR 170                  
#define AXI1_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI1_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY6_RELATIVE_PRIORITY_ADDR 171                  
#define AXI1_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI1_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY7_RELATIVE_PRIORITY_ADDR 171                  
#define AXI1_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI1_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI1_PRIORITY_RELAX_ADDR       172                  
#define AXI1_PRIORITY_RELAX_OFFSET     0                    
#define AXI1_PRIORITY_RELAX_WIDTH      10                   
#define AXI1_RDFIFO_LOG2_DEPTH_ADDR    4                    
#define AXI1_RDFIFO_LOG2_DEPTH_OFFSET  16                   
#define AXI1_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI1_R_PRIORITY_ADDR           151                  
#define AXI1_R_PRIORITY_OFFSET         24                   
#define AXI1_R_PRIORITY_WIDTH          3                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_ADDR 5                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI1_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 5                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI1_WR_ARRAY_LOG2_DEPTH_ADDR  4                    
#define AXI1_WR_ARRAY_LOG2_DEPTH_OFFSET 24                   
#define AXI1_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI1_W_PRIORITY_ADDR           152                  
#define AXI1_W_PRIORITY_OFFSET         0                    
#define AXI1_W_PRIORITY_WIDTH          3                    
#define AXI2_CMDFIFO_LOG2_DEPTH_ADDR   5                    
#define AXI2_CMDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI2_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI2_FIFO_TYPE_REG_ADDR        153                  
#define AXI2_FIFO_TYPE_REG_OFFSET      8                    
#define AXI2_FIFO_TYPE_REG_WIDTH       2                    
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_ADDR 152                  
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI2_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI2_PORT_ORDERING_ADDR        174                  
#define AXI2_PORT_ORDERING_OFFSET      16                   
#define AXI2_PORT_ORDERING_WIDTH       4                    
#define AXI2_PRIORITY0_RELATIVE_PRIORITY_ADDR 172                  
#define AXI2_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI2_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY1_RELATIVE_PRIORITY_ADDR 172                  
#define AXI2_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI2_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY2_RELATIVE_PRIORITY_ADDR 173                  
#define AXI2_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI2_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY3_RELATIVE_PRIORITY_ADDR 173                  
#define AXI2_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI2_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY4_RELATIVE_PRIORITY_ADDR 173                  
#define AXI2_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI2_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY5_RELATIVE_PRIORITY_ADDR 173                  
#define AXI2_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI2_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY6_RELATIVE_PRIORITY_ADDR 174                  
#define AXI2_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI2_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY7_RELATIVE_PRIORITY_ADDR 174                  
#define AXI2_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI2_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI2_PRIORITY_RELAX_ADDR       175                  
#define AXI2_PRIORITY_RELAX_OFFSET     0                    
#define AXI2_PRIORITY_RELAX_WIDTH      10                   
#define AXI2_RDFIFO_LOG2_DEPTH_ADDR    5                    
#define AXI2_RDFIFO_LOG2_DEPTH_OFFSET  24                   
#define AXI2_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI2_R_PRIORITY_ADDR           152                  
#define AXI2_R_PRIORITY_OFFSET         24                   
#define AXI2_R_PRIORITY_WIDTH          3                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_ADDR 6                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI2_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 6                    
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_ADDR  6                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_OFFSET 0                    
#define AXI2_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI2_W_PRIORITY_ADDR           153                  
#define AXI2_W_PRIORITY_OFFSET         0                    
#define AXI2_W_PRIORITY_WIDTH          3                    
#define AXI3_CMDFIFO_LOG2_DEPTH_ADDR   6                    
#define AXI3_CMDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI3_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI3_FIFO_TYPE_REG_ADDR        154                  
#define AXI3_FIFO_TYPE_REG_OFFSET      8                    
#define AXI3_FIFO_TYPE_REG_WIDTH       2                    
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_ADDR 153                  
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI3_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI3_PORT_ORDERING_ADDR        177                  
#define AXI3_PORT_ORDERING_OFFSET      16                   
#define AXI3_PORT_ORDERING_WIDTH       4                    
#define AXI3_PRIORITY0_RELATIVE_PRIORITY_ADDR 175                  
#define AXI3_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI3_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY1_RELATIVE_PRIORITY_ADDR 175                  
#define AXI3_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI3_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY2_RELATIVE_PRIORITY_ADDR 176                  
#define AXI3_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI3_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY3_RELATIVE_PRIORITY_ADDR 176                  
#define AXI3_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI3_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY4_RELATIVE_PRIORITY_ADDR 176                  
#define AXI3_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI3_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY5_RELATIVE_PRIORITY_ADDR 176                  
#define AXI3_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI3_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY6_RELATIVE_PRIORITY_ADDR 177                  
#define AXI3_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI3_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY7_RELATIVE_PRIORITY_ADDR 177                  
#define AXI3_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI3_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI3_PRIORITY_RELAX_ADDR       178                  
#define AXI3_PRIORITY_RELAX_OFFSET     0                    
#define AXI3_PRIORITY_RELAX_WIDTH      10                   
#define AXI3_RDFIFO_LOG2_DEPTH_ADDR    7                    
#define AXI3_RDFIFO_LOG2_DEPTH_OFFSET  0                    
#define AXI3_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI3_R_PRIORITY_ADDR           153                  
#define AXI3_R_PRIORITY_OFFSET         24                   
#define AXI3_R_PRIORITY_WIDTH          3                    
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_ADDR 7                    
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI3_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 7                    
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_ADDR  7                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_OFFSET 8                    
#define AXI3_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI3_W_PRIORITY_ADDR           154                  
#define AXI3_W_PRIORITY_OFFSET         0                    
#define AXI3_W_PRIORITY_WIDTH          3                    
#define AXI4_CMDFIFO_LOG2_DEPTH_ADDR   8                    
#define AXI4_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI4_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI4_FIFO_TYPE_REG_ADDR        155                  
#define AXI4_FIFO_TYPE_REG_OFFSET      8                    
#define AXI4_FIFO_TYPE_REG_WIDTH       2                    
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_ADDR 154                  
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI4_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI4_PORT_ORDERING_ADDR        180                  
#define AXI4_PORT_ORDERING_OFFSET      16                   
#define AXI4_PORT_ORDERING_WIDTH       4                    
#define AXI4_PRIORITY0_RELATIVE_PRIORITY_ADDR 178                  
#define AXI4_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI4_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY1_RELATIVE_PRIORITY_ADDR 178                  
#define AXI4_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI4_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY2_RELATIVE_PRIORITY_ADDR 179                  
#define AXI4_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI4_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY3_RELATIVE_PRIORITY_ADDR 179                  
#define AXI4_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI4_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY4_RELATIVE_PRIORITY_ADDR 179                  
#define AXI4_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI4_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY5_RELATIVE_PRIORITY_ADDR 179                  
#define AXI4_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI4_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY6_RELATIVE_PRIORITY_ADDR 180                  
#define AXI4_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI4_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY7_RELATIVE_PRIORITY_ADDR 180                  
#define AXI4_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI4_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI4_PRIORITY_RELAX_ADDR       181                  
#define AXI4_PRIORITY_RELAX_OFFSET     0                    
#define AXI4_PRIORITY_RELAX_WIDTH      10                   
#define AXI4_RDFIFO_LOG2_DEPTH_ADDR    8                    
#define AXI4_RDFIFO_LOG2_DEPTH_OFFSET  8                    
#define AXI4_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI4_R_PRIORITY_ADDR           154                  
#define AXI4_R_PRIORITY_OFFSET         24                   
#define AXI4_R_PRIORITY_WIDTH          3                    
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_ADDR 8                    
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI4_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 9                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI4_WR_ARRAY_LOG2_DEPTH_ADDR  8                    
#define AXI4_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI4_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI4_W_PRIORITY_ADDR           155                  
#define AXI4_W_PRIORITY_OFFSET         0                    
#define AXI4_W_PRIORITY_WIDTH          3                    
#define AXI5_CMDFIFO_LOG2_DEPTH_ADDR   9                    
#define AXI5_CMDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI5_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI5_FIFO_TYPE_REG_ADDR        156                  
#define AXI5_FIFO_TYPE_REG_OFFSET      8                    
#define AXI5_FIFO_TYPE_REG_WIDTH       2                    
#define AXI5_FIXED_PORT_PRIORITY_ENABLE_ADDR 155                  
#define AXI5_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI5_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI5_PORT_ORDERING_ADDR        183                  
#define AXI5_PORT_ORDERING_OFFSET      16                   
#define AXI5_PORT_ORDERING_WIDTH       4                    
#define AXI5_PRIORITY0_RELATIVE_PRIORITY_ADDR 181                  
#define AXI5_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI5_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY1_RELATIVE_PRIORITY_ADDR 181                  
#define AXI5_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI5_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY2_RELATIVE_PRIORITY_ADDR 182                  
#define AXI5_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI5_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY3_RELATIVE_PRIORITY_ADDR 182                  
#define AXI5_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI5_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY4_RELATIVE_PRIORITY_ADDR 182                  
#define AXI5_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI5_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY5_RELATIVE_PRIORITY_ADDR 182                  
#define AXI5_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI5_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY6_RELATIVE_PRIORITY_ADDR 183                  
#define AXI5_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI5_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY7_RELATIVE_PRIORITY_ADDR 183                  
#define AXI5_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI5_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI5_PRIORITY_RELAX_ADDR       184                  
#define AXI5_PRIORITY_RELAX_OFFSET     0                    
#define AXI5_PRIORITY_RELAX_WIDTH      10                   
#define AXI5_RDFIFO_LOG2_DEPTH_ADDR    9                    
#define AXI5_RDFIFO_LOG2_DEPTH_OFFSET  16                   
#define AXI5_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI5_R_PRIORITY_ADDR           155                  
#define AXI5_R_PRIORITY_OFFSET         24                   
#define AXI5_R_PRIORITY_WIDTH          3                    
#define AXI5_TRANS_WRFIFO_LOG2_DEPTH_ADDR 10                   
#define AXI5_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI5_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 10                   
#define AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI5_WR_ARRAY_LOG2_DEPTH_ADDR  9                    
#define AXI5_WR_ARRAY_LOG2_DEPTH_OFFSET 24                   
#define AXI5_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI5_W_PRIORITY_ADDR           156                  
#define AXI5_W_PRIORITY_OFFSET         0                    
#define AXI5_W_PRIORITY_WIDTH          3                    
#define AXI6_CMDFIFO_LOG2_DEPTH_ADDR   10                   
#define AXI6_CMDFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI6_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI6_FIFO_TYPE_REG_ADDR        157                  
#define AXI6_FIFO_TYPE_REG_OFFSET      8                    
#define AXI6_FIFO_TYPE_REG_WIDTH       2                    
#define AXI6_FIXED_PORT_PRIORITY_ENABLE_ADDR 156                  
#define AXI6_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI6_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI6_PORT_ORDERING_ADDR        186                  
#define AXI6_PORT_ORDERING_OFFSET      16                   
#define AXI6_PORT_ORDERING_WIDTH       4                    
#define AXI6_PRIORITY0_RELATIVE_PRIORITY_ADDR 184                  
#define AXI6_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI6_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY1_RELATIVE_PRIORITY_ADDR 184                  
#define AXI6_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI6_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY2_RELATIVE_PRIORITY_ADDR 185                  
#define AXI6_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI6_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY3_RELATIVE_PRIORITY_ADDR 185                  
#define AXI6_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI6_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY4_RELATIVE_PRIORITY_ADDR 185                  
#define AXI6_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI6_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY5_RELATIVE_PRIORITY_ADDR 185                  
#define AXI6_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI6_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY6_RELATIVE_PRIORITY_ADDR 186                  
#define AXI6_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI6_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY7_RELATIVE_PRIORITY_ADDR 186                  
#define AXI6_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI6_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI6_PRIORITY_RELAX_ADDR       187                  
#define AXI6_PRIORITY_RELAX_OFFSET     0                    
#define AXI6_PRIORITY_RELAX_WIDTH      10                   
#define AXI6_RDFIFO_LOG2_DEPTH_ADDR    10                   
#define AXI6_RDFIFO_LOG2_DEPTH_OFFSET  24                   
#define AXI6_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI6_R_PRIORITY_ADDR           156                  
#define AXI6_R_PRIORITY_OFFSET         24                   
#define AXI6_R_PRIORITY_WIDTH          3                    
#define AXI6_TRANS_WRFIFO_LOG2_DEPTH_ADDR 11                   
#define AXI6_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI6_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 11                   
#define AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI6_WR_ARRAY_LOG2_DEPTH_ADDR  11                   
#define AXI6_WR_ARRAY_LOG2_DEPTH_OFFSET 0                    
#define AXI6_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI6_W_PRIORITY_ADDR           157                  
#define AXI6_W_PRIORITY_OFFSET         0                    
#define AXI6_W_PRIORITY_WIDTH          3                    
#define AXI7_CMDFIFO_LOG2_DEPTH_ADDR   11                   
#define AXI7_CMDFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI7_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI7_FIFO_TYPE_REG_ADDR        158                  
#define AXI7_FIFO_TYPE_REG_OFFSET      8                    
#define AXI7_FIFO_TYPE_REG_WIDTH       2                    
#define AXI7_FIXED_PORT_PRIORITY_ENABLE_ADDR 157                  
#define AXI7_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI7_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI7_PORT_ORDERING_ADDR        189                  
#define AXI7_PORT_ORDERING_OFFSET      16                   
#define AXI7_PORT_ORDERING_WIDTH       4                    
#define AXI7_PRIORITY0_RELATIVE_PRIORITY_ADDR 187                  
#define AXI7_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI7_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY1_RELATIVE_PRIORITY_ADDR 187                  
#define AXI7_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI7_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY2_RELATIVE_PRIORITY_ADDR 188                  
#define AXI7_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI7_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY3_RELATIVE_PRIORITY_ADDR 188                  
#define AXI7_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI7_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY4_RELATIVE_PRIORITY_ADDR 188                  
#define AXI7_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI7_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY5_RELATIVE_PRIORITY_ADDR 188                  
#define AXI7_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI7_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY6_RELATIVE_PRIORITY_ADDR 189                  
#define AXI7_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI7_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY7_RELATIVE_PRIORITY_ADDR 189                  
#define AXI7_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI7_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI7_PRIORITY_RELAX_ADDR       190                  
#define AXI7_PRIORITY_RELAX_OFFSET     0                    
#define AXI7_PRIORITY_RELAX_WIDTH      10                   
#define AXI7_RDFIFO_LOG2_DEPTH_ADDR    12                   
#define AXI7_RDFIFO_LOG2_DEPTH_OFFSET  0                    
#define AXI7_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI7_R_PRIORITY_ADDR           157                  
#define AXI7_R_PRIORITY_OFFSET         24                   
#define AXI7_R_PRIORITY_WIDTH          3                    
#define AXI7_TRANS_WRFIFO_LOG2_DEPTH_ADDR 12                   
#define AXI7_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 16                   
#define AXI7_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 12                   
#define AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI7_WR_ARRAY_LOG2_DEPTH_ADDR  12                   
#define AXI7_WR_ARRAY_LOG2_DEPTH_OFFSET 8                    
#define AXI7_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI7_W_PRIORITY_ADDR           158                  
#define AXI7_W_PRIORITY_OFFSET         0                    
#define AXI7_W_PRIORITY_WIDTH          3                    
#define AXI8_CMDFIFO_LOG2_DEPTH_ADDR   13                   
#define AXI8_CMDFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI8_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI8_FIFO_TYPE_REG_ADDR        159                  
#define AXI8_FIFO_TYPE_REG_OFFSET      8                    
#define AXI8_FIFO_TYPE_REG_WIDTH       2                    
#define AXI8_FIXED_PORT_PRIORITY_ENABLE_ADDR 158                  
#define AXI8_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI8_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI8_PORT_ORDERING_ADDR        192                  
#define AXI8_PORT_ORDERING_OFFSET      16                   
#define AXI8_PORT_ORDERING_WIDTH       4                    
#define AXI8_PRIORITY0_RELATIVE_PRIORITY_ADDR 190                  
#define AXI8_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI8_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY1_RELATIVE_PRIORITY_ADDR 190                  
#define AXI8_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI8_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY2_RELATIVE_PRIORITY_ADDR 191                  
#define AXI8_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI8_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY3_RELATIVE_PRIORITY_ADDR 191                  
#define AXI8_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI8_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY4_RELATIVE_PRIORITY_ADDR 191                  
#define AXI8_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI8_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY5_RELATIVE_PRIORITY_ADDR 191                  
#define AXI8_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI8_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY6_RELATIVE_PRIORITY_ADDR 192                  
#define AXI8_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI8_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY7_RELATIVE_PRIORITY_ADDR 192                  
#define AXI8_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI8_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI8_PRIORITY_RELAX_ADDR       193                  
#define AXI8_PRIORITY_RELAX_OFFSET     0                    
#define AXI8_PRIORITY_RELAX_WIDTH      10                   
#define AXI8_RDFIFO_LOG2_DEPTH_ADDR    13                   
#define AXI8_RDFIFO_LOG2_DEPTH_OFFSET  8                    
#define AXI8_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI8_R_PRIORITY_ADDR           158                  
#define AXI8_R_PRIORITY_OFFSET         24                   
#define AXI8_R_PRIORITY_WIDTH          3                    
#define AXI8_TRANS_WRFIFO_LOG2_DEPTH_ADDR 13                   
#define AXI8_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 24                   
#define AXI8_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 14                   
#define AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI8_WR_ARRAY_LOG2_DEPTH_ADDR  13                   
#define AXI8_WR_ARRAY_LOG2_DEPTH_OFFSET 16                   
#define AXI8_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI8_W_PRIORITY_ADDR           159                  
#define AXI8_W_PRIORITY_OFFSET         0                    
#define AXI8_W_PRIORITY_WIDTH          3                    
#define AXI9_CMDFIFO_LOG2_DEPTH_ADDR   14                   
#define AXI9_CMDFIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI9_CMDFIFO_LOG2_DEPTH_WIDTH  8                    
#define AXI9_FIFO_TYPE_REG_ADDR        160                  
#define AXI9_FIFO_TYPE_REG_OFFSET      8                    
#define AXI9_FIFO_TYPE_REG_WIDTH       2                    
#define AXI9_FIXED_PORT_PRIORITY_ENABLE_ADDR 159                  
#define AXI9_FIXED_PORT_PRIORITY_ENABLE_OFFSET 16                   
#define AXI9_FIXED_PORT_PRIORITY_ENABLE_WIDTH 1                    
#define AXI9_PORT_ORDERING_ADDR        195                  
#define AXI9_PORT_ORDERING_OFFSET      16                   
#define AXI9_PORT_ORDERING_WIDTH       4                    
#define AXI9_PRIORITY0_RELATIVE_PRIORITY_ADDR 193                  
#define AXI9_PRIORITY0_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI9_PRIORITY0_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY1_RELATIVE_PRIORITY_ADDR 193                  
#define AXI9_PRIORITY1_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI9_PRIORITY1_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY2_RELATIVE_PRIORITY_ADDR 194                  
#define AXI9_PRIORITY2_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI9_PRIORITY2_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY3_RELATIVE_PRIORITY_ADDR 194                  
#define AXI9_PRIORITY3_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI9_PRIORITY3_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY4_RELATIVE_PRIORITY_ADDR 194                  
#define AXI9_PRIORITY4_RELATIVE_PRIORITY_OFFSET 16                   
#define AXI9_PRIORITY4_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY5_RELATIVE_PRIORITY_ADDR 194                  
#define AXI9_PRIORITY5_RELATIVE_PRIORITY_OFFSET 24                   
#define AXI9_PRIORITY5_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY6_RELATIVE_PRIORITY_ADDR 195                  
#define AXI9_PRIORITY6_RELATIVE_PRIORITY_OFFSET 0                    
#define AXI9_PRIORITY6_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY7_RELATIVE_PRIORITY_ADDR 195                  
#define AXI9_PRIORITY7_RELATIVE_PRIORITY_OFFSET 8                    
#define AXI9_PRIORITY7_RELATIVE_PRIORITY_WIDTH 4                    
#define AXI9_PRIORITY_RELAX_ADDR       196                  
#define AXI9_PRIORITY_RELAX_OFFSET     0                    
#define AXI9_PRIORITY_RELAX_WIDTH      10                   
#define AXI9_RDFIFO_LOG2_DEPTH_ADDR    14                   
#define AXI9_RDFIFO_LOG2_DEPTH_OFFSET  16                   
#define AXI9_RDFIFO_LOG2_DEPTH_WIDTH   8                    
#define AXI9_R_PRIORITY_ADDR           159                  
#define AXI9_R_PRIORITY_OFFSET         24                   
#define AXI9_R_PRIORITY_WIDTH          3                    
#define AXI9_TRANS_WRFIFO_LOG2_DEPTH_ADDR 15                   
#define AXI9_TRANS_WRFIFO_LOG2_DEPTH_OFFSET 0                    
#define AXI9_TRANS_WRFIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH_ADDR 15                   
#define AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH_OFFSET 8                    
#define AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH_WIDTH 8                    
#define AXI9_WR_ARRAY_LOG2_DEPTH_ADDR  14                   
#define AXI9_WR_ARRAY_LOG2_DEPTH_OFFSET 24                   
#define AXI9_WR_ARRAY_LOG2_DEPTH_WIDTH 8                    
#define AXI9_W_PRIORITY_ADDR           160                  
#define AXI9_W_PRIORITY_OFFSET         0                    
#define AXI9_W_PRIORITY_WIDTH          3                    
#define AXI_ALIGNED_STROBE_DISABLE_ADDR 165                  
#define AXI_ALIGNED_STROBE_DISABLE_OFFSET 16                   
#define AXI_ALIGNED_STROBE_DISABLE_WIDTH 15                   
#define BANK_ADDR_INTLV_EN_ADDR        108                  
#define BANK_ADDR_INTLV_EN_OFFSET      8                    
#define BANK_ADDR_INTLV_EN_WIDTH       1                    
#define BANK_DIFF_ADDR                 107                  
#define BANK_DIFF_OFFSET               8                    
#define BANK_DIFF_WIDTH                2                    
#define BANK_SPLIT_EN_ADDR             109                  
#define BANK_SPLIT_EN_OFFSET           24                   
#define BANK_SPLIT_EN_WIDTH            1                    
#define BANK_START_BIT_ADDR            108                  
#define BANK_START_BIT_OFFSET          0                    
#define BANK_START_BIT_WIDTH           5                    
#define BG_ROTATE_EN_ADDR              115                  
#define BG_ROTATE_EN_OFFSET            24                   
#define BG_ROTATE_EN_WIDTH             1                    
#define BSTLEN_ADDR                    46                   
#define BSTLEN_OFFSET                  8                    
#define BSTLEN_WIDTH                   3                    
#define BURST_ON_FLY_BIT_ADDR          112                  
#define BURST_ON_FLY_BIT_OFFSET        8                    
#define BURST_ON_FLY_BIT_WIDTH         4                    
#define CASLAT_LIN_F0_ADDR             27                   
#define CASLAT_LIN_F0_OFFSET           0                    
#define CASLAT_LIN_F0_WIDTH            6                    
#define CASLAT_LIN_F1_ADDR             29                   
#define CASLAT_LIN_F1_OFFSET           16                   
#define CASLAT_LIN_F1_WIDTH            6                    
#define CA_PARITY_ERROR_ADDR           49                   
#define CA_PARITY_ERROR_OFFSET         0                    
#define CA_PARITY_ERROR_WIDTH          1                    
#define CA_PARITY_ERROR_CTL_ADDR       49                   
#define CA_PARITY_ERROR_CTL_OFFSET     16                   
#define CA_PARITY_ERROR_CTL_WIDTH      3                    
#define CA_PARITY_ERROR_INJECT_ADDR    48                   
#define CA_PARITY_ERROR_INJECT_OFFSET  0                    
#define CA_PARITY_ERROR_INJECT_WIDTH   25                   
#define CA_PARITY_ERROR_RESUME_ADDR    49                   
#define CA_PARITY_ERROR_RESUME_OFFSET  8                    
#define CA_PARITY_ERROR_RESUME_WIDTH   3                    
#define CA_PARITY_LAT_F0_ADDR          27                   
#define CA_PARITY_LAT_F0_OFFSET        24                   
#define CA_PARITY_LAT_F0_WIDTH         4                    
#define CA_PARITY_LAT_F1_ADDR          30                   
#define CA_PARITY_LAT_F1_OFFSET        8                    
#define CA_PARITY_LAT_F1_WIDTH         4                    
#define CKE_DELAY_ADDR                 58                   
#define CKE_DELAY_OFFSET               24                   
#define CKE_DELAY_WIDTH                3                    
#define CKE_INACTIVE_ADDR              25                   
#define CKE_INACTIVE_OFFSET            0                    
#define CKE_INACTIVE_WIDTH             32                   
#define CKE_STATUS_ADDR                211                  
#define CKE_STATUS_OFFSET              16                   
#define CKE_STATUS_WIDTH               1                    
#define CKSRE_F0_ADDR                  59                   
#define CKSRE_F0_OFFSET                8                    
#define CKSRE_F0_WIDTH                 8                    
#define CKSRE_F1_ADDR                  59                   
#define CKSRE_F1_OFFSET                24                   
#define CKSRE_F1_WIDTH                 8                    
#define CKSRX_F0_ADDR                  59                   
#define CKSRX_F0_OFFSET                16                   
#define CKSRX_F0_WIDTH                 8                    
#define CKSRX_F1_ADDR                  60                   
#define CKSRX_F1_OFFSET                0                    
#define CKSRX_F1_WIDTH                 8                    
#define COL_DIFF_ADDR                  107                  
#define COL_DIFF_OFFSET                24                   
#define COL_DIFF_WIDTH                 4                    
#define COMMAND_AGE_COUNT_ADDR         109                  
#define COMMAND_AGE_COUNT_OFFSET       0                    
#define COMMAND_AGE_COUNT_WIDTH        8                    
#define CONCURRENTAP_ADDR              45                   
#define CONCURRENTAP_OFFSET            8                    
#define CONCURRENTAP_WIDTH             1                    
#define CONTROLLER_BUSY_ADDR           113                  
#define CONTROLLER_BUSY_OFFSET         24                   
#define CONTROLLER_BUSY_WIDTH          1                    
#define CTRLUPD_REQ_ADDR               114                  
#define CTRLUPD_REQ_OFFSET             0                    
#define CTRLUPD_REQ_WIDTH              1                    
#define CTRLUPD_REQ_PER_AREF_EN_ADDR   114                  
#define CTRLUPD_REQ_PER_AREF_EN_OFFSET 8                    
#define CTRLUPD_REQ_PER_AREF_EN_WIDTH  1                    
#define CURRENT_REG_COPY_ADDR          65                   
#define CURRENT_REG_COPY_OFFSET        16                   
#define CURRENT_REG_COPY_WIDTH         1                    
#define DFI_ERROR_ADDR                 115                  
#define DFI_ERROR_OFFSET               0                    
#define DFI_ERROR_WIDTH                4                    
#define DFI_ERROR_INFO_ADDR            115                  
#define DFI_ERROR_INFO_OFFSET          8                    
#define DFI_ERROR_INFO_WIDTH           16                   
#define DFI_PHY_RDLVL_GATE_MODE_ADDR   140                  
#define DFI_PHY_RDLVL_GATE_MODE_OFFSET 0                    
#define DFI_PHY_RDLVL_GATE_MODE_WIDTH  1                    
#define DFI_PHY_RDLVL_MODE_ADDR        139                  
#define DFI_PHY_RDLVL_MODE_OFFSET      24                   
#define DFI_PHY_RDLVL_MODE_WIDTH       1                    
#define DFI_PHY_WRLVL_MODE_ADDR        129                  
#define DFI_PHY_WRLVL_MODE_OFFSET      16                   
#define DFI_PHY_WRLVL_MODE_WIDTH       1                    
#define DFS_PHY_REG_WRITE_ADDR_ADDR    66                   
#define DFS_PHY_REG_WRITE_ADDR_OFFSET  0                    
#define DFS_PHY_REG_WRITE_ADDR_WIDTH   32                   
#define DFS_PHY_REG_WRITE_DATA_F0_ADDR 67                   
#define DFS_PHY_REG_WRITE_DATA_F0_OFFSET 0                    
#define DFS_PHY_REG_WRITE_DATA_F0_WIDTH 32                   
#define DFS_PHY_REG_WRITE_DATA_F1_ADDR 68                   
#define DFS_PHY_REG_WRITE_DATA_F1_OFFSET 0                    
#define DFS_PHY_REG_WRITE_DATA_F1_WIDTH 32                   
#define DFS_PHY_REG_WRITE_EN_ADDR      65                   
#define DFS_PHY_REG_WRITE_EN_OFFSET    24                   
#define DFS_PHY_REG_WRITE_EN_WIDTH     1                    
#define DFS_PHY_REG_WRITE_MASK_ADDR    69                   
#define DFS_PHY_REG_WRITE_MASK_OFFSET  0                    
#define DFS_PHY_REG_WRITE_MASK_WIDTH   4                    
#define DISABLE_RD_INTERLEAVE_ADDR     111                  
#define DISABLE_RD_INTERLEAVE_OFFSET   24                   
#define DISABLE_RD_INTERLEAVE_WIDTH    1                    
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_ADDR 111                  
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_OFFSET 0                    
#define DISABLE_RW_GROUP_W_BNK_CONFLICT_WIDTH 2                    
#define DLL_RST_ADJ_DLY_ADDR           212                  
#define DLL_RST_ADJ_DLY_OFFSET         16                   
#define DLL_RST_ADJ_DLY_WIDTH          8                    
#define DLL_RST_DELAY_ADDR             212                  
#define DLL_RST_DELAY_OFFSET           0                    
#define DLL_RST_DELAY_WIDTH            16                   
#define DRAM_CLASS_ADDR                0                    
#define DRAM_CLASS_OFFSET              8                    
#define DRAM_CLASS_WIDTH               4                    
#define DRAM_CLK_DISABLE_ADDR          214                  
#define DRAM_CLK_DISABLE_OFFSET        0                    
#define DRAM_CLK_DISABLE_WIDTH         1                    
#define ECC_C_ADDR_ADDR                98                   
#define ECC_C_ADDR_OFFSET              0                    
#define ECC_C_ADDR_WIDTH               32                   
#define ECC_C_DATA_ADDR                100                  
#define ECC_C_DATA_OFFSET              0                    
#define ECC_C_DATA_WIDTH               32                   
#define ECC_C_ID_ADDR                  101                  
#define ECC_C_ID_OFFSET                16                   
#define ECC_C_ID_WIDTH                 14                   
#define ECC_C_SYND_ADDR                99                   
#define ECC_C_SYND_OFFSET              0                    
#define ECC_C_SYND_WIDTH               7                    
#define ECC_DISABLE_W_UC_ERR_ADDR      94                   
#define ECC_DISABLE_W_UC_ERR_OFFSET    24                   
#define ECC_DISABLE_W_UC_ERR_WIDTH     1                    
#define ECC_EN_ADDR                    93                   
#define ECC_EN_OFFSET                  24                   
#define ECC_EN_WIDTH                   1                    
#define ECC_U_ADDR_ADDR                95                   
#define ECC_U_ADDR_OFFSET              0                    
#define ECC_U_ADDR_WIDTH               32                   
#define ECC_U_DATA_ADDR                97                   
#define ECC_U_DATA_OFFSET              0                    
#define ECC_U_DATA_WIDTH               32                   
#define ECC_U_ID_ADDR                  101                  
#define ECC_U_ID_OFFSET                0                    
#define ECC_U_ID_WIDTH                 14                   
#define ECC_U_SYND_ADDR                96                   
#define ECC_U_SYND_OFFSET              0                    
#define ECC_U_SYND_WIDTH               7                    
#define ENABLE_QUICK_SREFRESH_ADDR     58                   
#define ENABLE_QUICK_SREFRESH_OFFSET   16                   
#define ENABLE_QUICK_SREFRESH_WIDTH    1                    
#define FREQ_CHANGE_DLL_OFF_ADDR       63                   
#define FREQ_CHANGE_DLL_OFF_OFFSET     16                   
#define FREQ_CHANGE_DLL_OFF_WIDTH      2                    
#define FREQ_CHANGE_ENABLE_ADDR        63                   
#define FREQ_CHANGE_ENABLE_OFFSET      8                    
#define FREQ_CHANGE_ENABLE_WIDTH       1                    
#define FWC_ADDR                       94                   
#define FWC_OFFSET                     0                    
#define FWC_WIDTH                      1                    
#define INHIBIT_DRAM_CMD_ADDR          112                  
#define INHIBIT_DRAM_CMD_OFFSET        0                    
#define INHIBIT_DRAM_CMD_WIDTH         1                    
#define INT_ACK_ADDR                   117                  
#define INT_ACK_OFFSET                 0                    
#define INT_ACK_WIDTH                  27                   
#define INT_MASK_ADDR                  118                  
#define INT_MASK_OFFSET                0                    
#define INT_MASK_WIDTH                 28                   
#define INT_STATUS_ADDR                116                  
#define INT_STATUS_OFFSET              0                    
#define INT_STATUS_WIDTH               28                   
#define IN_ORDER_ACCEPT_ADDR           113                  
#define IN_ORDER_ACCEPT_OFFSET         8                    
#define IN_ORDER_ACCEPT_WIDTH          1                    
#define LONG_COUNT_MASK_ADDR           102                  
#define LONG_COUNT_MASK_OFFSET         0                    
#define LONG_COUNT_MASK_WIDTH          5                    
#define LOWPOWER_REFRESH_ENABLE_ADDR   59                   
#define LOWPOWER_REFRESH_ENABLE_OFFSET 0                    
#define LOWPOWER_REFRESH_ENABLE_WIDTH  1                    
#define LP_ARB_STATE_ADDR              60                   
#define LP_ARB_STATE_OFFSET            24                   
#define LP_ARB_STATE_WIDTH             4                    
#define LP_AUTO_ENTRY_EN_ADDR          61                   
#define LP_AUTO_ENTRY_EN_OFFSET        0                    
#define LP_AUTO_ENTRY_EN_WIDTH         3                    
#define LP_AUTO_EXIT_EN_ADDR           61                   
#define LP_AUTO_EXIT_EN_OFFSET         8                    
#define LP_AUTO_EXIT_EN_WIDTH          3                    
#define LP_AUTO_MEM_GATE_EN_ADDR       61                   
#define LP_AUTO_MEM_GATE_EN_OFFSET     16                   
#define LP_AUTO_MEM_GATE_EN_WIDTH      2                    
#define LP_AUTO_PD_IDLE_ADDR           62                   
#define LP_AUTO_PD_IDLE_OFFSET         0                    
#define LP_AUTO_PD_IDLE_WIDTH          12                   
#define LP_AUTO_SR_IDLE_ADDR           62                   
#define LP_AUTO_SR_IDLE_OFFSET         16                   
#define LP_AUTO_SR_IDLE_WIDTH          8                    
#define LP_AUTO_SR_MC_GATE_IDLE_ADDR   62                   
#define LP_AUTO_SR_MC_GATE_IDLE_OFFSET 24                   
#define LP_AUTO_SR_MC_GATE_IDLE_WIDTH  8                    
#define LP_CMD_ADDR                    60                   
#define LP_CMD_OFFSET                  8                    
#define LP_CMD_WIDTH                   8                    
#define LP_STATE_ADDR                  60                   
#define LP_STATE_OFFSET                16                   
#define LP_STATE_WIDTH                 6                    
#define MAX_COL_REG_ADDR               1                    
#define MAX_COL_REG_OFFSET             8                    
#define MAX_COL_REG_WIDTH              4                    
#define MAX_CS_REG_ADDR                1                    
#define MAX_CS_REG_OFFSET              16                   
#define MAX_CS_REG_WIDTH               1                    
#define MAX_ROW_REG_ADDR               1                    
#define MAX_ROW_REG_OFFSET             0                    
#define MAX_ROW_REG_WIDTH              5                    
#define MEMDATA_RATIO_0_ADDR           112                  
#define MEMDATA_RATIO_0_OFFSET         24                   
#define MEMDATA_RATIO_0_WIDTH          3                    
#define MEM_RST_VALID_ADDR             211                  
#define MEM_RST_VALID_OFFSET           24                   
#define MEM_RST_VALID_WIDTH            1                    
#define MPRR_DATA_0_ADDR               72                   
#define MPRR_DATA_0_OFFSET             0                    
#define MPRR_DATA_0_WIDTH              40                   
#define MPRR_DATA_1_ADDR               74                   
#define MPRR_DATA_1_OFFSET             0                    
#define MPRR_DATA_1_WIDTH              40                   
#define MPRR_DATA_2_ADDR               76                   
#define MPRR_DATA_2_OFFSET             0                    
#define MPRR_DATA_2_WIDTH              40                   
#define MPRR_DATA_3_ADDR               78                   
#define MPRR_DATA_3_OFFSET             0                    
#define MPRR_DATA_3_WIDTH              40                   
#define MR0_DATA_F0_0_ADDR             79                   
#define MR0_DATA_F0_0_OFFSET           8                    
#define MR0_DATA_F0_0_WIDTH            17                   
#define MR0_DATA_F1_0_ADDR             82                   
#define MR0_DATA_F1_0_OFFSET           0                    
#define MR0_DATA_F1_0_WIDTH            17                   
#define MR1_DATA_F0_0_ADDR             80                   
#define MR1_DATA_F0_0_OFFSET           0                    
#define MR1_DATA_F0_0_WIDTH            17                   
#define MR1_DATA_F1_0_ADDR             83                   
#define MR1_DATA_F1_0_OFFSET           0                    
#define MR1_DATA_F1_0_WIDTH            17                   
#define MR2_DATA_F0_0_ADDR             81                   
#define MR2_DATA_F0_0_OFFSET           0                    
#define MR2_DATA_F0_0_WIDTH            17                   
#define MR2_DATA_F1_0_ADDR             84                   
#define MR2_DATA_F1_0_OFFSET           0                    
#define MR2_DATA_F1_0_WIDTH            17                   
#define MR3_DATA_F0_0_ADDR             86                   
#define MR3_DATA_F0_0_OFFSET           0                    
#define MR3_DATA_F0_0_WIDTH            17                   
#define MR3_DATA_F1_0_ADDR             87                   
#define MR3_DATA_F1_0_OFFSET           0                    
#define MR3_DATA_F1_0_WIDTH            17                   
#define MR4_DATA_F0_0_ADDR             88                   
#define MR4_DATA_F0_0_OFFSET           0                    
#define MR4_DATA_F0_0_WIDTH            17                   
#define MR4_DATA_F1_0_ADDR             89                   
#define MR4_DATA_F1_0_OFFSET           0                    
#define MR4_DATA_F1_0_WIDTH            17                   
#define MR4_DLL_RST_ADDR               71                   
#define MR4_DLL_RST_OFFSET             8                    
#define MR4_DLL_RST_WIDTH              1                    
#define MR5_DATA_F0_0_ADDR             90                   
#define MR5_DATA_F0_0_OFFSET           0                    
#define MR5_DATA_F0_0_WIDTH            17                   
#define MR5_DATA_F1_0_ADDR             91                   
#define MR5_DATA_F1_0_OFFSET           0                    
#define MR5_DATA_F1_0_WIDTH            17                   
#define MR6_DATA_F0_0_ADDR             92                   
#define MR6_DATA_F0_0_OFFSET           0                    
#define MR6_DATA_F0_0_WIDTH            17                   
#define MR6_DATA_F1_0_ADDR             93                   
#define MR6_DATA_F1_0_OFFSET           0                    
#define MR6_DATA_F1_0_WIDTH            17                   
#define MRSINGLE_DATA_0_ADDR           85                   
#define MRSINGLE_DATA_0_OFFSET         0                    
#define MRSINGLE_DATA_0_WIDTH          17                   
#define MRW_STATUS_ADDR                71                   
#define MRW_STATUS_OFFSET              0                    
#define MRW_STATUS_WIDTH               8                    
#define NUM_Q_ENTRIES_ACT_DISABLE_ADDR 111                  
#define NUM_Q_ENTRIES_ACT_DISABLE_OFFSET 8                    
#define NUM_Q_ENTRIES_ACT_DISABLE_WIDTH 4                    
#define ODT_EN_F0_ADDR                 123                  
#define ODT_EN_F0_OFFSET               16                   
#define ODT_EN_F0_WIDTH                1                    
#define ODT_EN_F1_ADDR                 123                  
#define ODT_EN_F1_OFFSET               24                   
#define ODT_EN_F1_WIDTH                1                    
#define OUT_OF_RANGE_ADDR_ADDR         119                  
#define OUT_OF_RANGE_ADDR_OFFSET       0                    
#define OUT_OF_RANGE_ADDR_WIDTH        32                   
#define OUT_OF_RANGE_LENGTH_ADDR       120                  
#define OUT_OF_RANGE_LENGTH_OFFSET     0                    
#define OUT_OF_RANGE_LENGTH_WIDTH      7                    
#define OUT_OF_RANGE_SOURCE_ID_ADDR    120                  
#define OUT_OF_RANGE_SOURCE_ID_OFFSET  16                   
#define OUT_OF_RANGE_SOURCE_ID_WIDTH   14                   
#define OUT_OF_RANGE_TYPE_ADDR         120                  
#define OUT_OF_RANGE_TYPE_OFFSET       8                    
#define OUT_OF_RANGE_TYPE_WIDTH        6                    
#define PLACEMENT_EN_ADDR              110                  
#define PLACEMENT_EN_OFFSET            0                    
#define PLACEMENT_EN_WIDTH             1                    
#define PORT_CMD_ERROR_ADDR_ADDR       121                  
#define PORT_CMD_ERROR_ADDR_OFFSET     0                    
#define PORT_CMD_ERROR_ADDR_WIDTH      32                   
#define PORT_CMD_ERROR_ID_ADDR         122                  
#define PORT_CMD_ERROR_ID_OFFSET       0                    
#define PORT_CMD_ERROR_ID_WIDTH        14                   
#define PORT_CMD_ERROR_TYPE_ADDR       122                  
#define PORT_CMD_ERROR_TYPE_OFFSET     16                   
#define PORT_CMD_ERROR_TYPE_WIDTH      2                    
#define PREAMBLE_SUPPORT_ADDR          114                  
#define PREAMBLE_SUPPORT_OFFSET        16                   
#define PREAMBLE_SUPPORT_WIDTH         2                    
#define PRIORITY_EN_ADDR               110                  
#define PRIORITY_EN_OFFSET             8                    
#define PRIORITY_EN_WIDTH              1                    
#define PWRDN_SHIFT_DELAY_ADDR         63                   
#define PWRDN_SHIFT_DELAY_OFFSET       0                    
#define PWRDN_SHIFT_DELAY_WIDTH        8                    
#define PWRUP_SREFRESH_EXIT_ADDR       58                   
#define PWRUP_SREFRESH_EXIT_OFFSET     0                    
#define PWRUP_SREFRESH_EXIT_WIDTH      1                    
#define Q_FULLNESS_ADDR                113                  
#define Q_FULLNESS_OFFSET              0                    
#define Q_FULLNESS_WIDTH               4                    
#define R2R_SAMECS_DLY_ADDR            124                  
#define R2R_SAMECS_DLY_OFFSET          8                    
#define R2R_SAMECS_DLY_WIDTH           3                    
#define R2W_SAMECS_DLY_F0_ADDR         124                  
#define R2W_SAMECS_DLY_F0_OFFSET       16                   
#define R2W_SAMECS_DLY_F0_WIDTH        3                    
#define R2W_SAMECS_DLY_F1_ADDR         124                  
#define R2W_SAMECS_DLY_F1_OFFSET       24                   
#define R2W_SAMECS_DLY_F1_WIDTH        3                    
#define RDLAT_ADJ_F0_ADDR              220                  
#define RDLAT_ADJ_F0_OFFSET            0                    
#define RDLAT_ADJ_F0_WIDTH             7                    
#define RDLAT_ADJ_F1_ADDR              226                  
#define RDLAT_ADJ_F1_OFFSET            0                    
#define RDLAT_ADJ_F1_WIDTH             7                    
#define RDLVL_AREF_EN_ADDR             141                  
#define RDLVL_AREF_EN_OFFSET           8                    
#define RDLVL_AREF_EN_WIDTH            1                    
#define RDLVL_CS_ADDR                  131                  
#define RDLVL_CS_OFFSET                16                   
#define RDLVL_CS_WIDTH                 1                    
#define RDLVL_EN_ADDR                  233                  
#define RDLVL_EN_OFFSET                8                    
#define RDLVL_EN_WIDTH                 1                    
#define RDLVL_ERROR_STATUS_ADDR        235                  
#define RDLVL_ERROR_STATUS_OFFSET      0                    
#define RDLVL_ERROR_STATUS_WIDTH       2                    
#define RDLVL_FORMAT_0_ADDR            133                  
#define RDLVL_FORMAT_0_OFFSET          0                    
#define RDLVL_FORMAT_0_WIDTH           2                    
#define RDLVL_FORMAT_1_ADDR            135                  
#define RDLVL_FORMAT_1_OFFSET          0                    
#define RDLVL_FORMAT_1_WIDTH           2                    
#define RDLVL_FORMAT_2_ADDR            137                  
#define RDLVL_FORMAT_2_OFFSET          0                    
#define RDLVL_FORMAT_2_WIDTH           2                    
#define RDLVL_FORMAT_3_ADDR            139                  
#define RDLVL_FORMAT_3_OFFSET          0                    
#define RDLVL_FORMAT_3_WIDTH           2                    
#define RDLVL_GATE_EN_ADDR             233                  
#define RDLVL_GATE_EN_OFFSET           16                   
#define RDLVL_GATE_EN_WIDTH            1                    
#define RDLVL_GATE_INTERVAL_ADDR       236                  
#define RDLVL_GATE_INTERVAL_OFFSET     0                    
#define RDLVL_GATE_INTERVAL_WIDTH      16                   
#define RDLVL_GATE_ON_SREF_EXIT_ADDR   141                  
#define RDLVL_GATE_ON_SREF_EXIT_OFFSET 0                    
#define RDLVL_GATE_ON_SREF_EXIT_WIDTH  1                    
#define RDLVL_GATE_PERIODIC_ADDR       140                  
#define RDLVL_GATE_PERIODIC_OFFSET     24                   
#define RDLVL_GATE_PERIODIC_WIDTH      1                    
#define RDLVL_GATE_REQ_ADDR            131                  
#define RDLVL_GATE_REQ_OFFSET          8                    
#define RDLVL_GATE_REQ_WIDTH           1                    
#define RDLVL_GATE_SEQ_EN_ADDR         139                  
#define RDLVL_GATE_SEQ_EN_OFFSET       16                   
#define RDLVL_GATE_SEQ_EN_WIDTH        4                    
#define RDLVL_INTERVAL_ADDR            235                  
#define RDLVL_INTERVAL_OFFSET          8                    
#define RDLVL_INTERVAL_WIDTH           16                   
#define RDLVL_ON_SREF_EXIT_ADDR        140                  
#define RDLVL_ON_SREF_EXIT_OFFSET      16                   
#define RDLVL_ON_SREF_EXIT_WIDTH       1                    
#define RDLVL_PAT_0_ADDR               132                  
#define RDLVL_PAT_0_OFFSET             0                    
#define RDLVL_PAT_0_WIDTH              32                   
#define RDLVL_PAT_1_ADDR               134                  
#define RDLVL_PAT_1_OFFSET             0                    
#define RDLVL_PAT_1_WIDTH              32                   
#define RDLVL_PAT_2_ADDR               136                  
#define RDLVL_PAT_2_OFFSET             0                    
#define RDLVL_PAT_2_WIDTH              32                   
#define RDLVL_PAT_3_ADDR               138                  
#define RDLVL_PAT_3_OFFSET             0                    
#define RDLVL_PAT_3_WIDTH              32                   
#define RDLVL_PERIODIC_ADDR            140                  
#define RDLVL_PERIODIC_OFFSET          8                    
#define RDLVL_PERIODIC_WIDTH           1                    
#define RDLVL_REQ_ADDR                 131                  
#define RDLVL_REQ_OFFSET               0                    
#define RDLVL_REQ_WIDTH                1                    
#define RDLVL_RESP_MASK_ADDR           233                  
#define RDLVL_RESP_MASK_OFFSET         0                    
#define RDLVL_RESP_MASK_WIDTH          3                    
#define RDLVL_SEQ_EN_ADDR              139                  
#define RDLVL_SEQ_EN_OFFSET            8                    
#define RDLVL_SEQ_EN_WIDTH             4                    
#define RD_PREAMBLE_TRAINING_EN_ADDR   114                  
#define RD_PREAMBLE_TRAINING_EN_OFFSET 24                   
#define RD_PREAMBLE_TRAINING_EN_WIDTH  1                    
#define READ_DATA_FIFO_DEPTH_ADDR      1                    
#define READ_DATA_FIFO_DEPTH_OFFSET    24                   
#define READ_DATA_FIFO_DEPTH_WIDTH     8                    
#define READ_DATA_FIFO_PTR_WIDTH_ADDR  2                    
#define READ_DATA_FIFO_PTR_WIDTH_OFFSET 0                    
#define READ_DATA_FIFO_PTR_WIDTH_WIDTH 8                    
#define READ_MPR_ADDR                  71                   
#define READ_MPR_OFFSET                16                   
#define READ_MPR_WIDTH                 4                    
#define REDUC_ADDR                     112                  
#define REDUC_OFFSET                   16                   
#define REDUC_WIDTH                    1                    
#define REG_DIMM_ENABLE_ADDR           47                   
#define REG_DIMM_ENABLE_OFFSET         0                    
#define REG_DIMM_ENABLE_WIDTH          1                    
#define ROW_DIFF_ADDR                  107                  
#define ROW_DIFF_OFFSET                16                   
#define ROW_DIFF_WIDTH                 3                    
#define RW_SAME_EN_ADDR                110                  
#define RW_SAME_EN_OFFSET              16                   
#define RW_SAME_EN_WIDTH               1                    
#define RW_SAME_PAGE_EN_ADDR           110                  
#define RW_SAME_PAGE_EN_OFFSET         24                   
#define RW_SAME_PAGE_EN_WIDTH          1                    
#define SREFRESH_EXIT_NO_REFRESH_ADDR  58                   
#define SREFRESH_EXIT_NO_REFRESH_OFFSET 8                    
#define SREFRESH_EXIT_NO_REFRESH_WIDTH 1                    
#define START_ADDR                     0                    
#define START_OFFSET                   0                    
#define START_WIDTH                    1                    
#define SWAP_EN_ADDR                   111                  
#define SWAP_EN_OFFSET                 16                   
#define SWAP_EN_WIDTH                  1                    
#define SWLVL_EXIT_ADDR                126                  
#define SWLVL_EXIT_OFFSET              8                    
#define SWLVL_EXIT_WIDTH               1                    
#define SWLVL_LOAD_ADDR                125                  
#define SWLVL_LOAD_OFFSET              24                   
#define SWLVL_LOAD_WIDTH               1                    
#define SWLVL_OP_DONE_ADDR             126                  
#define SWLVL_OP_DONE_OFFSET           16                   
#define SWLVL_OP_DONE_WIDTH            1                    
#define SWLVL_RESP_0_ADDR              126                  
#define SWLVL_RESP_0_OFFSET            24                   
#define SWLVL_RESP_0_WIDTH             1                    
#define SWLVL_RESP_1_ADDR              127                  
#define SWLVL_RESP_1_OFFSET            0                    
#define SWLVL_RESP_1_WIDTH             1                    
#define SWLVL_RESP_2_ADDR              127                  
#define SWLVL_RESP_2_OFFSET            8                    
#define SWLVL_RESP_2_WIDTH             1                    
#define SWLVL_START_ADDR               126                  
#define SWLVL_START_OFFSET             0                    
#define SWLVL_START_WIDTH              1                    
#define SW_LEVELING_MODE_ADDR          125                  
#define SW_LEVELING_MODE_OFFSET        16                   
#define SW_LEVELING_MODE_WIDTH         2                    
#define TBST_INT_INTERVAL_ADDR         32                   
#define TBST_INT_INTERVAL_OFFSET       0                    
#define TBST_INT_INTERVAL_WIDTH        3                    
#define TCCD_ADDR                      32                   
#define TCCD_OFFSET                    8                    
#define TCCD_WIDTH                     5                    
#define TCCD_L_F0_ADDR                 32                   
#define TCCD_L_F0_OFFSET               16                   
#define TCCD_L_F0_WIDTH                5                    
#define TCCD_L_F1_ADDR                 34                   
#define TCCD_L_F1_OFFSET               24                   
#define TCCD_L_F1_WIDTH                5                    
#define TCKESR_F0_ADDR                 39                   
#define TCKESR_F0_OFFSET               0                    
#define TCKESR_F0_WIDTH                8                    
#define TCKESR_F1_ADDR                 42                   
#define TCKESR_F1_OFFSET               0                    
#define TCKESR_F1_WIDTH                8                    
#define TCKE_F0_ADDR                   38                   
#define TCKE_F0_OFFSET                 24                   
#define TCKE_F0_WIDTH                  4                    
#define TCKE_F1_ADDR                   41                   
#define TCKE_F1_OFFSET                 24                   
#define TCKE_F1_WIDTH                  4                    
#define TDAL_F0_ADDR                   45                   
#define TDAL_F0_OFFSET                 24                   
#define TDAL_F0_WIDTH                  6                    
#define TDAL_F1_ADDR                   46                   
#define TDAL_F1_OFFSET                 0                    
#define TDAL_F1_WIDTH                  6                    
#define TDFI_CTRLUPD_INTERVAL_F0_ADDR  219                  
#define TDFI_CTRLUPD_INTERVAL_F0_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F0_WIDTH 32                   
#define TDFI_CTRLUPD_INTERVAL_F1_ADDR  225                  
#define TDFI_CTRLUPD_INTERVAL_F1_OFFSET 0                    
#define TDFI_CTRLUPD_INTERVAL_F1_WIDTH 32                   
#define TDFI_CTRLUPD_MAX_F0_ADDR       215                  
#define TDFI_CTRLUPD_MAX_F0_OFFSET     0                    
#define TDFI_CTRLUPD_MAX_F0_WIDTH      20                   
#define TDFI_CTRLUPD_MAX_F1_ADDR       221                  
#define TDFI_CTRLUPD_MAX_F1_OFFSET     0                    
#define TDFI_CTRLUPD_MAX_F1_WIDTH      20                   
#define TDFI_CTRLUPD_MIN_ADDR          214                  
#define TDFI_CTRLUPD_MIN_OFFSET        8                    
#define TDFI_CTRLUPD_MIN_WIDTH         4                    
#define TDFI_CTRL_DELAY_F0_ADDR        226                  
#define TDFI_CTRL_DELAY_F0_OFFSET      16                   
#define TDFI_CTRL_DELAY_F0_WIDTH       4                    
#define TDFI_CTRL_DELAY_F1_ADDR        226                  
#define TDFI_CTRL_DELAY_F1_OFFSET      24                   
#define TDFI_CTRL_DELAY_F1_WIDTH       4                    
#define TDFI_DRAM_CLK_DISABLE_ADDR     227                  
#define TDFI_DRAM_CLK_DISABLE_OFFSET   0                    
#define TDFI_DRAM_CLK_DISABLE_WIDTH    4                    
#define TDFI_DRAM_CLK_ENABLE_ADDR      227                  
#define TDFI_DRAM_CLK_ENABLE_OFFSET    8                    
#define TDFI_DRAM_CLK_ENABLE_WIDTH     4                    
#define TDFI_INIT_COMPLETE_F0_ADDR     64                   
#define TDFI_INIT_COMPLETE_F0_OFFSET   0                    
#define TDFI_INIT_COMPLETE_F0_WIDTH    16                   
#define TDFI_INIT_COMPLETE_F1_ADDR     65                   
#define TDFI_INIT_COMPLETE_F1_OFFSET   0                    
#define TDFI_INIT_COMPLETE_F1_WIDTH    16                   
#define TDFI_INIT_START_F0_ADDR        63                   
#define TDFI_INIT_START_F0_OFFSET      24                   
#define TDFI_INIT_START_F0_WIDTH       8                    
#define TDFI_INIT_START_F1_ADDR        64                   
#define TDFI_INIT_START_F1_OFFSET      16                   
#define TDFI_INIT_START_F1_WIDTH       8                    
#define TDFI_PARIN_LAT_ADDR            237                  
#define TDFI_PARIN_LAT_OFFSET          24                   
#define TDFI_PARIN_LAT_WIDTH           3                    
#define TDFI_PHYUPD_RESP_F0_ADDR       218                  
#define TDFI_PHYUPD_RESP_F0_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F0_WIDTH      20                   
#define TDFI_PHYUPD_RESP_F1_ADDR       224                  
#define TDFI_PHYUPD_RESP_F1_OFFSET     0                    
#define TDFI_PHYUPD_RESP_F1_WIDTH      20                   
#define TDFI_PHYUPD_TYPE0_F0_ADDR      216                  
#define TDFI_PHYUPD_TYPE0_F0_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE0_F1_ADDR      222                  
#define TDFI_PHYUPD_TYPE0_F1_OFFSET    0                    
#define TDFI_PHYUPD_TYPE0_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F0_ADDR      216                  
#define TDFI_PHYUPD_TYPE1_F0_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE1_F1_ADDR      222                  
#define TDFI_PHYUPD_TYPE1_F1_OFFSET    16                   
#define TDFI_PHYUPD_TYPE1_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F0_ADDR      217                  
#define TDFI_PHYUPD_TYPE2_F0_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE2_F1_ADDR      223                  
#define TDFI_PHYUPD_TYPE2_F1_OFFSET    0                    
#define TDFI_PHYUPD_TYPE2_F1_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F0_ADDR      217                  
#define TDFI_PHYUPD_TYPE3_F0_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F0_WIDTH     16                   
#define TDFI_PHYUPD_TYPE3_F1_ADDR      223                  
#define TDFI_PHYUPD_TYPE3_F1_OFFSET    16                   
#define TDFI_PHYUPD_TYPE3_F1_WIDTH     16                   
#define TDFI_PHY_RDLAT_F0_ADDR         213                  
#define TDFI_PHY_RDLAT_F0_OFFSET       8                    
#define TDFI_PHY_RDLAT_F0_WIDTH        7                    
#define TDFI_PHY_RDLAT_F1_ADDR         213                  
#define TDFI_PHY_RDLAT_F1_OFFSET       16                   
#define TDFI_PHY_RDLAT_F1_WIDTH        7                    
#define TDFI_PHY_WRDATA_ADDR           236                  
#define TDFI_PHY_WRDATA_OFFSET         16                   
#define TDFI_PHY_WRDATA_WIDTH          3                    
#define TDFI_PHY_WRLAT_ADDR            212                  
#define TDFI_PHY_WRLAT_OFFSET          24                   
#define TDFI_PHY_WRLAT_WIDTH           7                    
#define TDFI_RDCSLAT_F0_ADDR           236                  
#define TDFI_RDCSLAT_F0_OFFSET         24                   
#define TDFI_RDCSLAT_F0_WIDTH          7                    
#define TDFI_RDCSLAT_F1_ADDR           237                  
#define TDFI_RDCSLAT_F1_OFFSET         8                    
#define TDFI_RDCSLAT_F1_WIDTH          7                    
#define TDFI_RDDATA_EN_ADDR            213                  
#define TDFI_RDDATA_EN_OFFSET          24                   
#define TDFI_RDDATA_EN_WIDTH           7                    
#define TDFI_RDLVL_EN_ADDR             231                  
#define TDFI_RDLVL_EN_OFFSET           0                    
#define TDFI_RDLVL_EN_WIDTH            8                    
#define TDFI_RDLVL_MAX_ADDR            234                  
#define TDFI_RDLVL_MAX_OFFSET          0                    
#define TDFI_RDLVL_MAX_WIDTH           32                   
#define TDFI_RDLVL_RESP_ADDR           232                  
#define TDFI_RDLVL_RESP_OFFSET         0                    
#define TDFI_RDLVL_RESP_WIDTH          32                   
#define TDFI_RDLVL_RR_ADDR             231                  
#define TDFI_RDLVL_RR_OFFSET           8                    
#define TDFI_RDLVL_RR_WIDTH            10                   
#define TDFI_WRCSLAT_F0_ADDR           237                  
#define TDFI_WRCSLAT_F0_OFFSET         0                    
#define TDFI_WRCSLAT_F0_WIDTH          7                    
#define TDFI_WRCSLAT_F1_ADDR           237                  
#define TDFI_WRCSLAT_F1_OFFSET         16                   
#define TDFI_WRCSLAT_F1_WIDTH          7                    
#define TDFI_WRLVL_EN_ADDR             227                  
#define TDFI_WRLVL_EN_OFFSET           16                   
#define TDFI_WRLVL_EN_WIDTH            8                    
#define TDFI_WRLVL_MAX_ADDR            230                  
#define TDFI_WRLVL_MAX_OFFSET          0                    
#define TDFI_WRLVL_MAX_WIDTH           32                   
#define TDFI_WRLVL_RESP_ADDR           229                  
#define TDFI_WRLVL_RESP_OFFSET         0                    
#define TDFI_WRLVL_RESP_WIDTH          32                   
#define TDFI_WRLVL_WW_ADDR             228                  
#define TDFI_WRLVL_WW_OFFSET           0                    
#define TDFI_WRLVL_WW_WIDTH            10                   
#define TDLL_F0_ADDR                   26                   
#define TDLL_F0_OFFSET                 0                    
#define TDLL_F0_WIDTH                  16                   
#define TDLL_F1_ADDR                   26                   
#define TDLL_F1_OFFSET                 16                   
#define TDLL_F1_WIDTH                  16                   
#define TFAW_F0_ADDR                   34                   
#define TFAW_F0_OFFSET                 16                   
#define TFAW_F0_WIDTH                  6                    
#define TFAW_F1_ADDR                   36                   
#define TFAW_F1_OFFSET                 24                   
#define TFAW_F1_WIDTH                  6                    
#define TINIT_F0_ADDR                  22                   
#define TINIT_F0_OFFSET                0                    
#define TINIT_F0_WIDTH                 24                   
#define TINIT_F1_ADDR                  23                   
#define TINIT_F1_OFFSET                0                    
#define TINIT_F1_WIDTH                 24                   
#define TMOD_F0_ADDR                   37                   
#define TMOD_F0_OFFSET                 24                   
#define TMOD_F0_WIDTH                  8                    
#define TMOD_F1_ADDR                   40                   
#define TMOD_F1_OFFSET                 8                    
#define TMOD_F1_WIDTH                  8                    
#define TMOD_PAR_F0_ADDR               28                   
#define TMOD_PAR_F0_OFFSET             0                    
#define TMOD_PAR_F0_WIDTH              8                    
#define TMOD_PAR_F1_ADDR               30                   
#define TMOD_PAR_F1_OFFSET             16                   
#define TMOD_PAR_F1_WIDTH              8                    
#define TMOD_PAR_MAX_PL_F0_ADDR        28                   
#define TMOD_PAR_MAX_PL_F0_OFFSET      16                   
#define TMOD_PAR_MAX_PL_F0_WIDTH       8                    
#define TMOD_PAR_MAX_PL_F1_ADDR        31                   
#define TMOD_PAR_MAX_PL_F1_OFFSET      0                    
#define TMOD_PAR_MAX_PL_F1_WIDTH       8                    
#define TMPRR_ADDR                     44                   
#define TMPRR_OFFSET                   24                   
#define TMPRR_WIDTH                    4                    
#define TMRD_F0_ADDR                   37                   
#define TMRD_F0_OFFSET                 16                   
#define TMRD_F0_WIDTH                  5                    
#define TMRD_F1_ADDR                   40                   
#define TMRD_F1_OFFSET                 0                    
#define TMRD_F1_WIDTH                  5                    
#define TMRD_PAR_F0_ADDR               28                   
#define TMRD_PAR_F0_OFFSET             8                    
#define TMRD_PAR_F0_WIDTH              5                    
#define TMRD_PAR_F1_ADDR               30                   
#define TMRD_PAR_F1_OFFSET             24                   
#define TMRD_PAR_F1_WIDTH              5                    
#define TMRD_PAR_MAX_PL_F0_ADDR        28                   
#define TMRD_PAR_MAX_PL_F0_OFFSET      24                   
#define TMRD_PAR_MAX_PL_F0_WIDTH       5                    
#define TMRD_PAR_MAX_PL_F1_ADDR        31                   
#define TMRD_PAR_MAX_PL_F1_OFFSET      8                    
#define TMRD_PAR_MAX_PL_F1_WIDTH       5                    
#define TMRD_PDA_ADDR                  44                   
#define TMRD_PDA_OFFSET                16                   
#define TMRD_PDA_WIDTH                 8                    
#define TODTH_WR_ADDR                  123                  
#define TODTH_WR_OFFSET                8                    
#define TODTH_WR_WIDTH                 4                    
#define TODTL_2CMD_F0_ADDR             122                  
#define TODTL_2CMD_F0_OFFSET           24                   
#define TODTL_2CMD_F0_WIDTH            5                    
#define TODTL_2CMD_F1_ADDR             123                  
#define TODTL_2CMD_F1_OFFSET           0                    
#define TODTL_2CMD_F1_WIDTH            5                    
#define TPARITY_ERROR_CMD_INHIBIT_F0_ADDR 29                   
#define TPARITY_ERROR_CMD_INHIBIT_F0_OFFSET 8                    
#define TPARITY_ERROR_CMD_INHIBIT_F0_WIDTH 8                    
#define TPARITY_ERROR_CMD_INHIBIT_F1_ADDR 31                   
#define TPARITY_ERROR_CMD_INHIBIT_F1_OFFSET 24                   
#define TPARITY_ERROR_CMD_INHIBIT_F1_WIDTH 8                    
#define TPARITY_ERROR_CMD_UNKNOWN_F0_ADDR 29                   
#define TPARITY_ERROR_CMD_UNKNOWN_F0_OFFSET 0                    
#define TPARITY_ERROR_CMD_UNKNOWN_F0_WIDTH 8                    
#define TPARITY_ERROR_CMD_UNKNOWN_F1_ADDR 31                   
#define TPARITY_ERROR_CMD_UNKNOWN_F1_OFFSET 16                   
#define TPARITY_ERROR_CMD_UNKNOWN_F1_WIDTH 8                    
#define TPDEX_F0_ADDR                  54                   
#define TPDEX_F0_OFFSET                0                    
#define TPDEX_F0_WIDTH                 16                   
#define TPDEX_F1_ADDR                  54                   
#define TPDEX_F1_OFFSET                16                   
#define TPDEX_F1_WIDTH                 16                   
#define TRAS_LOCKOUT_ADDR              45                   
#define TRAS_LOCKOUT_OFFSET            16                   
#define TRAS_LOCKOUT_WIDTH             1                    
#define TRAS_MAX_F0_ADDR               38                   
#define TRAS_MAX_F0_OFFSET             0                    
#define TRAS_MAX_F0_WIDTH              20                   
#define TRAS_MAX_F1_ADDR               41                   
#define TRAS_MAX_F1_OFFSET             0                    
#define TRAS_MAX_F1_WIDTH              20                   
#define TRAS_MIN_F0_ADDR               33                   
#define TRAS_MIN_F0_OFFSET             16                   
#define TRAS_MIN_F0_WIDTH              8                    
#define TRAS_MIN_F1_ADDR               35                   
#define TRAS_MIN_F1_OFFSET             24                   
#define TRAS_MIN_F1_WIDTH              8                    
#define TRCD_F0_ADDR                   42                   
#define TRCD_F0_OFFSET                 24                   
#define TRCD_F0_WIDTH                  8                    
#define TRCD_F1_ADDR                   43                   
#define TRCD_F1_OFFSET                 8                    
#define TRCD_F1_WIDTH                  8                    
#define TRC_F0_ADDR                    33                   
#define TRC_F0_OFFSET                  8                    
#define TRC_F0_WIDTH                   8                    
#define TRC_F1_ADDR                    35                   
#define TRC_F1_OFFSET                  16                   
#define TRC_F1_WIDTH                   8                    
#define TREF_ENABLE_ADDR               50                   
#define TREF_ENABLE_OFFSET             8                    
#define TREF_ENABLE_WIDTH              1                    
#define TREF_F0_ADDR                   51                   
#define TREF_F0_OFFSET                 0                    
#define TREF_F0_WIDTH                  20                   
#define TREF_F1_ADDR                   53                   
#define TREF_F1_OFFSET                 0                    
#define TREF_F1_WIDTH                  20                   
#define TRFC_F0_ADDR                   50                   
#define TRFC_F0_OFFSET                 16                   
#define TRFC_F0_WIDTH                  10                   
#define TRFC_F1_ADDR                   52                   
#define TRFC_F1_OFFSET                 0                    
#define TRFC_F1_WIDTH                  10                   
#define TRP_AB_F0_ADDR                 46                   
#define TRP_AB_F0_OFFSET               16                   
#define TRP_AB_F0_WIDTH                5                    
#define TRP_AB_F1_ADDR                 46                   
#define TRP_AB_F1_OFFSET               24                   
#define TRP_AB_F1_WIDTH                5                    
#define TRP_F0_ADDR                    34                   
#define TRP_F0_OFFSET                  8                    
#define TRP_F0_WIDTH                   5                    
#define TRP_F1_ADDR                    36                   
#define TRP_F1_OFFSET                  16                   
#define TRP_F1_WIDTH                   5                    
#define TRRD_F0_ADDR                   32                   
#define TRRD_F0_OFFSET                 24                   
#define TRRD_F0_WIDTH                  8                    
#define TRRD_F1_ADDR                   35                   
#define TRRD_F1_OFFSET                 0                    
#define TRRD_F1_WIDTH                  8                    
#define TRRD_L_F0_ADDR                 33                   
#define TRRD_L_F0_OFFSET               0                    
#define TRRD_L_F0_WIDTH                8                    
#define TRRD_L_F1_ADDR                 35                   
#define TRRD_L_F1_OFFSET               8                    
#define TRRD_L_F1_WIDTH                8                    
#define TRST_PWRON_ADDR                24                   
#define TRST_PWRON_OFFSET              0                    
#define TRST_PWRON_WIDTH               32                   
#define TRTP_AP_F0_ADDR                37                   
#define TRTP_AP_F0_OFFSET              8                    
#define TRTP_AP_F0_WIDTH               4                    
#define TRTP_AP_F1_ADDR                39                   
#define TRTP_AP_F1_OFFSET              24                   
#define TRTP_AP_F1_WIDTH               4                    
#define TRTP_F0_ADDR                   37                   
#define TRTP_F0_OFFSET                 0                    
#define TRTP_F0_WIDTH                  4                    
#define TRTP_F1_ADDR                   39                   
#define TRTP_F1_OFFSET                 16                   
#define TRTP_F1_WIDTH                  4                    
#define TVREF_ADDR                     44                   
#define TVREF_OFFSET                   0                    
#define TVREF_WIDTH                    16                   
#define TWR_F0_ADDR                    43                   
#define TWR_F0_OFFSET                  0                    
#define TWR_F0_WIDTH                   6                    
#define TWR_F1_ADDR                    43                   
#define TWR_F1_OFFSET                  16                   
#define TWR_F1_WIDTH                   6                    
#define TWR_MPR_F0_ADDR                39                   
#define TWR_MPR_F0_OFFSET              8                    
#define TWR_MPR_F0_WIDTH               8                    
#define TWR_MPR_F1_ADDR                42                   
#define TWR_MPR_F1_OFFSET              8                    
#define TWR_MPR_F1_WIDTH               8                    
#define TWTR_F0_ADDR                   33                   
#define TWTR_F0_OFFSET                 24                   
#define TWTR_F0_WIDTH                  6                    
#define TWTR_F1_ADDR                   36                   
#define TWTR_F1_OFFSET                 0                    
#define TWTR_F1_WIDTH                  6                    
#define TWTR_L_F0_ADDR                 34                   
#define TWTR_L_F0_OFFSET               0                    
#define TWTR_L_F0_WIDTH                6                    
#define TWTR_L_F1_ADDR                 36                   
#define TWTR_L_F1_OFFSET               8                    
#define TWTR_L_F1_WIDTH                6                    
#define TXPDLL_F0_ADDR                 55                   
#define TXPDLL_F0_OFFSET               0                    
#define TXPDLL_F0_WIDTH                16                   
#define TXPDLL_F1_ADDR                 55                   
#define TXPDLL_F1_OFFSET               16                   
#define TXPDLL_F1_WIDTH                16                   
#define TXSNR_F0_ADDR                  56                   
#define TXSNR_F0_OFFSET                16                   
#define TXSNR_F0_WIDTH                 16                   
#define TXSNR_F1_ADDR                  57                   
#define TXSNR_F1_OFFSET                16                   
#define TXSNR_F1_WIDTH                 16                   
#define TXSR_F0_ADDR                   56                   
#define TXSR_F0_OFFSET                 0                    
#define TXSR_F0_WIDTH                  16                   
#define TXSR_F1_ADDR                   57                   
#define TXSR_F1_OFFSET                 0                    
#define TXSR_F1_WIDTH                  16                   
#define UPDATE_ERROR_STATUS_ADDR       213                  
#define UPDATE_ERROR_STATUS_OFFSET     0                    
#define UPDATE_ERROR_STATUS_WIDTH      7                    
#define VERSION_ADDR                   0                    
#define VERSION_OFFSET                 16                   
#define VERSION_WIDTH                  16                   
#define VREF_CS_ADDR                   141                  
#define VREF_CS_OFFSET                 16                   
#define VREF_CS_WIDTH                  1                    
#define VREF_DFS_EN_ADDR               142                  
#define VREF_DFS_EN_OFFSET             8                    
#define VREF_DFS_EN_WIDTH              1                    
#define VREF_EN_ADDR                   141                  
#define VREF_EN_OFFSET                 24                   
#define VREF_EN_WIDTH                  1                    
#define VREF_PDA_EN_ADDR               142                  
#define VREF_PDA_EN_OFFSET             0                    
#define VREF_PDA_EN_WIDTH              1                    
#define VREF_VAL_DEV0_0_F0_ADDR        142                  
#define VREF_VAL_DEV0_0_F0_OFFSET      16                   
#define VREF_VAL_DEV0_0_F0_WIDTH       7                    
#define VREF_VAL_DEV0_0_F1_ADDR        143                  
#define VREF_VAL_DEV0_0_F1_OFFSET      24                   
#define VREF_VAL_DEV0_0_F1_WIDTH       7                    
#define VREF_VAL_DEV1_0_F0_ADDR        142                  
#define VREF_VAL_DEV1_0_F0_OFFSET      24                   
#define VREF_VAL_DEV1_0_F0_WIDTH       7                    
#define VREF_VAL_DEV1_0_F1_ADDR        144                  
#define VREF_VAL_DEV1_0_F1_OFFSET      0                    
#define VREF_VAL_DEV1_0_F1_WIDTH       7                    
#define VREF_VAL_DEV2_0_F0_ADDR        143                  
#define VREF_VAL_DEV2_0_F0_OFFSET      0                    
#define VREF_VAL_DEV2_0_F0_WIDTH       7                    
#define VREF_VAL_DEV2_0_F1_ADDR        144                  
#define VREF_VAL_DEV2_0_F1_OFFSET      8                    
#define VREF_VAL_DEV2_0_F1_WIDTH       7                    
#define VREF_VAL_DEV3_0_F0_ADDR        143                  
#define VREF_VAL_DEV3_0_F0_OFFSET      8                    
#define VREF_VAL_DEV3_0_F0_WIDTH       7                    
#define VREF_VAL_DEV3_0_F1_ADDR        144                  
#define VREF_VAL_DEV3_0_F1_OFFSET      16                   
#define VREF_VAL_DEV3_0_F1_WIDTH       7                    
#define VREF_VAL_ECC_DEV0_0_F0_ADDR    143                  
#define VREF_VAL_ECC_DEV0_0_F0_OFFSET  16                   
#define VREF_VAL_ECC_DEV0_0_F0_WIDTH   7                    
#define VREF_VAL_ECC_DEV0_0_F1_ADDR    144                  
#define VREF_VAL_ECC_DEV0_0_F1_OFFSET  24                   
#define VREF_VAL_ECC_DEV0_0_F1_WIDTH   7                    
#define W2R_SAMECS_DLY_ADDR            125                  
#define W2R_SAMECS_DLY_OFFSET          0                    
#define W2R_SAMECS_DLY_WIDTH           3                    
#define W2W_SAMECS_DLY_ADDR            125                  
#define W2W_SAMECS_DLY_OFFSET          8                    
#define W2W_SAMECS_DLY_WIDTH           3                    
#define WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL_ADDR 166                  
#define WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL_OFFSET 0                    
#define WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL_WIDTH 1                    
#define WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING_ADDR 166                  
#define WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING_OFFSET 8                    
#define WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING_WIDTH 7                    
#define WLDQSEN_ADDR                   128                  
#define WLDQSEN_OFFSET                 0                    
#define WLDQSEN_WIDTH                  6                    
#define WLMRD_ADDR                     128                  
#define WLMRD_OFFSET                   8                    
#define WLMRD_WIDTH                    6                    
#define WRITEINTERP_ADDR               42                   
#define WRITEINTERP_OFFSET             16                   
#define WRITEINTERP_WIDTH              1                    
#define WRITE_DATA_FIFO_DEPTH_ADDR     2                    
#define WRITE_DATA_FIFO_DEPTH_OFFSET   8                    
#define WRITE_DATA_FIFO_DEPTH_WIDTH    8                    
#define WRITE_DATA_FIFO_PTR_WIDTH_ADDR 2                    
#define WRITE_DATA_FIFO_PTR_WIDTH_OFFSET 16                   
#define WRITE_DATA_FIFO_PTR_WIDTH_WIDTH 8                    
#define WRITE_MODEREG_ADDR             70                   
#define WRITE_MODEREG_OFFSET           0                    
#define WRITE_MODEREG_WIDTH            26                   
#define WRLAT_ADJ_F0_ADDR              220                  
#define WRLAT_ADJ_F0_OFFSET            8                    
#define WRLAT_ADJ_F0_WIDTH             7                    
#define WRLAT_ADJ_F1_ADDR              226                  
#define WRLAT_ADJ_F1_OFFSET            8                    
#define WRLAT_ADJ_F1_WIDTH             7                    
#define WRLAT_F0_ADDR                  27                   
#define WRLAT_F0_OFFSET                8                    
#define WRLAT_F0_WIDTH                 5                    
#define WRLAT_F1_ADDR                  29                   
#define WRLAT_F1_OFFSET                24                   
#define WRLAT_F1_WIDTH                 5                    
#define WRLVL_AREF_EN_ADDR             130                  
#define WRLVL_AREF_EN_OFFSET           16                   
#define WRLVL_AREF_EN_WIDTH            1                    
#define WRLVL_CS_ADDR                  127                  
#define WRLVL_CS_OFFSET                24                   
#define WRLVL_CS_WIDTH                 1                    
#define WRLVL_EN_ADDR                  128                  
#define WRLVL_EN_OFFSET                16                   
#define WRLVL_EN_WIDTH                 1                    
#define WRLVL_ERROR_STATUS_ADDR        130                  
#define WRLVL_ERROR_STATUS_OFFSET      24                   
#define WRLVL_ERROR_STATUS_WIDTH       2                    
#define WRLVL_INTERVAL_ADDR            129                  
#define WRLVL_INTERVAL_OFFSET          0                    
#define WRLVL_INTERVAL_WIDTH           16                   
#define WRLVL_ON_SREF_EXIT_ADDR        130                  
#define WRLVL_ON_SREF_EXIT_OFFSET      0                    
#define WRLVL_ON_SREF_EXIT_WIDTH       1                    
#define WRLVL_PERIODIC_ADDR            129                  
#define WRLVL_PERIODIC_OFFSET          24                   
#define WRLVL_PERIODIC_WIDTH           1                    
#define WRLVL_REQ_ADDR                 127                  
#define WRLVL_REQ_OFFSET               16                   
#define WRLVL_REQ_WIDTH                1                    
#define WRLVL_RESP_MASK_ADDR           130                  
#define WRLVL_RESP_MASK_OFFSET         8                    
#define WRLVL_RESP_MASK_WIDTH          3                    
#define WRR_PARAM_VALUE_ERR_ADDR       166                  
#define WRR_PARAM_VALUE_ERR_OFFSET     16                   
#define WRR_PARAM_VALUE_ERR_WIDTH      4                    
#define WR_ORDER_REQ_ADDR              113                  
#define WR_ORDER_REQ_OFFSET            16                   
#define WR_ORDER_REQ_WIDTH             2                    
#define WR_TO_ODTH_ADDR                124                  
#define WR_TO_ODTH_OFFSET              0                    
#define WR_TO_ODTH_WIDTH               5                    
#define XOR_CHECK_BITS_ADDR            94                   
#define XOR_CHECK_BITS_OFFSET          8                    
#define XOR_CHECK_BITS_WIDTH           14                   
#define ZQCL_F0_ADDR                   103                  
#define ZQCL_F0_OFFSET                 0                    
#define ZQCL_F0_WIDTH                  12                   
#define ZQCL_F1_ADDR                   104                  
#define ZQCL_F1_OFFSET                 16                   
#define ZQCL_F1_WIDTH                  12                   
#define ZQCS_F0_ADDR                   103                  
#define ZQCS_F0_OFFSET                 16                   
#define ZQCS_F0_WIDTH                  12                   
#define ZQCS_F1_ADDR                   105                  
#define ZQCS_F1_OFFSET                 0                    
#define ZQCS_F1_WIDTH                  12                   
#define ZQINIT_F0_ADDR                 102                  
#define ZQINIT_F0_OFFSET               8                    
#define ZQINIT_F0_WIDTH                12                   
#define ZQINIT_F1_ADDR                 104                  
#define ZQINIT_F1_OFFSET               0                    
#define ZQINIT_F1_WIDTH                12                   
#define ZQ_INTERVAL_ADDR               106                  
#define ZQ_INTERVAL_OFFSET             0                    
#define ZQ_INTERVAL_WIDTH              32                   
#define ZQ_IN_PROGRESS_ADDR            107                  
#define ZQ_IN_PROGRESS_OFFSET          0                    
#define ZQ_IN_PROGRESS_WIDTH           1                    
#define ZQ_ON_SREF_EXIT_ADDR           105                  
#define ZQ_ON_SREF_EXIT_OFFSET         24                   
#define ZQ_ON_SREF_EXIT_WIDTH          2                    
#define ZQ_REQ_ADDR                    105                  
#define ZQ_REQ_OFFSET                  16                   
#define ZQ_REQ_WIDTH                   2                    
