,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/chipsalliance/caliptra-rtl.git,2023-02-14 18:46:08+00:00,HW Design Collateral  for Caliptra RoT IP,25,chipsalliance/caliptra-rtl,601754932,SystemVerilog,caliptra-rtl,34975,50,2024-04-13 06:35:32+00:00,[],https://api.github.com/licenses/apache-2.0
1,https://github.com/zero-day-labs/riscv-iommu.git,2023-04-07 12:09:12+00:00,IOMMU IP compliant with the RISC-V IOMMU Specification v1.0,5,zero-day-labs/riscv-iommu,624849334,SystemVerilog,riscv-iommu,24520,31,2024-04-13 07:55:27+00:00,[],https://api.github.com/licenses/apache-2.0
2,https://github.com/openhwgroup/cv-hpdcache.git,2023-02-21 14:09:35+00:00,RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores,10,openhwgroup/cv-hpdcache,604651903,SystemVerilog,cv-hpdcache,1213,28,2024-04-04 16:33:16+00:00,[],
3,https://github.com/hughbyrne10/100daysofRTL.git,2023-03-27 10:50:01+00:00,100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field.,1,hughbyrne10/100daysofRTL,619541330,SystemVerilog,100daysofRTL,3439,26,2023-12-22 11:30:27+00:00,[],None
4,https://github.com/pulp-platform/snitch_cluster.git,2023-03-22 15:18:43+00:00,An energy-efficient RISC-V floating-point compute cluster.,28,pulp-platform/snitch_cluster,617527938,SystemVerilog,snitch_cluster,4388,22,2024-03-15 17:24:24+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/zero-day-labs/riscv-aia.git,2023-04-07 13:20:15+00:00,AIA IP compliant with the RISC-V AIA spec,4,zero-day-labs/riscv-aia,624872557,SystemVerilog,riscv-aia,2865,20,2024-03-21 21:22:38+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/alibaba-damo-academy/damo_ctl_cham.git,2023-04-11 09:34:24+00:00,,5,alibaba-damo-academy/damo_ctl_cham,626347791,SystemVerilog,damo_ctl_cham,34271,18,2024-01-15 09:13:29+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP.git,2023-03-09 22:44:15+00:00,"APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS",5,Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP,611961393,SystemVerilog,Realtime-Bicubic-16X-SuperResolution-IP,16684,17,2024-03-15 03:04:06+00:00,"['bicubic', 'fpga', 'hardware-designs', 'ipcore', 'super-resolution', 'systemverilog', 'video-processing']",https://api.github.com/licenses/lgpl-2.1
8,https://github.com/tastynoob/aura-core.git,2023-03-09 13:21:32+00:00,"""aura"" my super-scala O3 cpu core",0,tastynoob/aura-core,611750265,SystemVerilog,aura-core,8207,14,2024-02-24 06:19:27+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/ep2k/epGB.git,2023-03-11 07:55:56+00:00,Game Boy / Game Boy Color emulator running on an FPGA,1,ep2k/epGB,612527471,SystemVerilog,epGB,9242,14,2024-01-06 00:48:42+00:00,[],https://api.github.com/licenses/gpl-3.0
10,https://github.com/CASR-HKU/MSD-FCCM23.git,2023-03-01 06:40:39+00:00,Open-source of MSD framework,1,CASR-HKU/MSD-FCCM23,608022520,SystemVerilog,MSD-FCCM23,10042,13,2024-02-27 06:19:04+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/c7w/cod22-grp64.git,2023-03-11 09:55:30+00:00,>>> 异常中断 + 虚存页表 + 分支预测 + TLB + Cache + Flash + VGA + uCore,1,c7w/cod22-grp64,612556253,SystemVerilog,cod22-grp64,586,12,2024-03-30 19:53:13+00:00,[],None
12,https://github.com/svenka3/asfigo_sva_verilator.git,2023-03-30 04:50:37+00:00,Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator. ,7,svenka3/asfigo_sva_verilator,621149017,SystemVerilog,asfigo_sva_verilator,64,11,2023-11-10 08:32:17+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/CASR-HKU/AGNA-FCCM2023.git,2023-02-28 02:21:49+00:00,,0,CASR-HKU/AGNA-FCCM2023,607459463,SystemVerilog,AGNA-FCCM2023,204,10,2024-02-27 06:22:20+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/ghz-ws/fpga_dsp.git,2023-02-23 10:48:59+00:00,DSP by FPGA,1,ghz-ws/fpga_dsp,605526532,SystemVerilog,fpga_dsp,1005,9,2024-03-04 04:26:43+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/serge0699/synth_school_verif_tasks.git,2023-03-18 00:43:42+00:00,,5,serge0699/synth_school_verif_tasks,615547779,SystemVerilog,synth_school_verif_tasks,157,9,2024-03-01 16:38:59+00:00,[],None
16,https://github.com/PeterMonsson/sv_waveterm.git,2023-03-06 11:22:24+00:00,,2,PeterMonsson/sv_waveterm,610237016,SystemVerilog,sv_waveterm,64,9,2024-03-14 05:19:26+00:00,[],https://api.github.com/licenses/apache-2.0
17,https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16.git,2023-02-17 10:26:52+00:00,目前在进行卷积神经网络的算子设计，该版本为基于LeNet网络的纯仿真版本,0,SuperLiaoXH/LeNet-Verilog-Simulate-FP16,602965847,SystemVerilog,LeNet-Verilog-Simulate-FP16,263,8,2023-11-05 13:31:51+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/shin-yamashita/6th-AI-Edge-Contest.git,2023-02-18 14:06:56+00:00,RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.,2,shin-yamashita/6th-AI-Edge-Contest,603436762,SystemVerilog,6th-AI-Edge-Contest,114235,7,2024-04-01 09:24:44+00:00,[],https://api.github.com/licenses/apache-2.0
19,https://github.com/KULeuven-MICAS/tinyvers.git,2023-03-21 11:14:58+00:00,"TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.",1,KULeuven-MICAS/tinyvers,616926525,SystemVerilog,tinyvers,12048,6,2024-04-12 02:27:33+00:00,[],
20,https://github.com/zhang-stephen/ethernet_w5300.git,2023-04-01 09:48:55+00:00,"Wiznet w5300 driver code, powered by SystemVerilog",1,zhang-stephen/ethernet_w5300,622159232,SystemVerilog,ethernet_w5300,182,6,2024-02-12 10:38:52+00:00,"['fpga', 'hdl', 'socket', 'systemverilog', 'tcp', 'wiznet']",https://api.github.com/licenses/mit
21,https://github.com/parsa-epfl/xsofs.git,2023-03-25 02:45:50+00:00,XiangShan over FireSim,0,parsa-epfl/xsofs,618676166,SystemVerilog,xsofs,119,6,2023-10-13 16:13:50+00:00,[],
22,https://github.com/kalai-rajan/100DaysofRTL.git,2023-03-11 16:40:30+00:00,Collection of basic RTL Design and Verification Codes. ,1,kalai-rajan/100DaysofRTL,612674105,SystemVerilog,100DaysofRTL,1387,5,2023-10-02 16:02:51+00:00,[],None
23,https://github.com/samarth-py/AXI4-UVM-Verification-.git,2023-02-11 19:50:35+00:00,,0,samarth-py/AXI4-UVM-Verification-,600537117,SystemVerilog,AXI4-UVM-Verification-,52,5,2023-09-09 08:49:04+00:00,[],None
24,https://github.com/squared-studio/SystemVerilog.git,2023-02-23 04:00:07+00:00,SystemVerilog IP design & verification,0,squared-studio/SystemVerilog,605395757,SystemVerilog,SystemVerilog,922,5,2024-04-08 19:10:40+00:00,"['simulation', 'systemverilog']",https://api.github.com/licenses/apache-2.0
25,https://github.com/MiSTeX-devel/Menu_MiSTeX.git,2023-02-14 08:02:10+00:00,menu bitstream for the FPGA,0,MiSTeX-devel/Menu_MiSTeX,601507184,SystemVerilog,Menu_MiSTeX,21633,5,2024-01-30 23:14:22+00:00,[],None
26,https://github.com/SuperLiaoXH/SystolicArray-1D-FP16.git,2023-02-22 07:03:10+00:00,基于FP16的一维脉动阵列设计,0,SuperLiaoXH/SystolicArray-1D-FP16,604972683,SystemVerilog,SystolicArray-1D-FP16,15,5,2023-03-27 05:03:02+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/StaRR-NIC/starrnic-public.git,2023-02-28 19:44:31+00:00,,0,StaRR-NIC/starrnic-public,607844820,SystemVerilog,starrnic-public,5904,5,2024-02-05 07:35:48+00:00,[],https://api.github.com/licenses/apache-2.0
28,https://github.com/HaosenYu/ELEC6234_Coursework_picoMIPS_processor.git,2023-02-11 16:13:07+00:00,picoMIPS processor implementation,1,HaosenYu/ELEC6234_Coursework_picoMIPS_processor,600478801,SystemVerilog,ELEC6234_Coursework_picoMIPS_processor,2132,5,2024-04-08 14:49:57+00:00,[],https://api.github.com/licenses/gpl-3.0
29,https://github.com/Kenta11/simple_uart.git,2023-03-13 12:55:55+00:00,Simple UART modules in SystemVerilog,0,Kenta11/simple_uart,613372808,SystemVerilog,simple_uart,14,4,2023-04-01 18:08:10+00:00,"['systemverilog', 'uart', 'xilinx']",https://api.github.com/licenses/mit
30,https://github.com/DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA.git,2023-03-13 05:16:40+00:00,,0,DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA,613200367,SystemVerilog,Vehicle-License-Plate-Recognition-on-FPGA,92903,4,2024-04-06 15:50:13+00:00,"['fpga', 'plate-recognition']",None
31,https://github.com/seabeam/yuu_uvm_tb_gen_lite.git,2023-04-03 13:00:38+00:00,Lightweight common UVM TB generator,0,seabeam/yuu_uvm_tb_gen_lite,622978701,SystemVerilog,yuu_uvm_tb_gen_lite,18,4,2024-04-05 11:29:56+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/muzhiyun/Tang_9K_HDMI.git,2023-03-11 11:41:10+00:00,HDMI for Tang Nano 9K,0,muzhiyun/Tang_9K_HDMI,612584014,SystemVerilog,Tang_9K_HDMI,75,4,2024-01-26 04:55:10+00:00,"['sipeed-tang-nano-9k', 'tang-nano-9k']",None
33,https://github.com/opengateware-modules/video-framebuffer.git,2023-02-28 23:10:13+00:00,Video Framebuffer in SystemVerilog useful for IP cores that require screen rotation or standard timings for HDMI,2,opengateware-modules/video-framebuffer,607907146,SystemVerilog,video-framebuffer,72,4,2023-09-13 10:09:54+00:00,[],https://api.github.com/licenses/bsd-3-clause
34,https://github.com/SuperLiaoXH/SystolicArray-2D-FP16.git,2023-02-23 07:02:03+00:00,基于FP16的二维脉动阵列电路设计,0,SuperLiaoXH/SystolicArray-2D-FP16,605446040,SystemVerilog,SystolicArray-2D-FP16,17,4,2023-03-27 05:02:59+00:00,[],https://api.github.com/licenses/apache-2.0
35,https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog.git,2023-03-03 16:05:33+00:00,"Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was verified using QuestaSim.",0,tonyalfred/ALU-Verification-using-SystemVerilog,609214770,SystemVerilog,ALU-Verification-using-SystemVerilog,8,4,2024-03-29 14:44:20+00:00,[],None
36,https://github.com/MasterPu2020/CycleComputerSoCSofteware.git,2023-03-08 10:24:17+00:00,Copyright reservations according to file comments,0,MasterPu2020/CycleComputerSoCSofteware,611198160,SystemVerilog,CycleComputerSoCSofteware,30099,4,2023-08-01 11:25:43+00:00,[],None
37,https://github.com/tom-urkin/I2C.git,2023-02-12 07:43:57+00:00,I2C controller and target modules in SystemVerilog. Simulation and experimental results of FPGA - DS3231 RTC I2C communication.,0,tom-urkin/I2C,600667527,SystemVerilog,I2C,7575,3,2023-04-28 05:22:01+00:00,[],None
38,https://github.com/Rohan-s18/CSDS-281.git,2023-02-24 23:36:49+00:00,Repository for CSDS 281 (Logic Design) for Case Western Reserve University,0,Rohan-s18/CSDS-281,606243396,SystemVerilog,CSDS-281,17,3,2023-03-30 17:49:38+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/ssayin/riscv32-cosim-model.git,2023-02-25 21:26:04+00:00,RISC-V processor co-simulation using SystemVerilog HDL and UVM.,0,ssayin/riscv32-cosim-model,606561962,SystemVerilog,riscv32-cosim-model,4561,3,2024-03-22 12:56:57+00:00,"['systemverilog-hdl', 'uvm-verification', 'riscv32']",https://api.github.com/licenses/apache-2.0
40,https://github.com/helghast098/Sobel-Filter-FPGA.git,2023-03-18 23:57:46+00:00,,0,helghast098/Sobel-Filter-FPGA,615879244,SystemVerilog,Sobel-Filter-FPGA,82,3,2023-07-26 15:09:35+00:00,[],
41,https://github.com/pulp-platform/mailbox_unit.git,2023-04-13 13:55:28+00:00,A simple parametrizable doorbell based mailbox,1,pulp-platform/mailbox_unit,627454017,SystemVerilog,mailbox_unit,513,3,2024-03-24 03:43:28+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/mohamedtareq24/My_Verification_work.git,2023-04-06 23:32:21+00:00,"A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE",1,mohamedtareq24/My_Verification_work,624641253,SystemVerilog,My_Verification_work,15,3,2024-01-17 18:17:28+00:00,[],None
43,https://github.com/prithvi-narayan-bhat/Custom_RISC_Implementation.git,2023-02-09 00:49:07+00:00,An attempt at making a customised RISC processor with five pipelined stages and supporting all RISC-V instruction set,0,prithvi-narayan-bhat/Custom_RISC_Implementation,599355418,SystemVerilog,Custom_RISC_Implementation,76188,3,2024-04-02 02:05:24+00:00,"['arm', 'assembly', 'hdl', 'intel', 'linux', 'quartus-prime', 'risc-v', 'riscv', 'riscv32', 'systemverilog-hdl', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/gpl-3.0
44,https://github.com/feipenghhq/Verilog-Design-Example.git,2023-03-02 04:42:53+00:00,Writing my own Verilog code for the book <Advanced Chip Design Practical Examples in Verilog>,1,feipenghhq/Verilog-Design-Example,608472241,SystemVerilog,Verilog-Design-Example,2813,3,2024-01-25 01:44:26+00:00,[],https://api.github.com/licenses/mit
45,https://github.com/anthonyarusso/systolic-array.git,2023-03-14 21:38:46+00:00,SystemVerilog module for matrix multiplication,0,anthonyarusso/systolic-array,614088001,SystemVerilog,systolic-array,37456,3,2023-11-27 12:35:12+00:00,"['pynq', 'systemverilog', 'systolic-arrays', 'verilog']",https://api.github.com/licenses/mit
46,https://github.com/Vo1tis/comp_arch_t9.git,2023-03-12 18:59:04+00:00,"Αρχιτεκτονική Υπολογιστών - Ομάδα 9 / ΑΜ: 58200, 58274",0,Vo1tis/comp_arch_t9,613057058,SystemVerilog,comp_arch_t9,36,2,2023-04-05 17:50:00+00:00,[],None
47,https://github.com/YukunXue/Simple_RISC-V_5Stage.git,2023-04-03 12:45:10+00:00,简单的riscv五级流水线处理器，解决了常见的数据冒险和控制冒险,0,YukunXue/Simple_RISC-V_5Stage,622972105,SystemVerilog,Simple_RISC-V_5Stage,4952,2,2024-03-02 10:03:55+00:00,[],None
48,https://github.com/ssfaruqu/cse-225-final_proj.git,2023-03-18 23:29:47+00:00,,0,ssfaruqu/cse-225-final_proj,615874696,SystemVerilog,cse-225-final_proj,44,2,2024-03-18 22:05:50+00:00,[],https://api.github.com/licenses/bsd-3-clause
49,https://github.com/kitune-san/LDST_Sequencer.git,2023-03-29 15:29:48+00:00,Microsequencer that requires a lot of LOAD/STORE instructions.,0,kitune-san/LDST_Sequencer,620897923,SystemVerilog,LDST_Sequencer,119,2,2023-10-12 12:12:46+00:00,"['cpu', 'fpga', 'sequencer', 'verilog', 'microsequencer']",https://api.github.com/licenses/mit
50,https://github.com/va7deo/NextSpace.git,2023-03-13 15:28:41+00:00,,1,va7deo/NextSpace,613446279,SystemVerilog,NextSpace,10716,2,2023-04-01 11:04:30+00:00,[],https://api.github.com/licenses/gpl-2.0
51,https://github.com/Chris-Du/EE552_NOC.git,2023-04-01 18:40:47+00:00,Final project NOC for EE552,0,Chris-Du/EE552_NOC,622315423,SystemVerilog,EE552_NOC,49917,2,2024-04-01 02:32:46+00:00,[],None
52,https://github.com/OFS/oneapi-asp.git,2023-02-16 21:52:18+00:00,Intel® oneAPI Accelerator Support Package (ASP),7,OFS/oneapi-asp,602755661,SystemVerilog,oneapi-asp,7650,2,2024-01-31 07:04:17+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/RoaLogic/apb4_uart16550.git,2023-02-28 23:06:14+00:00,16550 UART with APB4 Interface,1,RoaLogic/apb4_uart16550,607906101,SystemVerilog,apb4_uart16550,93,2,2023-12-15 23:09:40+00:00,[],https://api.github.com/licenses/bsd-2-clause
54,https://github.com/ghz-ws/fpga_awg.git,2023-02-23 11:00:37+00:00,FPGA based AWG,2,ghz-ws/fpga_awg,605530919,SystemVerilog,fpga_awg,833,2,2024-02-16 11:24:29+00:00,[],https://api.github.com/licenses/mit
55,https://github.com/Shashvat300/SystemVerilog.git,2023-04-12 17:35:47+00:00,,0,Shashvat300/SystemVerilog,627056527,SystemVerilog,SystemVerilog,175,2,2023-05-01 07:40:27+00:00,[],None
56,https://github.com/Francis-Nguyen/MEM_MMU_LIB.git,2023-02-20 02:34:28+00:00,Build an UVM library to manage all stimulus data which was transferred to SOC's memories,0,Francis-Nguyen/MEM_MMU_LIB,603953781,SystemVerilog,MEM_MMU_LIB,725,2,2023-03-14 02:22:59+00:00,[],None
57,https://github.com/federicorossifr/ppu.git,2023-03-31 06:16:03+00:00,Hardware implementation of Posit numbers,1,federicorossifr/ppu,621667843,SystemVerilog,ppu,5874,2,2024-04-08 08:40:57+00:00,['paper-code'],None
58,https://github.com/tom-urkin/FIR-filter.git,2023-02-27 12:02:44+00:00,SystemVerilog implementation of generalized FIR filter module and TB,0,tom-urkin/FIR-filter,607142622,SystemVerilog,FIR-filter,4023,2,2023-06-05 09:24:56+00:00,[],None
59,https://github.com/robotman2412/Axolotl-Risc-V.git,2023-03-21 22:04:07+00:00,An implementation of Risc-V and my first 32-bit processor.,0,robotman2412/Axolotl-Risc-V,617193709,SystemVerilog,Axolotl-Risc-V,18986,2,2023-12-06 01:32:45+00:00,[],
60,https://github.com/t-ngtn/cpuex22-hardware.git,2023-02-25 02:46:47+00:00,FPGA implementation of processor for original ISA,0,t-ngtn/cpuex22-hardware,606280363,SystemVerilog,cpuex22-hardware,117,2,2024-02-20 12:57:22+00:00,[],None
61,https://github.com/AlonsoChate/EECS470_Final.git,2023-03-20 19:39:13+00:00,Synthesizable R10000 style 3-way super-scalar out-of-order processor based on subset of RISC-V ISA,0,AlonsoChate/EECS470_Final,616641748,SystemVerilog,EECS470_Final,1925,2,2024-04-05 08:22:28+00:00,[],None
62,https://github.com/nmasten/CPE-333-Final-Project.git,2023-03-12 00:29:47+00:00,Repository for CPE 333 Final Project,0,nmasten/CPE-333-Final-Project,612782750,SystemVerilog,CPE-333-Final-Project,75,2,2023-03-29 01:42:15+00:00,[],None
63,https://github.com/gcasa/NeXT_MiSTer.git,2023-03-29 21:18:17+00:00,This core is meant to implement a NeXTcube on the MiSTer FPGA platform,0,gcasa/NeXT_MiSTer,621030923,SystemVerilog,NeXT_MiSTer,6742,2,2023-08-01 00:11:02+00:00,[],https://api.github.com/licenses/gpl-2.0
64,https://github.com/Youssefmdany/UART.git,2023-03-27 16:59:36+00:00,,0,Youssefmdany/UART,619914293,SystemVerilog,UART,4501,2,2023-09-16 09:21:19+00:00,[],None
65,https://github.com/abdullah8a0/one-chan.git,2023-02-09 17:20:11+00:00,An FPGA-based Chess Engine and TPU,0,abdullah8a0/one-chan,599691868,SystemVerilog,one-chan,143492,2,2024-01-27 19:28:39+00:00,"['chess-engine', 'fpga', 'system-verilog', 'tpu']",None
66,https://github.com/ryuz/jellyvl.git,2023-03-04 11:18:10+00:00,veryl を試してみる,1,ryuz/jellyvl,609500629,SystemVerilog,jellyvl,479,2,2023-08-24 08:51:08+00:00,[],None
67,https://github.com/vani2620/Custom-CPU.git,2023-04-11 03:31:45+00:00,Notes and SystemVerilog code for custom CPU,0,vani2620/Custom-CPU,626224951,SystemVerilog,Custom-CPU,9615,2,2023-04-29 12:50:37+00:00,[],https://api.github.com/licenses/gpl-3.0
68,https://github.com/kaizerbrian7/Verilog_testbench_memory_module.git,2023-04-08 07:27:27+00:00,Verilog testbench for a memory module,0,kaizerbrian7/Verilog_testbench_memory_module,625140636,SystemVerilog,Verilog_testbench_memory_module,3,1,2023-04-08 07:35:50+00:00,[],None
69,https://github.com/AhmedOsama2000/UVM_Environment.git,2023-02-20 14:52:41+00:00,,0,AhmedOsama2000/UVM_Environment,604202386,SystemVerilog,UVM_Environment,11,1,2023-02-23 09:39:08+00:00,[],None
70,https://github.com/kiiisy/MatrixLed.git,2023-03-25 06:57:08+00:00,,0,kiiisy/MatrixLed,618726348,SystemVerilog,MatrixLed,10,1,2023-12-18 13:20:19+00:00,[],https://api.github.com/licenses/mit
71,https://github.com/ZhaochenZhu/CSE-141L.git,2023-02-25 18:51:10+00:00,,1,ZhaochenZhu/CSE-141L,606525473,SystemVerilog,CSE-141L,133,1,2023-05-08 21:38:52+00:00,[],None
72,https://github.com/amkamir82/Computer-Architecture-Project.git,2023-04-14 23:48:16+00:00,,0,amkamir82/Computer-Architecture-Project,628106114,SystemVerilog,Computer-Architecture-Project,992,1,2024-04-01 12:47:56+00:00,[],None
73,https://github.com/zhaoguangzai/remote_update.git,2023-03-14 08:53:14+00:00,FPGA update software,0,zhaoguangzai/remote_update,613777243,SystemVerilog,remote_update,1156,1,2023-06-08 09:24:42+00:00,[],None
74,https://github.com/brsf11/AHB_Lite_Matrix.git,2023-03-30 02:11:22+00:00,,0,brsf11/AHB_Lite_Matrix,621105930,SystemVerilog,AHB_Lite_Matrix,16,1,2023-11-09 09:00:42+00:00,[],None
75,https://github.com/davidel/v_fplib.git,2023-03-05 17:46:11+00:00,Verilog FPU Library,0,davidel/v_fplib,609945050,SystemVerilog,v_fplib,9,1,2023-05-02 07:10:31+00:00,[],
76,https://github.com/Suriya2882002/System-Verilog.git,2023-02-20 17:54:27+00:00,,0,Suriya2882002/System-Verilog,604275579,SystemVerilog,System-Verilog,157,1,2023-03-14 13:10:08+00:00,[],None
77,https://github.com/Ahmed0100/logic_analyzer_vga_fpga_v1_0.git,2023-02-12 10:10:24+00:00,logic_analyzer_vga_fpga_v1_0,0,Ahmed0100/logic_analyzer_vga_fpga_v1_0,600699890,SystemVerilog,logic_analyzer_vga_fpga_v1_0,9,1,2023-12-19 07:42:08+00:00,[],None
78,https://github.com/Grant-Liu-2001/FPGA_FOC.git,2023-03-28 11:26:04+00:00,基于FPGA的FOC电调,0,Grant-Liu-2001/FPGA_FOC,620277886,SystemVerilog,FPGA_FOC,4367,1,2023-12-30 04:04:35+00:00,[],None
79,https://github.com/saswat711/RTL-Designs-and-Testbenches.git,2023-04-02 11:32:12+00:00,In this repo I have design and wrote testbenches for some of the common elements in a digital circuits for a microprocessor,0,saswat711/RTL-Designs-and-Testbenches,622525368,SystemVerilog,RTL-Designs-and-Testbenches,30,1,2023-04-02 17:02:14+00:00,[],None
80,https://github.com/elvisfox/dspba_stft.git,2023-03-25 00:41:28+00:00,,0,elvisfox/dspba_stft,618653598,SystemVerilog,dspba_stft,2332,1,2023-05-14 19:17:43+00:00,[],None
81,https://github.com/xianwen123/AHBRAM.git,2023-02-15 08:25:14+00:00,,0,xianwen123/AHBRAM,601975202,SystemVerilog,AHBRAM,27,1,2023-03-24 14:47:00+00:00,[],None
82,https://github.com/Teintetu/systemverilog-exercise.git,2023-03-18 10:03:21+00:00,systemverilog-exercise,0,Teintetu/systemverilog-exercise,615662014,SystemVerilog,systemverilog-exercise,26,1,2023-03-28 02:46:48+00:00,[],None
83,https://github.com/yz-gu/EE552_Project.git,2023-04-03 21:04:01+00:00,,1,yz-gu/EE552_Project,623174079,SystemVerilog,EE552_Project,43,1,2024-02-26 03:12:29+00:00,[],None
84,https://github.com/Nameer-Iqbal-Ansari/UVM-OOP_work.git,2023-04-16 18:51:24+00:00,This repositroy contains design and UVM based verification codes. All the projects related to harware designing and verification done by myself with the online freelance community and other then freelance community as well.,0,Nameer-Iqbal-Ansari/UVM-OOP_work,628700561,SystemVerilog,UVM-OOP_work,8,1,2023-06-03 09:10:44+00:00,[],None
85,https://github.com/semify-eda/tristan.git,2023-04-03 12:38:31+00:00,,0,semify-eda/tristan,622969346,SystemVerilog,tristan,25589,1,2024-03-05 12:55:21+00:00,[],None
86,https://github.com/bbbjason/Laser-Treatment.git,2023-04-06 08:32:28+00:00,,0,bbbjason/Laser-Treatment,624332600,SystemVerilog,Laser-Treatment,593,1,2024-03-22 03:32:18+00:00,[],None
87,https://github.com/everactive/svmetadata.git,2023-04-12 18:37:18+00:00,SystemVerilog Utilities for adding and managing metadata in classes and blocks.,1,everactive/svmetadata,627080289,SystemVerilog,svmetadata,28,1,2023-04-25 19:42:00+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/tuna5309/Verification-of-8x1-mux-with-uvm.git,2023-04-01 11:20:12+00:00,,0,tuna5309/Verification-of-8x1-mux-with-uvm,622183409,SystemVerilog,Verification-of-8x1-mux-with-uvm,5,1,2023-04-21 04:19:59+00:00,[],None
89,https://github.com/Hayatlodhi/System-Verilog.git,2023-02-19 16:30:38+00:00,,0,Hayatlodhi/System-Verilog,603809265,SystemVerilog,System-Verilog,43,1,2023-02-27 16:25:22+00:00,[],None
90,https://github.com/spacebiz24/SystemVerilog-Basics.git,2023-03-03 18:11:52+00:00,,0,spacebiz24/SystemVerilog-Basics,609264052,SystemVerilog,SystemVerilog-Basics,61,1,2023-03-14 07:30:07+00:00,[],None
91,https://github.com/everactive/bathtub.git,2023-04-12 18:27:54+00:00,"BDD Gherkin implementation in native SystemVerilog, based on UVM.",1,everactive/bathtub,627076589,SystemVerilog,bathtub,36,1,2023-04-25 19:43:40+00:00,[],https://api.github.com/licenses/mit
92,https://github.com/alexPhimanesone/Graphics-Controller-for-FPGA-DE10-Nano.git,2023-02-15 17:56:28+00:00,,0,alexPhimanesone/Graphics-Controller-for-FPGA-DE10-Nano,602201035,SystemVerilog,Graphics-Controller-for-FPGA-DE10-Nano,8702,1,2023-02-15 18:25:30+00:00,[],None
93,https://github.com/zongqing0068/digital-logic.git,2023-02-25 11:25:25+00:00,My digital logic experiment. (hitsz2021 数字逻辑实验),0,zongqing0068/digital-logic,606399245,SystemVerilog,digital-logic,8823,1,2023-04-08 07:10:53+00:00,[],None
94,https://github.com/mddanish05/Verilog.git,2023-02-15 18:19:07+00:00,,0,mddanish05/Verilog,602210146,SystemVerilog,Verilog,205,1,2023-05-16 17:53:45+00:00,[],None
95,https://github.com/canhduc01/wb2apb.git,2023-03-28 09:35:28+00:00,Wishbone to APB bridge ,0,canhduc01/wb2apb,620234029,SystemVerilog,wb2apb,3331,1,2023-05-26 15:12:20+00:00,[],None
96,https://github.com/everactive/volatile-regs.git,2023-04-12 18:41:54+00:00,SystemVerilog volatile-regs,1,everactive/volatile-regs,627081951,SystemVerilog,volatile-regs,52,1,2023-04-25 19:43:31+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/2023-Spring-ECE4278/lab1.git,2023-03-07 09:03:46+00:00,,0,2023-Spring-ECE4278/lab1,610678274,SystemVerilog,lab1,2,1,2023-03-27 03:58:00+00:00,[],None
98,https://github.com/incolore-team/corewave.git,2023-03-19 12:30:37+00:00,,2,incolore-team/corewave,616034067,SystemVerilog,corewave,2834,1,2023-07-06 13:39:24+00:00,[],
99,https://github.com/0xArt/Passe_Passe_Network_Switch.git,2023-04-13 06:34:53+00:00,A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.,1,0xArt/Passe_Passe_Network_Switch,627282413,SystemVerilog,Passe_Passe_Network_Switch,451,1,2024-03-08 10:15:41+00:00,"['ethernet', 'fpga', 'network', 'rgmii', 'rmii', 'switch', 'udp', 'layer-2']",https://api.github.com/licenses/mit
100,https://github.com/pradoom/AHBtoABP_bridge.git,2023-03-15 08:36:33+00:00,,0,pradoom/AHBtoABP_bridge,614265598,SystemVerilog,AHBtoABP_bridge,5009,1,2023-03-15 08:42:12+00:00,[],None
101,https://github.com/tms4517/RISC-V_DDCA.git,2023-02-28 08:21:53+00:00,A RISC-V processor implementation.,1,tms4517/RISC-V_DDCA,607564611,SystemVerilog,RISC-V_DDCA,731,1,2023-08-25 13:55:45+00:00,[],None
102,https://github.com/du6293/single_cycle_processor_systemverilog.git,2023-04-10 09:34:39+00:00,RISC-V single-cycle-processor with system verilog,0,du6293/single_cycle_processor_systemverilog,625870274,SystemVerilog,single_cycle_processor_systemverilog,53,1,2024-03-21 14:15:19+00:00,[],None
103,https://github.com/dineshannayya/qspis.git,2023-02-11 06:34:57+00:00,"Single,Dual and Quad SPI Slave",1,dineshannayya/qspis,600331354,SystemVerilog,qspis,14,1,2023-04-02 03:53:20+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/ayandeephazra/ECE554_GroupProject.git,2023-03-01 00:42:55+00:00,Complex ISA with Branch Predictor and VGA capabilities. Features a custom game that is optimized by branch prediction unit.,0,ayandeephazra/ECE554_GroupProject,607929436,SystemVerilog,ECE554_GroupProject,171427,1,2023-10-22 01:45:58+00:00,"['asm', 'branch', 'capstone', 'design', 'dynamic', 'game', 'ieee', 'indie', 'prediction', 'predictor', 'smith', 'target', 'ece554']",https://api.github.com/licenses/mit
105,https://github.com/Teintetu/sv_asynchronous_fifo.git,2023-03-28 09:51:12+00:00,,0,Teintetu/sv_asynchronous_fifo,620240434,SystemVerilog,sv_asynchronous_fifo,11,1,2023-03-28 10:36:39+00:00,[],None
106,https://github.com/kankshikomre/Traffic-Light-Controller.git,2023-03-28 18:18:35+00:00,"Using System Verilog FSM Coding, design a Traffic Light Controller, and verify the design with a test bench",0,kankshikomre/Traffic-Light-Controller,620461306,SystemVerilog,Traffic-Light-Controller,19,1,2023-08-15 04:50:13+00:00,[],None
107,https://github.com/theophile-gousselot/cv32e40p_rtl.git,2023-03-21 14:45:56+00:00,cv32e40p RTL description: each branch is a version of a protected cv32e40p core ,0,theophile-gousselot/cv32e40p_rtl,617020773,SystemVerilog,cv32e40p_rtl,1007,1,2023-04-20 15:58:40+00:00,[],
108,https://github.com/scarv/eliminate.git,2023-03-16 11:38:30+00:00,eLIMInate: a Leakage-aware ISE for Masked Implementation,1,scarv/eliminate,614818058,SystemVerilog,eliminate,301,1,2023-06-24 20:20:07+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/BakrN/SIMDMultiproc.git,2023-02-21 10:50:20+00:00,,0,BakrN/SIMDMultiproc,604573193,SystemVerilog,SIMDMultiproc,700,1,2023-02-26 20:58:28+00:00,[],None
110,https://github.com/munim-sah75/Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB.git,2023-04-13 09:24:00+00:00,A 32 Bit RISCV Core with APB protocol for data transfer written with SystemVerilog and verilog.,3,munim-sah75/Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB,627347202,SystemVerilog,Design-and-Simulation-of-a-32-bit-RISC-V-Core-and-APB,3404,1,2023-08-24 06:23:29+00:00,[],None
111,https://github.com/taichi-ishitani/bch.git,2023-02-25 14:01:16+00:00,,0,taichi-ishitani/bch,606441088,SystemVerilog,bch,182,1,2023-02-26 04:29:59+00:00,[],https://api.github.com/licenses/apache-2.0
112,https://github.com/mohamedibrahem399/HMC_Controller_Verification.git,2023-02-28 19:40:21+00:00,"This is our graduation project, which talks about making verification for a HMC ( Hybrid Memory Cube) Controller.",3,mohamedibrahem399/HMC_Controller_Verification,607843337,SystemVerilog,HMC_Controller_Verification,12280,1,2023-07-13 21:21:16+00:00,[],None
113,https://github.com/ahmedatef935/Mips-Verification-SystemVerilog.git,2023-03-18 13:33:24+00:00,,0,ahmedatef935/Mips-Verification-SystemVerilog,615718494,SystemVerilog,Mips-Verification-SystemVerilog,9,1,2024-03-05 07:59:58+00:00,[],None
114,https://github.com/ghz-ws/fpga_receiver.git,2023-03-18 09:53:42+00:00,FPGA based Receiver,1,ghz-ws/fpga_receiver,615659462,SystemVerilog,fpga_receiver,65,1,2023-03-19 08:03:06+00:00,[],https://api.github.com/licenses/mit
115,https://github.com/bfaurestal/Cache_Simulator.git,2023-02-07 05:01:56+00:00,,0,bfaurestal/Cache_Simulator,598432984,SystemVerilog,Cache_Simulator,1516,1,2023-03-25 15:32:21+00:00,[],https://api.github.com/licenses/mit
116,https://github.com/ahmedatef935/AES-Verification-SystemVerilog.git,2023-03-18 13:09:06+00:00,,0,ahmedatef935/AES-Verification-SystemVerilog,615711519,SystemVerilog,AES-Verification-SystemVerilog,11,1,2024-01-22 11:10:45+00:00,[],None
117,https://github.com/MuhammadHuzaifa-stu/RISCV-Signle-Cycle-Processor.git,2023-03-23 07:18:42+00:00,Complete RISCV single cycle processor.,0,MuhammadHuzaifa-stu/RISCV-Signle-Cycle-Processor,617821128,SystemVerilog,RISCV-Signle-Cycle-Processor,922,1,2023-04-03 17:07:03+00:00,[],None
118,https://github.com/DOUDIU/AVS3-RDOQ.git,2023-03-07 11:19:19+00:00,,0,DOUDIU/AVS3-RDOQ,610731648,SystemVerilog,AVS3-RDOQ,37028,1,2024-01-30 13:54:09+00:00,[],None
119,https://github.com/danook/cpuex2022-group7-core-public.git,2023-03-07 12:11:19+00:00,"Core, FPU and memory for cpuex 2022 group 7 (public version)",0,danook/cpuex2022-group7-core-public,610751804,SystemVerilog,cpuex2022-group7-core-public,393,1,2024-02-18 22:38:25+00:00,[],None
120,https://github.com/mbcruz96/Cache.git,2023-03-04 19:42:20+00:00,,0,mbcruz96/Cache,609640917,SystemVerilog,Cache,12664,1,2023-05-02 19:45:55+00:00,[],None
121,https://github.com/RickFerreira/EstudosProjetoDeSistemasDigitais.git,2023-03-03 14:31:40+00:00,"Armazeno aqui todos os projetos feitos por mim, juntamente com Patricia Santos, durante a cadeira de Projeto de Sistemas Digitais. Os códigos são feitos para descrição de hardware e testes no FPGA, usando a linguagem SystemVerilog. ",0,RickFerreira/EstudosProjetoDeSistemasDigitais,609173745,SystemVerilog,EstudosProjetoDeSistemasDigitais,36,1,2023-04-02 00:33:19+00:00,[],None
122,https://github.com/tonyalfred/Memory-Verification-using-UVM.git,2023-03-03 16:08:08+00:00,"Build a UVM Environment for an parametrized memory module, including uvm testbench architecture components such as; sequencer, driver, monitor, scoreboard and subscriber. design was verified using QuestaSim.",0,tonyalfred/Memory-Verification-using-UVM,609215887,SystemVerilog,Memory-Verification-using-UVM,10,1,2023-05-04 04:10:22+00:00,[],None
123,https://github.com/ingridjackeline/roteiros-loac.git,2023-03-03 03:44:13+00:00,Roteiros realizados na disciplina Laboratório de Organização e Arquitetura de Computadores.,0,ingridjackeline/roteiros-loac,608949720,SystemVerilog,roteiros-loac,5,1,2023-03-03 04:10:19+00:00,[],None
124,https://github.com/sanket1109/ALPHA-21264-Branch-Predictor-using-System-Verilog.git,2023-04-08 22:19:59+00:00,,0,sanket1109/ALPHA-21264-Branch-Predictor-using-System-Verilog,625366392,SystemVerilog,ALPHA-21264-Branch-Predictor-using-System-Verilog,159,1,2023-04-16 02:35:26+00:00,[],None
125,https://github.com/Marcotronics/100daysofRTL.git,2023-02-23 20:24:11+00:00,Inspired by the #100daysofrtl challenge and @raulbehl to learn SystemVerilog by coding a module every day and improve my design and verification skills.,0,Marcotronics/100daysofRTL,605749421,SystemVerilog,100daysofRTL,1509,1,2023-03-30 08:37:58+00:00,[],None
126,https://github.com/Dieg0C0rd0v4/SPU-Project.git,2023-03-12 01:49:47+00:00,An SPU Project for Computer Architecture,0,Dieg0C0rd0v4/SPU-Project,612795810,SystemVerilog,SPU-Project,4184,1,2023-06-30 15:08:42+00:00,[],None
127,https://github.com/geitanksha/rubiks-cube-simulator.git,2023-03-24 18:46:52+00:00,"Designed and implemented a 3x3 Rubik's Cube Simulator on an FPGA and associated NIOS-II Microcontroller as a System-on-Chip. Skills Employed: SystemVerilog, FPGA development, NIOS-II, SoC, USB Protocol.",0,geitanksha/rubiks-cube-simulator,618565649,SystemVerilog,rubiks-cube-simulator,1500,1,2024-01-13 10:51:09+00:00,"['fpga', 'fpga-soc', 'systemverilog']",None
128,https://github.com/juinchuen/RayTracer.git,2023-04-05 18:32:27+00:00,Ray tracing on an FPGA,0,juinchuen/RayTracer,624097153,SystemVerilog,RayTracer,99070,1,2023-06-01 03:38:38+00:00,[],None
129,https://github.com/Teimir/FPGAClock.git,2023-03-23 20:23:18+00:00,,0,Teimir/FPGAClock,618132215,SystemVerilog,FPGAClock,3341,1,2023-05-19 09:41:31+00:00,[],None
130,https://github.com/chetha123/constraints_systemverilog.git,2023-03-21 13:39:37+00:00,,0,chetha123/constraints_systemverilog,616989591,SystemVerilog,constraints_systemverilog,41,1,2023-09-13 12:48:09+00:00,[],None
131,https://github.com/MasterPlayer/axis_register.git,2023-02-21 08:32:51+00:00,axi-stream output register for alternative output fifo,0,MasterPlayer/axis_register,604521480,SystemVerilog,axis_register,3,1,2023-11-16 06:25:17+00:00,[],https://api.github.com/licenses/mit
132,https://github.com/Salinerojj/cpu.git,2023-02-28 17:28:52+00:00,,0,Salinerojj/cpu,607793087,SystemVerilog,cpu,0,1,2023-11-24 12:51:44+00:00,[],None
133,https://github.com/KaushikVempati/Inter-Integrated-CirCuit-I2C-.git,2023-04-04 10:48:30+00:00,"I2C protocol is a serial communication protocol that is used to connect low-speed devices. For example, EEPROMs, microcontrollers, A/D and D/A converters, and input/output interfaces.",0,KaushikVempati/Inter-Integrated-CirCuit-I2C-,623424181,SystemVerilog,Inter-Integrated-CirCuit-I2C-,11,1,2023-05-23 06:52:32+00:00,[],None
134,https://github.com/nilaydesai13/APB_UVM.git,2023-04-14 18:14:45+00:00,,0,nilaydesai13/APB_UVM,628021863,SystemVerilog,APB_UVM,10,1,2024-02-21 07:16:40+00:00,[],None
135,https://github.com/mauriya0202/BFloat16.git,2023-03-28 12:16:19+00:00,,0,mauriya0202/BFloat16,620299744,SystemVerilog,BFloat16,42,1,2024-03-25 05:09:52+00:00,[],None
136,https://github.com/gabogh123/ggonzalez_rsalas_lpmorales_tdd_1_2023.git,2023-03-09 15:59:59+00:00,Repositorio del curso taller de diseño digital ,0,gabogh123/ggonzalez_rsalas_lpmorales_tdd_1_2023,611819922,SystemVerilog,ggonzalez_rsalas_lpmorales_tdd_1_2023,2042,1,2023-04-14 23:48:43+00:00,[],None
137,https://github.com/milanlazic97/Communication-protocol.git,2023-03-23 02:53:11+00:00,Verification of I2C,0,milanlazic97/Communication-protocol,617749497,SystemVerilog,Communication-protocol,5,1,2023-05-23 06:55:01+00:00,[],None
138,https://github.com/gmejiamtz/spaceinvaders.git,2023-02-28 23:21:26+00:00,Space Invaders implementation on iCEBreaker FPGA development board,1,gmejiamtz/spaceinvaders,607909845,SystemVerilog,spaceinvaders,102,1,2023-03-22 00:20:16+00:00,[],https://api.github.com/licenses/mit
139,https://github.com/aedancullen/vlsi-cordic.git,2023-02-22 23:13:52+00:00,"Fixed-point CORDIC core in Verilog, with synthesis, PnR, and simulation",0,aedancullen/vlsi-cordic,605323803,SystemVerilog,vlsi-cordic,13422,1,2024-02-13 13:29:38+00:00,[],None
140,https://github.com/amankv22/aes.git,2023-02-25 18:57:31+00:00,Formal verification of Advanced Encryption Standard (AES),0,amankv22/aes,606527031,SystemVerilog,aes,1808,1,2024-01-22 11:12:33+00:00,[],None
141,https://github.com/mohamedElbouazzati/CV32E40P-Diwall.git,2023-02-27 15:13:49+00:00,,0,mohamedElbouazzati/CV32E40P-Diwall,607225388,SystemVerilog,CV32E40P-Diwall,5912,1,2023-12-23 14:26:37+00:00,[],None
142,https://github.com/erwanregy/Neural-Network-on-an-FPGA.git,2023-02-18 17:52:34+00:00,"Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration",0,erwanregy/Neural-Network-on-an-FPGA,603501805,SystemVerilog,Neural-Network-on-an-FPGA,3247,1,2024-04-07 15:38:53+00:00,"['fpga', 'neural-network', 'rtl', 'vivado', 'xilinx', 'zynq-7000']",https://api.github.com/licenses/apache-2.0
143,https://github.com/mmzeynalli/RISC-V.git,2023-03-30 21:59:15+00:00,A simple 32-bit 5-stage RISC-V processor in SystemVerilog based on the book Computer Organization and Design by Patterson & Hennesy. Inspired by https://github.com/masoud-ata/PH-RISC-V,0,mmzeynalli/RISC-V,621543089,SystemVerilog,RISC-V,363,1,2023-11-12 11:31:16+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/pt10160/EE271-digital-circuit-and-system.git,2023-03-29 05:52:26+00:00,Star it if it helps,0,pt10160/EE271-digital-circuit-and-system,620658621,SystemVerilog,EE271-digital-circuit-and-system,50708,1,2023-07-28 03:03:13+00:00,[],None
145,https://github.com/seabeam/yuu_int.git,2023-04-09 10:35:23+00:00,UVM interrupt VIP,0,seabeam/yuu_int,625509255,SystemVerilog,yuu_int,5,1,2023-06-03 14:17:23+00:00,[],https://api.github.com/licenses/mit
146,https://github.com/satiwari26/OTTER.git,2023-03-04 07:25:24+00:00,"This repository contains the source code and implementation files for a 50 mega hertz processor designed using system Verilog. The code has been programmed onto the Basys 3 board, allowing for physical testing and verification of the processor's functionality.",0,satiwari26/OTTER,609444256,SystemVerilog,OTTER,1264,1,2024-03-20 02:53:57+00:00,[],None
147,https://github.com/fpgasystems/loadbalancer.git,2023-03-24 21:05:06+00:00,,0,fpgasystems/loadbalancer,618606674,SystemVerilog,loadbalancer,638,1,2024-04-02 01:01:41+00:00,[],None
148,https://github.com/Gharbaoui/single-cycle-cpu.git,2023-02-15 15:42:27+00:00,,0,Gharbaoui/single-cycle-cpu,602147647,SystemVerilog,single-cycle-cpu,313,1,2023-02-15 16:33:26+00:00,[],None
149,https://github.com/nikaemami/Latches-and-Flip-Flops.git,2023-02-10 07:42:09+00:00,"Generating basic D-Latch, SR-Latch, and flip-flops in SystemVerilog",0,nikaemami/Latches-and-Flip-Flops,599931660,SystemVerilog,Latches-and-Flip-Flops,11,1,2023-06-27 10:58:44+00:00,[],None
150,https://github.com/kirolossedra/Pipelined-MIPS-UVM-Based-Verification.git,2023-02-25 15:46:46+00:00,,0,kirolossedra/Pipelined-MIPS-UVM-Based-Verification,606472646,SystemVerilog,Pipelined-MIPS-UVM-Based-Verification,6,1,2023-09-09 09:06:01+00:00,[],None
151,https://github.com/XiangYuZhou0204/APB-I2C-brige-Verication.git,2023-03-24 09:00:01+00:00,,0,XiangYuZhou0204/APB-I2C-brige-Verication,618339017,SystemVerilog,APB-I2C-brige-Verication,2534,1,2023-08-03 08:05:40+00:00,[],None
152,https://github.com/gblecke/Basys_3_Snake_Game.git,2023-04-06 20:02:49+00:00,This collection of files is a vivado project that operates a snake game using a VGA connection to a monitor.,0,gblecke/Basys_3_Snake_Game,624587259,SystemVerilog,Basys_3_Snake_Game,4676,1,2023-10-20 14:18:04+00:00,[],None
153,https://github.com/ourspalois/PinAIpple.git,2023-03-27 14:45:43+00:00,A system integration of a static low power accelerator of bayesian machines (based on IBEX/lowriscv),0,ourspalois/PinAIpple,619852484,SystemVerilog,PinAIpple,377,1,2023-11-06 16:00:06+00:00,[],None
154,https://github.com/deepakmk7835/uvm_projects.git,2023-03-01 06:55:01+00:00,Repo that contains all the code related to UVM,0,deepakmk7835/uvm_projects,608027071,SystemVerilog,uvm_projects,22,1,2023-03-07 10:59:07+00:00,[],None
155,https://github.com/panszm/AGH_MTM_UEC2.git,2023-03-02 18:23:24+00:00,University course exercises and project,0,panszm/AGH_MTM_UEC2,608784980,SystemVerilog,AGH_MTM_UEC2,17475,1,2023-09-01 20:23:19+00:00,[],None
156,https://github.com/MuhammadHuzaifa-stu/UART.git,2023-03-06 18:12:57+00:00,This time I'm trying to implement UART frame/transmitter by using system verilog.,0,MuhammadHuzaifa-stu/UART,610412741,SystemVerilog,UART,753,1,2023-03-06 18:17:24+00:00,[],None
157,https://github.com/vishwajeet-sinh/Verification-of-Vending-Machine.git,2023-03-04 22:01:26+00:00,Verification of Vending Machien,0,vishwajeet-sinh/Verification-of-Vending-Machine,609671723,SystemVerilog,Verification-of-Vending-Machine,106,1,2024-03-09 14:59:00+00:00,[],None
158,https://github.com/pviprushi/rv16_cpu.git,2023-02-07 10:17:37+00:00,RISC-V based 16bit cpu,0,pviprushi/rv16_cpu,598539344,SystemVerilog,rv16_cpu,23,0,2023-02-16 09:07:26+00:00,[],None
159,https://github.com/Nischalm1996/NJP_lab1_632.git,2023-02-14 21:27:29+00:00,repository to burn TRNG into an ALtera and measure various parameters,0,Nischalm1996/NJP_lab1_632,601806098,SystemVerilog,NJP_lab1_632,15188,0,2023-02-22 22:01:16+00:00,[],None
160,https://github.com/alexnullrefex/ECE385_coursework.git,2023-02-16 23:54:55+00:00,,0,alexnullrefex/ECE385_coursework,602785926,SystemVerilog,ECE385_coursework,22,0,2023-02-16 23:55:38+00:00,[],https://api.github.com/licenses/gpl-3.0
161,https://github.com/LeeRaeIk/hyundai_portfolio.git,2023-02-17 07:30:09+00:00,,0,LeeRaeIk/hyundai_portfolio,602903677,SystemVerilog,hyundai_portfolio,103093,0,2023-02-17 07:32:58+00:00,[],None
162,https://github.com/Diegs18/525_lab4.git,2023-04-07 13:44:50+00:00,,0,Diegs18/525_lab4,624881054,SystemVerilog,525_lab4,5755,0,2023-04-15 23:31:08+00:00,[],None
163,https://github.com/Jabiwockeez/Projects-Done.git,2023-04-12 10:03:15+00:00,These are some of the projects that I have accomplished in school.,0,Jabiwockeez/Projects-Done,626863234,SystemVerilog,Projects-Done,6413,0,2023-04-12 10:19:13+00:00,[],None
164,https://github.com/Risc-V-ers/yo.git,2023-04-12 21:32:40+00:00,,0,Risc-V-ers/yo,627138067,SystemVerilog,yo,1,0,2023-05-18 17:10:19+00:00,[],None
165,https://github.com/nikhil123123/Verification-of-64-16_Synchronous_FIFO.git,2023-04-15 19:17:58+00:00,,0,nikhil123123/Verification-of-64-16_Synchronous_FIFO,628382474,SystemVerilog,Verification-of-64-16_Synchronous_FIFO,3,0,2023-04-19 11:06:26+00:00,[],None
166,https://github.com/srilven/svfinal_risc.git,2023-03-21 17:43:33+00:00,,0,srilven/svfinal_risc,617099915,SystemVerilog,svfinal_risc,2256,0,2023-03-25 06:20:02+00:00,[],None
167,https://github.com/sleepy-h/parametric_de_serial.git,2023-03-26 13:47:31+00:00,,0,sleepy-h/parametric_de_serial,619174603,SystemVerilog,parametric_de_serial,4,0,2023-03-26 15:00:38+00:00,[],None
168,https://github.com/sangwookim98/ece385_FinalProject.git,2023-03-24 05:58:30+00:00,Final Project of recreating Metal Gear from 1987 using SystemVerilog,0,sangwookim98/ece385_FinalProject,618278827,SystemVerilog,ece385_FinalProject,21716,0,2023-03-24 06:05:53+00:00,[],None
169,https://github.com/ZiChengHuang915/MIPS.git,2023-03-21 14:45:32+00:00,MIPS implementations in Verilog with different features,0,ZiChengHuang915/MIPS,617020554,SystemVerilog,MIPS,3154,0,2023-03-21 15:04:53+00:00,[],None
170,https://github.com/WanShuan/Digital-IC-Design_Final-Project.git,2023-03-21 14:11:26+00:00,,0,WanShuan/Digital-IC-Design_Final-Project,617004422,SystemVerilog,Digital-IC-Design_Final-Project,270,0,2023-03-21 14:12:33+00:00,[],None
171,https://github.com/ZayaV/DigitalDesignSchool.git,2023-03-30 17:16:01+00:00,,0,ZayaV/DigitalDesignSchool,621445354,SystemVerilog,DigitalDesignSchool,21782,0,2023-03-30 17:28:29+00:00,[],None
172,https://github.com/Fearse/Pipeline-processor-core.git,2023-03-30 19:32:57+00:00,Конвейерное процессорное ядро. Гарвардская архитектура. Арифметическая прогрессия,0,Fearse/Pipeline-processor-core,621497057,SystemVerilog,Pipeline-processor-core,421,0,2023-09-13 12:58:58+00:00,[],None
173,https://github.com/arkeks/SPI_fpga.git,2023-03-31 08:22:06+00:00,My realisation of SPI protocol on SystemVerilog.,0,arkeks/SPI_fpga,621713031,SystemVerilog,SPI_fpga,10,0,2023-04-03 13:59:11+00:00,[],None
174,https://github.com/delias2798/earce_computer_architecture_1_2023_grupal.git,2023-04-08 23:57:16+00:00,"Crear una aplicacion empleando la arquitectura disenada, con el fin de implementar la aplicacion descrita. Debe realizar un programa (‘compilador’) que permita traducir las instrucciones del ISA a binario, con la finalidad de ejecutarlo en el procesador. ",0,delias2798/earce_computer_architecture_1_2023_grupal,625382920,SystemVerilog,earce_computer_architecture_1_2023_grupal,370617,0,2023-05-16 13:18:33+00:00,[],None
175,https://github.com/OozoraCielo/Extending-a-32-bit-CPU-Instruction-Set.git,2023-04-12 01:27:03+00:00,A University of the Philippines Diliman Projects that focuses on learning system verilog,0,OozoraCielo/Extending-a-32-bit-CPU-Instruction-Set,626693325,SystemVerilog,Extending-a-32-bit-CPU-Instruction-Set,2145,0,2023-04-12 02:03:15+00:00,[],None
176,https://github.com/Mopplikus/LAP_hls_benchmarks.git,2023-04-05 09:40:20+00:00,,0,Mopplikus/LAP_hls_benchmarks,623882330,SystemVerilog,LAP_hls_benchmarks,8181502,0,2023-04-26 23:47:51+00:00,[],None
177,https://github.com/tuna5309/Verification-of-d-flip-flop-with-uvm.git,2023-04-05 10:10:16+00:00,Verification-of-d-flip-flop-with-uvm,0,tuna5309/Verification-of-d-flip-flop-with-uvm,623894068,SystemVerilog,Verification-of-d-flip-flop-with-uvm,4,0,2023-04-05 10:16:09+00:00,[],None
178,https://github.com/BrendanJamesLynskey/RTL_dividers.git,2023-04-05 08:57:27+00:00,"Conventional RTL dividers, with TBs  ",0,BrendanJamesLynskey/RTL_dividers,623866270,SystemVerilog,RTL_dividers,12,0,2023-04-05 08:58:43+00:00,[],None
179,https://github.com/2AA4-W23/Island_Generator.git,2023-04-05 01:24:30+00:00,a4-urbanism-hamzahrawasia created by GitHub Classroom,1,2AA4-W23/Island_Generator,623736594,SystemVerilog,Island_Generator,360,0,2023-09-22 02:04:55+00:00,[],https://api.github.com/licenses/lgpl-2.1
180,https://github.com/kankshikomre/32_ALU_Preprocessor-with-Verification.git,2023-04-02 10:02:26+00:00,"32 ALU Preprocessor (2 stage pipelined) with verification using Driver, Generator, Scoreboard and Monitor",0,kankshikomre/32_ALU_Preprocessor-with-Verification,622501705,SystemVerilog,32_ALU_Preprocessor-with-Verification,27,0,2023-04-02 10:16:46+00:00,[],None
181,https://github.com/MarkHoreni/SOC-Class-Project.git,2023-03-16 16:32:35+00:00,,0,MarkHoreni/SOC-Class-Project,614949049,SystemVerilog,SOC-Class-Project,50221,0,2023-05-14 16:51:05+00:00,[],None
182,https://github.com/lleones/OAC-LOAC.git,2023-03-21 20:25:41+00:00,Respositório contendo minhas anotações utilizadas nas disciplinas Organização e arquitetura dos computadores(OAC) e Laboratório de organização e arquitetura dos computadores(LOAC).,0,lleones/OAC-LOAC,617163398,SystemVerilog,OAC-LOAC,1732,0,2023-04-19 14:13:06+00:00,[],None
183,https://github.com/malikshanaah1999/WIFI_Malik.git,2023-03-17 18:58:29+00:00,,0,malikshanaah1999/WIFI_Malik,615464851,SystemVerilog,WIFI_Malik,11,0,2023-03-17 19:00:39+00:00,[],None
184,https://github.com/milanlazic97/UART-communication-protocol.git,2023-03-20 03:19:42+00:00,verification of UART ,0,milanlazic97/UART-communication-protocol,616267121,SystemVerilog,UART-communication-protocol,5,0,2023-03-20 03:20:43+00:00,[],None
185,https://github.com/MahmoudHanno/FIFO-verification.git,2023-03-23 09:32:51+00:00,,0,MahmoudHanno/FIFO-verification,617869589,SystemVerilog,FIFO-verification,2,0,2023-03-23 09:33:17+00:00,[],None
186,https://github.com/robotmir/UVM-apb-completer.git,2023-03-23 17:17:38+00:00,,0,robotmir/UVM-apb-completer,618064544,SystemVerilog,UVM-apb-completer,8744,0,2023-04-13 05:01:09+00:00,[],None
187,https://github.com/jc123488/icc_2021.git,2023-03-25 04:38:44+00:00,,1,jc123488/icc_2021,618697090,SystemVerilog,icc_2021,90,0,2023-03-25 04:41:43+00:00,[],None
188,https://github.com/balajikollapdx/SV_prj_10.git,2023-03-25 05:41:12+00:00,Project_10 System Verilog,0,balajikollapdx/SV_prj_10,618709386,SystemVerilog,SV_prj_10,653,0,2023-03-25 05:52:42+00:00,[],None
189,https://github.com/GaryChen886/2023icc.git,2023-03-29 05:55:54+00:00,,0,GaryChen886/2023icc,620659720,SystemVerilog,2023icc,6,0,2023-03-29 05:56:32+00:00,[],None
190,https://github.com/Kenta11/micro-alpha.git,2023-03-18 08:46:42+00:00,A tiny microprogram-controlled CISC processor,0,Kenta11/micro-alpha,615642774,SystemVerilog,micro-alpha,44,0,2023-04-01 18:07:07+00:00,[],https://api.github.com/licenses/mit
191,https://github.com/Vinupriya-2502/UVM_Project_1.git,2023-03-18 10:00:27+00:00,,0,Vinupriya-2502/UVM_Project_1,615661236,SystemVerilog,UVM_Project_1,37,0,2023-03-18 10:04:04+00:00,[],None
192,https://github.com/Perumaltuty/UVM_PROJECT_1.git,2023-03-18 07:01:54+00:00,,0,Perumaltuty/UVM_PROJECT_1,615618731,SystemVerilog,UVM_PROJECT_1,30,0,2023-03-18 07:10:23+00:00,[],None
193,https://github.com/edziem2/slc3.git,2023-02-26 21:01:54+00:00,,0,edziem2/slc3,606887366,SystemVerilog,slc3,9212,0,2023-02-26 21:09:14+00:00,[],None
194,https://github.com/ibrahimhamada/Pipelined-ARM-Processor-using-System-Verilog.git,2023-02-20 21:09:35+00:00,The project aims to Implement the pipelined ARM processor using system Verilog with a Hazard Unit.,1,ibrahimhamada/Pipelined-ARM-Processor-using-System-Verilog,604338860,SystemVerilog,Pipelined-ARM-Processor-using-System-Verilog,2306,0,2023-05-14 19:16:26+00:00,[],None
195,https://github.com/baristanunal/CS223_MicroProcessor.git,2023-03-03 07:05:08+00:00,The project of CS223 Digital Design course. A basic microprocessor implementation with SystemVerilog.,0,baristanunal/CS223_MicroProcessor,609004172,SystemVerilog,CS223_MicroProcessor,28,0,2023-03-03 07:13:04+00:00,[],None
196,https://github.com/zxc6562138/UVM-EXAMPLE.git,2023-03-03 13:21:42+00:00,,0,zxc6562138/UVM-EXAMPLE,609144192,SystemVerilog,UVM-EXAMPLE,17,0,2023-03-03 13:30:15+00:00,[],None
197,https://github.com/GAlexakis/IC-TicTacToe.git,2023-03-14 08:35:13+00:00,Tic tac toe game for an FPGA using VGA controller,0,GAlexakis/IC-TicTacToe,613770143,SystemVerilog,IC-TicTacToe,5,0,2023-03-14 08:45:34+00:00,[],None
198,https://github.com/Monirul305/Design-and-Verification-of-a-RISC--V-Multicycle-Processor-and-a-Memory-Controller-with-Wishbone-Inte.git,2023-03-15 10:55:19+00:00,,0,Monirul305/Design-and-Verification-of-a-RISC--V-Multicycle-Processor-and-a-Memory-Controller-with-Wishbone-Inte,614319810,SystemVerilog,Design-and-Verification-of-a-RISC--V-Multicycle-Processor-and-a-Memory-Controller-with-Wishbone-Inte,510,0,2023-03-15 10:56:39+00:00,[],None
199,https://github.com/Perumaltuty/System_Verilog.git,2023-02-20 16:51:58+00:00,,0,Perumaltuty/System_Verilog,604252040,SystemVerilog,System_Verilog,185,0,2023-02-20 16:52:55+00:00,[],None
200,https://github.com/VictorAmb112/TSC.git,2023-02-20 17:50:12+00:00,,0,VictorAmb112/TSC,604274039,SystemVerilog,TSC,8213,0,2023-03-27 12:07:03+00:00,[],None
201,https://github.com/SimonDar/TFE4171-Design_of_Digital_Systems_2.git,2023-02-20 14:41:22+00:00,,0,SimonDar/TFE4171-Design_of_Digital_Systems_2,604197376,SystemVerilog,TFE4171-Design_of_Digital_Systems_2,6644,0,2023-02-20 14:54:41+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/wprobst1/Lab1.git,2023-02-17 21:07:04+00:00,,0,wprobst1/Lab1,603206929,SystemVerilog,Lab1,51,0,2023-02-17 21:15:36+00:00,[],None
203,https://github.com/MihaiComanoiu/TSC.git,2023-02-20 06:46:03+00:00,,0,MihaiComanoiu/TSC,604017789,SystemVerilog,TSC,8015,0,2023-03-06 07:38:40+00:00,[],None
204,https://github.com/thanavignesh/System_verilog.git,2023-02-22 16:27:52+00:00,,0,thanavignesh/System_verilog,605189075,SystemVerilog,System_verilog,67,0,2023-02-22 16:34:45+00:00,[],None
205,https://github.com/RaduTns/TSC_2022-2023.git,2023-02-21 10:13:20+00:00,Laborator TSC,0,RaduTns/TSC_2022-2023,604559348,SystemVerilog,TSC_2022-2023,8021,0,2023-03-12 22:47:38+00:00,[],None
206,https://github.com/abhijeet8prem/ece-571-final-project.git,2023-02-27 20:39:18+00:00,project to model a system that can detect and correct errors using 16 bit CRC in System Verilog,0,abhijeet8prem/ece-571-final-project,607360665,SystemVerilog,ece-571-final-project,102,0,2023-03-25 03:55:57+00:00,[],None
207,https://github.com/dg2300/PULSEDETEC_OVMTB.git,2023-02-24 07:13:00+00:00,Simple Pulse detector RTL  and OVM_TB ,0,dg2300/PULSEDETEC_OVMTB,605915863,SystemVerilog,PULSEDETEC_OVMTB,6,0,2023-08-02 18:09:23+00:00,[],None
208,https://github.com/Yashovardhan15/full_adder_rtl_design.git,2023-02-25 09:58:58+00:00,"Implementing a Full adder using System verilog to add 2 operands, returning the sum and carry.",0,Yashovardhan15/full_adder_rtl_design,606377426,SystemVerilog,full_adder_rtl_design,905,0,2023-02-25 14:00:42+00:00,[],https://api.github.com/licenses/lgpl-2.1
209,https://github.com/kankshikomre/Scripting-and-Automation.git,2023-02-25 12:39:14+00:00,"An Automatic Library Evaluation Framework that automates the synthesis flow of the Xilinx Vivado Tool. The script takes Verilog Files as Input and Synthesizes all of them. The area, power, and delay report is generated for all the designs and combined in the form of a CSV file.",0,kankshikomre/Scripting-and-Automation,606417983,SystemVerilog,Scripting-and-Automation,36,0,2023-02-27 17:34:36+00:00,[],None
210,https://github.com/oga-engineering/codma_fyp.git,2023-02-28 12:28:06+00:00,"The CODMA is my final year masters' project, started in 2023. I like to add to this project when I have an opportunity and have learnt new skills that are of use to the project.. This is the initial un-pipelined version of the design.",0,oga-engineering/codma_fyp,607659036,SystemVerilog,codma_fyp,4225,0,2023-10-31 10:22:21+00:00,[],None
211,https://github.com/vaibhavturaga/ECE270.git,2023-03-11 15:23:21+00:00,,0,vaibhavturaga/ECE270,612650050,SystemVerilog,ECE270,11,0,2023-03-11 15:24:14+00:00,[],None
212,https://github.com/sajjadahmed677/riscv-soc.git,2023-03-07 12:01:23+00:00,,0,sajjadahmed677/riscv-soc,610747589,SystemVerilog,riscv-soc,228,0,2023-03-07 12:59:57+00:00,[],https://api.github.com/licenses/apache-2.0
213,https://github.com/Reammaer/uvm_config_db.git,2023-03-06 21:41:50+00:00,Different ways to configurate database in uvm,0,Reammaer/uvm_config_db,610485448,SystemVerilog,uvm_config_db,12,0,2023-03-08 19:42:20+00:00,[],None
214,https://github.com/gullahmed1/CV32E40P-Wrapper.git,2023-03-09 07:37:03+00:00,,0,gullahmed1/CV32E40P-Wrapper,611617930,SystemVerilog,CV32E40P-Wrapper,4,0,2023-03-09 07:37:30+00:00,[],None
215,https://github.com/gorkemnisanci96/G100DaysOfRTL.git,2023-02-16 21:58:08+00:00,,1,gorkemnisanci96/G100DaysOfRTL,602757324,SystemVerilog,G100DaysOfRTL,2464,0,2023-02-16 22:00:47+00:00,[],None
216,https://github.com/RaviduHM99/RoXXon-RISCV-Processor.git,2023-03-07 05:07:20+00:00,,0,RaviduHM99/RoXXon-RISCV-Processor,610600564,SystemVerilog,RoXXon-RISCV-Processor,3799,0,2023-12-09 14:39:22+00:00,[],None
217,https://github.com/tiliosys/Vermicel-CPU-SystemVerilog.git,2023-04-15 15:11:18+00:00,A small CPU core based on the RISC-V specification,1,tiliosys/Vermicel-CPU-SystemVerilog,628315920,SystemVerilog,Vermicel-CPU-SystemVerilog,299,0,2023-04-15 15:28:25+00:00,[],https://api.github.com/licenses/cern-ohl-w-2.0
218,https://github.com/Jlparedes2211/Ibex_led_example.git,2023-03-20 16:16:30+00:00,USFQ Ibex,0,Jlparedes2211/Ibex_led_example,616560842,SystemVerilog,Ibex_led_example,388,0,2023-03-20 16:20:38+00:00,[],None
219,https://github.com/guzhirong/Axi_Can_Lite.git,2023-03-09 01:53:56+00:00,IP CORE--Axi_Can_Lite,0,guzhirong/Axi_Can_Lite,611523407,SystemVerilog,Axi_Can_Lite,1920,0,2023-03-09 02:01:16+00:00,[],None
220,https://github.com/2023-Spring-ECE4278/lab2.git,2023-03-08 01:49:06+00:00,,0,2023-Spring-ECE4278/lab2,611046553,SystemVerilog,lab2,3,0,2023-03-08 08:34:32+00:00,[],None
221,https://github.com/Krishnachaitanya-422/Router-1x3-uvm-Verification.git,2023-03-16 01:39:26+00:00,This project verifies the 1x3 router design with uvm based Methodology,0,Krishnachaitanya-422/Router-1x3-uvm-Verification,614631046,SystemVerilog,Router-1x3-uvm-Verification,79,0,2023-04-02 05:31:27+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/MuhammadMajiid/LFSR.git,2023-03-21 23:08:15+00:00,"Decryption Using LFSR, Modelled using System Verilog HDL",0,MuhammadMajiid/LFSR,617211236,SystemVerilog,LFSR,89,0,2023-09-29 14:10:41+00:00,[],None
223,https://github.com/1999xyf/axi_stream_insert_header.git,2023-04-15 06:06:25+00:00,,0,1999xyf/axi_stream_insert_header,628174843,SystemVerilog,axi_stream_insert_header,4,0,2023-04-15 06:21:08+00:00,[],None
224,https://github.com/PonakLiu/my_cva6.git,2023-04-14 06:59:23+00:00,cva6_testing,0,PonakLiu/my_cva6,627770832,SystemVerilog,my_cva6,6039,0,2023-04-14 07:26:15+00:00,[],None
225,https://github.com/nguyen-noah-uet/HeThongVxlProjs.git,2023-04-16 10:23:58+00:00,,0,nguyen-noah-uet/HeThongVxlProjs,628557075,SystemVerilog,HeThongVxlProjs,8,0,2023-04-16 10:39:14+00:00,[],None
226,https://github.com/Krishnachaitanya-422/AHB-APB-Bridge-UVM-Verification-project.git,2023-04-12 02:36:59+00:00,This project verifies the Bridge between connection of AHB and APB protocols,0,Krishnachaitanya-422/AHB-APB-Bridge-UVM-Verification-project,626712488,SystemVerilog,AHB-APB-Bridge-UVM-Verification-project,14,0,2023-04-12 02:38:14+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/Krupski37/Prosta-jednostka-ALU-z-wykorzystaniem-VERILOG.git,2023-04-01 14:31:55+00:00,,0,Krupski37/Prosta-jednostka-ALU-z-wykorzystaniem-VERILOG,622239574,SystemVerilog,Prosta-jednostka-ALU-z-wykorzystaniem-VERILOG,5864,0,2023-04-08 06:49:40+00:00,[],None
228,https://github.com/u310720/2022-Spring-NCU-VLSI-Testing.git,2023-04-09 13:03:17+00:00,,0,u310720/2022-Spring-NCU-VLSI-Testing,625546958,SystemVerilog,2022-Spring-NCU-VLSI-Testing,2501,0,2023-04-09 13:16:54+00:00,[],None
229,https://github.com/GiorgosPelekidis/comp-arch-2023.git,2023-03-12 13:30:11+00:00,,0,GiorgosPelekidis/comp-arch-2023,612952421,SystemVerilog,comp-arch-2023,377,0,2023-03-16 20:17:31+00:00,[],None
230,https://github.com/Suriya2882002/UVM_PROJECT1.git,2023-03-18 11:52:01+00:00,,0,Suriya2882002/UVM_PROJECT1,615690170,SystemVerilog,UVM_PROJECT1,24,0,2023-09-13 12:45:55+00:00,[],None
231,https://github.com/Carlos12001/bin_converter.git,2023-03-17 16:52:01+00:00,,0,Carlos12001/bin_converter,615422268,SystemVerilog,bin_converter,2,0,2023-03-17 16:52:09+00:00,[],None
232,https://github.com/Jorge-Padilla/DM_Padilla_Gutierrez_RISC_V.git,2023-03-17 20:41:50+00:00,Implementation of a RISC-V for the Microprocessors Design Class,0,Jorge-Padilla/DM_Padilla_Gutierrez_RISC_V,615495212,SystemVerilog,DM_Padilla_Gutierrez_RISC_V,357098,0,2023-03-17 21:02:45+00:00,[],None
233,https://github.com/idane2309/CSE-469.git,2023-03-18 22:52:42+00:00,Computer Architecture,0,idane2309/CSE-469,615868346,SystemVerilog,CSE-469,785,0,2023-03-18 23:20:20+00:00,[],None
234,https://github.com/ewertonsantos/alu_m.git,2023-03-17 14:13:59+00:00,a simple aritimetic and logic unit in system verilog,0,ewertonsantos/alu_m,615359460,SystemVerilog,alu_m,2,0,2023-03-17 14:15:08+00:00,[],None
235,https://github.com/luna09666/risc_v-system_verilog.git,2023-03-28 06:01:06+00:00,,0,luna09666/risc_v-system_verilog,620149593,SystemVerilog,risc_v-system_verilog,10,0,2023-03-28 06:08:17+00:00,[],None
236,https://github.com/samdeutrom/i2c.git,2023-04-05 09:26:22+00:00,System Verilog Module for i2c Master,0,samdeutrom/i2c,623877139,SystemVerilog,i2c,40,0,2023-04-05 09:26:28+00:00,[],https://api.github.com/licenses/gpl-3.0
237,https://github.com/YuriDants/IdentificadorDeSequencia.git,2023-04-03 01:29:27+00:00,,0,YuriDants/IdentificadorDeSequencia,622748465,SystemVerilog,IdentificadorDeSequencia,2,0,2023-04-03 01:41:02+00:00,[],None
238,https://github.com/EdisonLam-USYD/Multi-Precision-CNN.git,2023-04-03 06:35:10+00:00,2023 Thesis,0,EdisonLam-USYD/Multi-Precision-CNN,622828223,SystemVerilog,Multi-Precision-CNN,254,0,2023-04-12 01:20:17+00:00,[],https://api.github.com/licenses/mit
239,https://github.com/kutaytire/CS-223-Assignments.git,2023-03-08 19:34:49+00:00,Assignments of Bilkent University CS223 course.,0,kutaytire/CS-223-Assignments,611417076,SystemVerilog,CS-223-Assignments,1003,0,2023-03-09 12:58:08+00:00,[],None
240,https://github.com/anconet/verilogExample.git,2023-03-10 17:07:31+00:00,An example project using System Verilog for the Test Bench and Verilog for RTL.,0,anconet/verilogExample,612316629,SystemVerilog,verilogExample,14,0,2023-03-11 20:44:38+00:00,[],None
241,https://github.com/Gadamsettisivasaisrinivasrao/SVFINALPROJECT.git,2023-03-13 05:30:55+00:00,,1,Gadamsettisivasaisrinivasrao/SVFINALPROJECT,613203873,SystemVerilog,SVFINALPROJECT,2,0,2023-03-13 05:31:57+00:00,[],None
242,https://github.com/karthdjd/PRACTICE-SV.git,2023-03-11 04:34:48+00:00,,0,karthdjd/PRACTICE-SV,612484627,SystemVerilog,PRACTICE-SV,2,0,2023-03-11 04:58:39+00:00,[],None
243,https://github.com/jayagollavilli/system-verilog.git,2023-03-11 08:02:39+00:00,,0,jayagollavilli/system-verilog,612529065,SystemVerilog,system-verilog,911,0,2023-03-11 08:24:43+00:00,[],None
244,https://github.com/bhagi-kiran/uvm-casestudies.git,2023-03-06 06:48:25+00:00,"These are some codes that I practiced at CDAC, Noida.",0,bhagi-kiran/uvm-casestudies,610133672,SystemVerilog,uvm-casestudies,6349,0,2023-03-17 07:23:57+00:00,[],None
245,https://github.com/abarajithan11/TritonRTL.git,2023-04-12 19:57:14+00:00,Selective TMR Framework for High-Reliability DNN Implementations in SystemVerilog,0,abarajithan11/TritonRTL,627108801,SystemVerilog,TritonRTL,761,0,2023-05-20 03:27:16+00:00,[],None
246,https://github.com/DeepSweeter/Implementation-of-AM2940.git,2023-04-16 17:52:20+00:00,,0,DeepSweeter/Implementation-of-AM2940,628684166,SystemVerilog,Implementation-of-AM2940,11,0,2023-07-01 05:33:29+00:00,[],None
247,https://github.com/padung99/Prac_ITMO_2023.git,2023-02-09 16:36:45+00:00,,0,padung99/Prac_ITMO_2023,599674632,SystemVerilog,Prac_ITMO_2023,35526,0,2023-02-09 16:52:53+00:00,[],None
248,https://github.com/nbathula16/SV-Project.git,2023-02-22 00:51:36+00:00,32-bit Single Precision Floating point Multiplication,0,nbathula16/SV-Project,604872623,SystemVerilog,SV-Project,6279,0,2023-03-24 19:47:06+00:00,"['conditional-compilation', 'constraint', 'coverage', 'floating-point', 'multiplier', 'normalization', 'randomization', 'testbench', 'directed-testing']",None
249,https://github.com/SDP-2023/Proyecto1.git,2023-02-21 07:18:14+00:00,Contador coche fantástico,0,SDP-2023/Proyecto1,604496085,SystemVerilog,Proyecto1,7778,0,2023-05-23 07:31:21+00:00,[],None
250,https://github.com/Eliott-Henry/Controleur-video-FPGA.git,2023-02-22 15:49:25+00:00,,0,Eliott-Henry/Controleur-video-FPGA,605173502,SystemVerilog,Controleur-video-FPGA,11956,0,2023-02-22 15:51:19+00:00,[],None
251,https://github.com/AbhayPatil/DigitalDesign.git,2023-02-25 00:34:12+00:00,,0,AbhayPatil/DigitalDesign,606254702,SystemVerilog,DigitalDesign,6,0,2023-02-25 00:34:56+00:00,[],None
252,https://github.com/SonNeyugn/uvm_practice.git,2023-02-24 21:03:57+00:00,SystemVerilog and UVM practice,0,SonNeyugn/uvm_practice,606206747,SystemVerilog,uvm_practice,11672,0,2023-02-24 21:33:19+00:00,[],None
253,https://github.com/rpjayaraman/vlt-uvm.git,2023-02-25 12:31:40+00:00,Verilator with UVM,0,rpjayaraman/vlt-uvm,606416070,SystemVerilog,vlt-uvm,4,0,2023-02-25 12:38:28+00:00,[],None
254,https://github.com/roccomao/share.git,2023-03-02 15:20:46+00:00,Q&A & Notes & Coding Everyday,0,roccomao/share,608708520,SystemVerilog,share,11,0,2023-09-01 01:57:42+00:00,[],None
255,https://github.com/kana-lab/cpu_2nd.git,2023-02-13 20:52:46+00:00,,0,kana-lab/cpu_2nd,601329225,SystemVerilog,cpu_2nd,171,0,2023-02-23 09:49:10+00:00,[],None
256,https://github.com/xiyu-lightmatter/experimental.git,2023-02-15 17:42:31+00:00,,0,xiyu-lightmatter/experimental,602195558,SystemVerilog,experimental,8,0,2023-08-01 04:34:23+00:00,[],None
257,https://github.com/Josfemova/ngonzales_jmorales_smoya_digital_design_lab_2023.git,2023-02-25 20:33:25+00:00,,0,Josfemova/ngonzales_jmorales_smoya_digital_design_lab_2023,606550064,SystemVerilog,ngonzales_jmorales_smoya_digital_design_lab_2023,669,0,2023-03-08 02:56:13+00:00,[],https://api.github.com/licenses/mit
258,https://github.com/OrsuVenkataKrishnaiah1235/System-Verilog.git,2023-02-28 10:07:49+00:00,"""Mastering SystemVerilog: From Fundamentals to Advanced Programming Techniques""",2,OrsuVenkataKrishnaiah1235/System-Verilog,607605050,SystemVerilog,System-Verilog,11,0,2023-03-02 11:00:54+00:00,"['asic', 'soc', 'sv', 'systemverilog', 'verification', 'verilog', 'vlsi-design', 'systemverilog-examples', 'systemverilog-problems']",None
259,https://github.com/perit-dincer/8-bit-calculator.git,2023-02-28 18:15:38+00:00,8-bit calculator designed using SystemVerilog with Xilinx Vivado,0,perit-dincer/8-bit-calculator,607811661,SystemVerilog,8-bit-calculator,97,0,2023-02-28 18:22:22+00:00,[],None
260,https://github.com/xinyew/CMU_courses_18240_lab3.git,2023-02-28 23:54:35+00:00,,0,xinyew/CMU_courses_18240_lab3,607917730,SystemVerilog,CMU_courses_18240_lab3,1723,0,2023-03-29 23:47:14+00:00,[],None
261,https://github.com/ashleyjr/ICE40HX8K-B-EVN_23K640.git,2023-03-18 21:48:09+00:00,23K640 SPI SRAM Expansion PCB for ICE40HX8K-B-EVN FPGA Dev Board,0,ashleyjr/ICE40HX8K-B-EVN_23K640,615855793,SystemVerilog,ICE40HX8K-B-EVN_23K640,958,0,2023-05-01 21:59:01+00:00,[],None
262,https://github.com/NP95/qs.git,2023-03-06 15:21:59+00:00,A hardware implementation of the Quicksort algorithm.,0,NP95/qs,610340550,,qs,457,0,2022-10-20 15:22:21+00:00,[],None
263,https://github.com/tuna5309/Verification-of-Adder-with-uvm.git,2023-04-05 10:09:37+00:00,Verification-of-Adder-with-uvm,1,tuna5309/Verification-of-Adder-with-uvm,623893794,SystemVerilog,Verification-of-Adder-with-uvm,4,0,2023-04-05 10:15:35+00:00,[],None
264,https://github.com/tuna5309/Verficiation-of-dual-port-ram-with-uvm.git,2023-04-05 10:11:14+00:00,Verficiation-of-dual-port-ram-with-uvm,0,tuna5309/Verficiation-of-dual-port-ram-with-uvm,623894498,SystemVerilog,Verficiation-of-dual-port-ram-with-uvm,4,0,2023-04-05 10:15:04+00:00,[],None
265,https://github.com/donavan12345/FPGA-UART-ARTY-A7.git,2023-04-14 00:50:38+00:00,Custom UART Module for Arty A7 100 Board,0,donavan12345/FPGA-UART-ARTY-A7,627673745,SystemVerilog,FPGA-UART-ARTY-A7,387,0,2023-04-15 02:32:50+00:00,[],https://api.github.com/licenses/gpl-3.0
266,https://github.com/duydinh1201/computer-architecture.git,2023-04-12 13:59:01+00:00,,0,duydinh1201/computer-architecture,626960362,,computer-architecture,30622,0,2023-04-07 15:59:10+00:00,[],None
267,https://github.com/elipcs/loac-ufcg.git,2023-03-28 14:37:08+00:00,Repositório dos roteiros da disciplina Laboratório de Organização e Arquitetura de Computadores 2022.2,0,elipcs/loac-ufcg,620365133,SystemVerilog,loac-ufcg,8,0,2023-04-12 02:17:14+00:00,[],None
268,https://github.com/varshanj/SPI-Controller-Core-Verification.git,2023-03-25 05:36:25+00:00,,0,varshanj/SPI-Controller-Core-Verification,618708389,SystemVerilog,SPI-Controller-Core-Verification,23,0,2023-03-25 07:21:19+00:00,[],None
269,https://github.com/kleiner-fisch/systemverilog-cache.git,2023-03-30 20:21:00+00:00,Testbench for a simple cache ,0,kleiner-fisch/systemverilog-cache,621513985,SystemVerilog,systemverilog-cache,5,0,2023-03-30 20:45:47+00:00,[],None
270,https://github.com/semiDESIgner/System_Verilog.git,2023-04-01 16:42:53+00:00,,0,semiDESIgner/System_Verilog,622281389,SystemVerilog,System_Verilog,15,0,2023-04-02 08:11:57+00:00,[],None
271,https://github.com/jhenriqueax/LOAC.git,2023-03-25 12:35:20+00:00,,0,jhenriqueax/LOAC,618813661,SystemVerilog,LOAC,3068,0,2023-10-23 11:28:25+00:00,[],None
272,https://github.com/asmwriter/cmu-18-624-tiny-tapeout-ucpu.git,2023-04-03 16:29:37+00:00,Repository for 18-624's tapeout project - May 2023,0,asmwriter/cmu-18-624-tiny-tapeout-ucpu,623071965,SystemVerilog,cmu-18-624-tiny-tapeout-ucpu,30,0,2023-04-03 16:32:48+00:00,[],None
273,https://github.com/soukalin96/rra_uvm_tb.git,2023-04-10 16:19:31+00:00,,0,soukalin96/rra_uvm_tb,626021406,SystemVerilog,rra_uvm_tb,8,0,2023-04-11 09:43:49+00:00,[],None
274,https://github.com/ThayaneBarros/LOAC.git,2023-04-10 19:14:40+00:00,,0,ThayaneBarros/LOAC,626087436,SystemVerilog,LOAC,48677,0,2023-04-10 19:17:33+00:00,[],https://api.github.com/licenses/mit
275,https://github.com/EslamMahmoud1/winner_loser_counter.git,2023-04-08 09:29:11+00:00,,0,EslamMahmoud1/winner_loser_counter,625171147,SystemVerilog,winner_loser_counter,1,0,2023-04-10 06:33:16+00:00,[],None
276,https://github.com/AnhLe1501/BTL_RISC-V_32I.git,2023-03-09 18:23:49+00:00,,0,AnhLe1501/BTL_RISC-V_32I,611880297,SystemVerilog,BTL_RISC-V_32I,10,0,2023-03-09 18:29:05+00:00,[],None
277,https://github.com/jpy794/ShoortsonCPU.git,2023-03-08 12:38:05+00:00,A LoongArch32r softcore processor for NSCSCC2022.,0,jpy794/ShoortsonCPU,611247086,SystemVerilog,ShoortsonCPU,11888,0,2023-03-08 12:39:03+00:00,[],None
278,https://github.com/cse140l-wi23/lab3_starter.git,2023-02-16 01:32:01+00:00,Starter code for Lab 3,3,cse140l-wi23/lab3_starter,602332959,SystemVerilog,lab3_starter,614,0,2023-02-16 01:32:39+00:00,[],None
279,https://github.com/Splasher1804/TSC.git,2023-02-20 08:26:57+00:00,,0,Splasher1804/TSC,604051113,SystemVerilog,TSC,8065,0,2023-03-06 09:21:53+00:00,[],None
280,https://github.com/joecha5/TDD_Lab1.git,2023-02-16 21:53:29+00:00,Proyecto 1 Taller Diseño Digital,0,joecha5/TDD_Lab1,602755987,SystemVerilog,TDD_Lab1,11,0,2023-03-02 21:31:44+00:00,[],https://api.github.com/licenses/mit
281,https://github.com/nueroscience/labonchip2.git,2023-02-17 16:00:43+00:00,,0,nueroscience/labonchip2,603097489,SystemVerilog,labonchip2,733811,0,2023-02-17 16:08:17+00:00,[],https://api.github.com/licenses/apache-2.0
282,https://github.com/irinamorel/TSC-laborator.git,2023-02-21 10:30:35+00:00,,0,irinamorel/TSC-laborator,604565785,SystemVerilog,TSC-laborator,30572,0,2023-03-07 11:57:17+00:00,[],None
283,https://github.com/Chuning99/Robertson-s-Multiplication.git,2023-02-21 00:03:34+00:00,,0,Chuning99/Robertson-s-Multiplication,604381576,SystemVerilog,Robertson-s-Multiplication,511,0,2023-02-21 00:06:03+00:00,[],None
284,https://github.com/ranadewa/Verilog-for-ASIC-FPGA-Design-Simulation.git,2023-02-22 19:21:35+00:00,,0,ranadewa/Verilog-for-ASIC-FPGA-Design-Simulation,605254425,SystemVerilog,Verilog-for-ASIC-FPGA-Design-Simulation,18621,0,2023-02-27 21:10:02+00:00,[],None
285,https://github.com/harshluffy1996/GNN-Accelerator.git,2023-02-21 18:20:47+00:00,,0,harshluffy1996/GNN-Accelerator,604758927,SystemVerilog,GNN-Accelerator,1717,0,2023-03-03 05:22:12+00:00,[],None
286,https://github.com/SharmaPrateek18/FIFO.git,2023-02-26 19:30:26+00:00,The provided code is of System Verilog. The FIFO is of 32x16 size. teh code is parameterized and the size can be varied according to users need.,0,SharmaPrateek18/FIFO,606863053,SystemVerilog,FIFO,13,0,2023-02-26 19:34:25+00:00,[],None
287,https://github.com/gyaanantia/fm_radio.git,2023-03-06 21:19:25+00:00,,0,gyaanantia/fm_radio,610478821,SystemVerilog,fm_radio,6930,0,2023-03-08 07:39:45+00:00,[],None
288,https://github.com/kirollos9/verification_course.git,2023-03-10 00:28:34+00:00,,0,kirollos9/verification_course,611985817,SystemVerilog,verification_course,19,0,2023-03-10 00:29:58+00:00,[],None
289,https://github.com/lathifsharieff/AXILite.git,2023-03-08 22:22:50+00:00,,0,lathifsharieff/AXILite,611470101,SystemVerilog,AXILite,212,0,2023-03-08 22:24:12+00:00,[],None
290,https://github.com/imhcyx/axi.vh.git,2023-03-22 04:38:35+00:00,Verilog header for easier AXI interface declaration & connection,0,imhcyx/axi.vh,617292356,SystemVerilog,axi.vh,6,0,2023-03-22 05:20:18+00:00,"['axi', 'hardware', 'verilog']",https://api.github.com/licenses/mit
291,https://github.com/Rufaida-Kassem/Async-FIFO.git,2023-03-19 20:36:37+00:00,An Asynchronous FIFO Design that contains synchronizers to avoid metastability that may occur due to full and empty flags,0,Rufaida-Kassem/Async-FIFO,616178579,SystemVerilog,Async-FIFO,8,0,2023-03-25 00:29:15+00:00,[],https://api.github.com/licenses/mit
292,https://github.com/thanavignesh/uvm_project_2.git,2023-03-20 11:37:46+00:00,,0,thanavignesh/uvm_project_2,616434224,SystemVerilog,uvm_project_2,7,0,2023-03-20 11:38:45+00:00,[],None
293,https://github.com/karthdjd/UVM_PROJECT_2.git,2023-03-20 09:45:44+00:00,,0,karthdjd/UVM_PROJECT_2,616388398,SystemVerilog,UVM_PROJECT_2,22,0,2023-03-20 09:48:17+00:00,[],None
294,https://github.com/ChrISBae21/OtterPong.git,2023-03-17 20:49:01+00:00,,0,ChrISBae21/OtterPong,615497299,SystemVerilog,OtterPong,164,0,2023-03-18 00:24:35+00:00,[],None
295,https://github.com/ahmedatef935/Hardware-Wrapper-Verification.git,2023-03-18 13:42:08+00:00,,0,ahmedatef935/Hardware-Wrapper-Verification,615721092,SystemVerilog,Hardware-Wrapper-Verification,36,0,2023-03-18 13:44:16+00:00,[],None
296,https://github.com/MikeFo5629/SoCET_Half_Precision_FPU.git,2023-03-20 00:24:51+00:00,SystemVerilog implementation of half precision floating point unit,0,MikeFo5629/SoCET_Half_Precision_FPU,616226161,SystemVerilog,SoCET_Half_Precision_FPU,763,0,2023-03-20 00:56:15+00:00,[],None
297,https://github.com/LurenAA/ddr3_mig_v1_4.git,2023-02-27 08:01:22+00:00,,0,LurenAA/ddr3_mig_v1_4,607053217,SystemVerilog,ddr3_mig_v1_4,129,0,2023-09-23 04:28:52+00:00,[],None
298,https://github.com/kamble7/SV_23_group8.git,2023-02-28 18:41:36+00:00,,0,kamble7/SV_23_group8,607821365,SystemVerilog,SV_23_group8,1699,0,2023-03-13 09:06:06+00:00,[],None
299,https://github.com/leonku0114/Guitar-Hero.git,2023-03-05 12:53:05+00:00,Create a game similar to guitar hero on a FPGA board using System Verilog ,0,leonku0114/Guitar-Hero,609854485,SystemVerilog,Guitar-Hero,32,0,2023-03-05 13:09:37+00:00,[],None
300,https://github.com/fabianchs/taller_digital_LAB2.git,2023-03-04 19:41:51+00:00,Laboratorio 2 del taller de diseño digital en el Instituto Tecnológico de Costa Rica para la carrera de Ingeniería en Electrónica ,0,fabianchs/taller_digital_LAB2,609640809,SystemVerilog,taller_digital_LAB2,365,0,2023-03-25 20:56:48+00:00,[],None
301,https://github.com/ShashankC27/hw3.git,2023-03-27 03:07:33+00:00,,0,ShashankC27/hw3,619383963,SystemVerilog,hw3,26,0,2023-03-27 03:09:14+00:00,[],None
302,https://github.com/Shivaprasadm02/system-verilog-practice.git,2023-02-25 06:43:20+00:00,,0,Shivaprasadm02/system-verilog-practice,606330389,SystemVerilog,system-verilog-practice,60,0,2023-02-25 06:58:07+00:00,[],None
303,https://github.com/thanavignesh/UVM_PROJECT_1.git,2023-03-18 10:45:06+00:00,,0,thanavignesh/UVM_PROJECT_1,615672868,SystemVerilog,UVM_PROJECT_1,7,0,2023-03-18 10:46:17+00:00,[],None
304,https://github.com/GaneshSai720/Three-stage-pipelined-convolution-hardware.git,2023-03-11 20:49:38+00:00,,0,GaneshSai720/Three-stage-pipelined-convolution-hardware,612741063,SystemVerilog,Three-stage-pipelined-convolution-hardware,9563,0,2023-03-11 20:52:57+00:00,[],None
305,https://github.com/bartokon/hdl.git,2023-03-13 20:10:14+00:00,This repo have contains HDL modules.,0,bartokon/hdl,613559789,SystemVerilog,hdl,47,0,2023-03-13 20:10:59+00:00,[],https://api.github.com/licenses/mit
306,https://github.com/YuriDants/Huffman.git,2023-04-03 02:02:55+00:00,,0,YuriDants/Huffman,622756314,SystemVerilog,Huffman,2,0,2023-04-03 02:06:15+00:00,[],None
307,https://github.com/cstzo/RISC-V-Single-Cycle-Processor.git,2023-03-29 14:11:06+00:00,,0,cstzo/RISC-V-Single-Cycle-Processor,620860609,SystemVerilog,RISC-V-Single-Cycle-Processor,16,0,2023-03-31 19:59:52+00:00,[],None
308,https://github.com/BhuvanYadav1/SV_PRO_TEST.git,2023-03-22 11:52:33+00:00,,0,BhuvanYadav1/SV_PRO_TEST,617438100,SystemVerilog,SV_PRO_TEST,2,0,2023-03-22 11:56:43+00:00,[],None
309,https://github.com/sumiravishan/RGB-to-Grayscale-conversion-Methods.git,2023-04-16 05:53:17+00:00,Conver colour image to gray scale image,0,sumiravishan/RGB-to-Grayscale-conversion-Methods,628496414,SystemVerilog,RGB-to-Grayscale-conversion-Methods,77,0,2023-05-25 02:57:12+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/zhangliang1997/gpgpu.git,2023-04-05 03:28:00+00:00,,0,zhangliang1997/gpgpu,623766067,SystemVerilog,gpgpu,686,0,2023-04-05 04:52:52+00:00,[],None
311,https://github.com/Jetoson/Timer-using-Verilog.git,2023-04-05 19:35:02+00:00,Hardware Programming Projects (Verilog),0,Jetoson/Timer-using-Verilog,624119400,SystemVerilog,Timer-using-Verilog,13,0,2023-04-05 19:43:24+00:00,[],None
312,https://github.com/sanjanachawla/SystemVerilog.git,2023-03-11 03:35:59+00:00,Projects and assignments done while learning SystemVerilog,0,sanjanachawla/SystemVerilog,612473599,SystemVerilog,SystemVerilog,3202,0,2023-03-11 03:43:21+00:00,[],None
313,https://github.com/varunven/riscv-processor-pipelined.git,2023-03-09 00:06:35+00:00,Pipelined version of risc-v processor,0,varunven/riscv-processor-pipelined,611496546,SystemVerilog,riscv-processor-pipelined,20,0,2023-03-09 00:07:52+00:00,[],None
314,https://github.com/nkpavan1/common_hardware_blocks.git,2023-03-11 09:58:35+00:00,Repo consists of simple and most commonly used hardware blocks described using both verilog and system verilog,0,nkpavan1/common_hardware_blocks,612557031,SystemVerilog,common_hardware_blocks,9,0,2023-07-01 06:37:12+00:00,[],None
315,https://github.com/2023-Spring-ECE4278/lab6.git,2023-04-10 02:25:02+00:00,,0,2023-Spring-ECE4278/lab6,625744773,SystemVerilog,lab6,11,0,2023-04-10 04:23:29+00:00,[],None
316,https://github.com/jefferyxu1/RPSC_FPGA.git,2023-02-15 00:33:11+00:00,,0,jefferyxu1/RPSC_FPGA,601849954,SystemVerilog,RPSC_FPGA,229,0,2023-05-17 20:37:01+00:00,[],None
317,https://github.com/DilukshaRukmal/RISCV-32I-Processor.git,2023-02-12 14:09:04+00:00,Riscv processor implemented using verilog ,0,DilukshaRukmal/RISCV-32I-Processor,600757263,SystemVerilog,RISCV-32I-Processor,3404,0,2023-02-12 14:10:13+00:00,[],None
318,https://github.com/k-31413/check1.git,2023-02-15 13:33:05+00:00,basic practice,0,k-31413/check1,602091428,SystemVerilog,check1,399,0,2023-02-15 13:36:33+00:00,[],None
319,https://github.com/hosseins17/Booth-multiplier.git,2023-02-19 13:23:15+00:00,5 bit Booth multiplier in system verilog,0,hosseins17/Booth-multiplier,603750200,SystemVerilog,Booth-multiplier,278,0,2023-02-19 13:24:55+00:00,[],None
320,https://github.com/Antonia2000/TSC.git,2023-02-20 06:42:44+00:00,,0,Antonia2000/TSC,604016839,SystemVerilog,TSC,8110,0,2023-04-04 18:23:15+00:00,[],None
321,https://github.com/gyaanantia/udp_parser.git,2023-02-20 06:47:07+00:00,,0,gyaanantia/udp_parser,604018108,SystemVerilog,udp_parser,430,0,2023-02-20 06:49:12+00:00,[],None
322,https://github.com/masonJamesWheeler/Verilog-SystemVerilog.git,2023-02-22 21:43:25+00:00,Implementations of different Verilog and SystemVerilog programs that I have written! Most of the programs are classwork from my Digital Design class at the University of Washington,0,masonJamesWheeler/Verilog-SystemVerilog,605300050,SystemVerilog,Verilog-SystemVerilog,28,0,2023-02-22 22:05:43+00:00,"['hardware', 'systemverilog', 'verilog']",None
323,https://github.com/pnarahar/multiplier.git,2023-02-23 17:23:07+00:00,,0,pnarahar/multiplier,605685289,SystemVerilog,multiplier,1,0,2023-02-23 17:41:48+00:00,[],None
324,https://github.com/Chengjing-314/cse141_compiler.git,2023-02-19 17:56:06+00:00,,0,Chengjing-314/cse141_compiler,603835665,SystemVerilog,cse141_compiler,1188,0,2023-03-15 04:21:30+00:00,[],None
325,https://github.com/Yashovardhan15/100-Days-of-RTL.git,2023-02-24 12:32:34+00:00,,0,Yashovardhan15/100-Days-of-RTL,606024489,SystemVerilog,100-Days-of-RTL,244,0,2023-02-26 05:44:56+00:00,[],None
326,https://github.com/avinash91231/avinash_cpu.git,2023-02-16 05:25:07+00:00,,0,avinash91231/avinash_cpu,602391914,SystemVerilog,avinash_cpu,17,0,2023-02-16 05:47:03+00:00,[],None
327,https://github.com/Ash2982/UVM.git,2023-03-01 05:52:34+00:00,UVM testbench,0,Ash2982/UVM,608007537,SystemVerilog,UVM,31,0,2023-03-01 06:35:37+00:00,[],None
328,https://github.com/soudaminia06/16-bit-CPU-code.git,2023-02-09 05:50:43+00:00,,0,soudaminia06/16-bit-CPU-code,599432965,SystemVerilog,16-bit-CPU-code,21,0,2023-02-09 06:05:13+00:00,[],None
329,https://github.com/ECE581-2023-WINTER/final_project_5.git,2023-03-03 17:48:21+00:00,,0,ECE581-2023-WINTER/final_project_5,609255442,SystemVerilog,final_project_5,227665,0,2023-03-23 03:34:11+00:00,[],None
330,https://github.com/Future-2100/alu.git,2023-02-27 03:23:51+00:00,,0,Future-2100/alu,606974185,SystemVerilog,alu,9,0,2023-02-27 04:43:35+00:00,[],None
331,https://github.com/abclop99/cse-141l-project.git,2023-02-26 21:49:04+00:00,Design an ISA and processor for a CSE 141L,0,abclop99/cse-141l-project,606898756,SystemVerilog,cse-141l-project,47248,0,2023-08-11 02:37:19+00:00,[],None
332,https://github.com/alex2kameboss/TSC.git,2023-02-21 10:29:09+00:00,TSC labs sources,0,alex2kameboss/TSC,604565228,SystemVerilog,TSC,8010,0,2023-03-07 11:34:45+00:00,[],None
333,https://github.com/JaishreeJ/System-Verilog.git,2023-02-21 07:34:52+00:00,,0,JaishreeJ/System-Verilog,604501535,SystemVerilog,System-Verilog,238,0,2023-02-21 07:36:32+00:00,[],None
334,https://github.com/InsideFra/RISCV-Lite.git,2023-02-17 13:28:49+00:00,A first implementation of a RISC V Processor,0,InsideFra/RISCV-Lite,603030983,SystemVerilog,RISCV-Lite,41,0,2023-06-19 16:28:59+00:00,[],https://api.github.com/licenses/gpl-3.0
335,https://github.com/tartunian/digital-design-verification.git,2023-02-22 07:18:03+00:00,This project included verification testbenches for some simple DUTs.,0,tartunian/digital-design-verification,604977286,SystemVerilog,digital-design-verification,28,0,2023-02-27 20:08:54+00:00,[],None
336,https://github.com/openhwgroup/cva5-accelerators.git,2023-02-13 01:00:55+00:00,,3,openhwgroup/cva5-accelerators,600920604,SystemVerilog,cva5-accelerators,4341,0,2023-12-03 17:51:55+00:00,[],None
337,https://github.com/Codrad/TSC.git,2023-02-20 08:19:25+00:00,,0,Codrad/TSC,604048309,SystemVerilog,TSC,8021,0,2023-03-06 09:34:22+00:00,[],None
338,https://github.com/RobertZ2011/mariscal.git,2023-02-17 01:58:38+00:00,A reference implementation of the BiBe32 ISA,0,RobertZ2011/mariscal,602816462,SystemVerilog,mariscal,448,0,2023-02-17 02:19:38+00:00,[],https://api.github.com/licenses/bsd-3-clause
339,https://github.com/Nawras-Ahamed/100DaysOfRTL.git,2023-04-03 16:33:49+00:00,A Personal hobby project to learn digital design and Verilog ,0,Nawras-Ahamed/100DaysOfRTL,623073703,SystemVerilog,100DaysOfRTL,1224,0,2024-03-04 15:25:30+00:00,[],None
340,https://github.com/abhigna97/Last-Level-Cache-design-using-System-Verilog.git,2023-03-31 19:36:43+00:00,,0,abhigna97/Last-Level-Cache-design-using-System-Verilog,621968385,SystemVerilog,Last-Level-Cache-design-using-System-Verilog,205,0,2024-03-15 03:38:42+00:00,[],None
341,https://github.com/nil1g18/Digital-Signal-Repeater-Phase-locked-Loop.git,2023-04-09 11:45:23+00:00,SystemVerilog Digital Signal Repeater,0,nil1g18/Digital-Signal-Repeater-Phase-locked-Loop,625526326,SystemVerilog,Digital-Signal-Repeater-Phase-locked-Loop,26,0,2023-04-16 11:04:52+00:00,[],https://api.github.com/licenses/apache-2.0
342,https://github.com/JohanelSteve/Introduccion-en-HDL.git,2023-04-05 03:09:50+00:00,Este proyecto forma parte del aprendizaje para introduccirse en el lenguaje de descripcion de hardware.,0,JohanelSteve/Introduccion-en-HDL,623761775,SystemVerilog,Introduccion-en-HDL,108,0,2023-05-04 11:59:55+00:00,[],None
343,https://github.com/Nagarjun444/constraints.git,2023-02-12 05:41:34+00:00,interview questions on constraints ,0,Nagarjun444/constraints,600643155,SystemVerilog,constraints,13,0,2023-07-29 14:46:33+00:00,[],None
344,https://github.com/mmx-cmu/632_trng.git,2023-02-22 01:01:17+00:00,trng,0,mmx-cmu/632_trng,604874982,SystemVerilog,632_trng,76,0,2023-02-22 01:02:48+00:00,[],None
345,https://github.com/shubhamsavita98/DV_HW2.git,2023-02-28 08:20:11+00:00,,0,shubhamsavita98/DV_HW2,607563978,SystemVerilog,DV_HW2,2,0,2023-07-13 21:54:27+00:00,[],None
346,https://github.com/akashdevuni/PIPELINED_FIR_FILTER.git,2023-02-15 16:03:21+00:00,,0,akashdevuni/PIPELINED_FIR_FILTER,602156355,SystemVerilog,PIPELINED_FIR_FILTER,135,0,2023-02-15 16:03:57+00:00,[],None
347,https://github.com/NathanHirata/BLACKJACK-FPGA.git,2023-02-14 07:35:51+00:00,,0,NathanHirata/BLACKJACK-FPGA,601498356,SystemVerilog,BLACKJACK-FPGA,45,0,2023-02-14 07:37:00+00:00,[],None
348,https://github.com/enaronvie/Homework-1.git,2023-02-19 00:02:58+00:00,,0,enaronvie/Homework-1,603581437,SystemVerilog,Homework-1,12,0,2023-02-19 08:57:44+00:00,[],None
349,https://github.com/Teodor57/TSC.git,2023-02-20 06:30:15+00:00,Laborator TSC,0,Teodor57/TSC,604013061,SystemVerilog,TSC,8179,0,2023-03-19 20:12:38+00:00,[],None
350,https://github.com/Atti19/TSC.git,2023-02-20 08:20:35+00:00,,0,Atti19/TSC,604048723,SystemVerilog,TSC,8052,0,2023-03-06 09:25:03+00:00,[],None
351,https://github.com/eftikoro/CompArchCourseDUTH.git,2023-03-15 16:11:50+00:00,,0,eftikoro/CompArchCourseDUTH,614457699,SystemVerilog,CompArchCourseDUTH,24,0,2023-03-16 18:50:24+00:00,[],None
352,https://github.com/MameMame777/Iverilog.git,2023-03-19 06:12:51+00:00,,0,MameMame777/Iverilog,615943504,SystemVerilog,Iverilog,4,0,2023-03-19 06:12:59+00:00,[],None
353,https://github.com/dougr33d/vroom.git,2023-03-18 16:17:36+00:00,RISC-V core,0,dougr33d/vroom,615768940,SystemVerilog,vroom,128,0,2023-05-12 14:37:06+00:00,[],None
354,https://github.com/SE-O22-ITESO/p2-single-cycle-jorge_padilla.git,2023-03-30 22:22:35+00:00,p2-single-cycle-jorge_padilla created by GitHub Classroom,0,SE-O22-ITESO/p2-single-cycle-jorge_padilla,621549120,SystemVerilog,p2-single-cycle-jorge_padilla,387647,0,2023-03-30 22:50:30+00:00,[],None
355,https://github.com/nick71sayers/Elec-241-CW.git,2023-03-29 19:15:15+00:00,,0,nick71sayers/Elec-241-CW,620989980,SystemVerilog,Elec-241-CW,5,0,2023-03-29 21:39:32+00:00,[],None
356,https://github.com/Parretto/fald.git,2023-03-02 08:43:32+00:00,Full array local dimming,0,Parretto/fald,608547133,SystemVerilog,fald,17,0,2023-03-02 09:12:50+00:00,[],None
357,https://github.com/jadhavsiid/3-bit-Full-Subtracter--EDA_Code.git,2023-03-28 15:23:25+00:00,Code for 3 bit Full Subtracter of EDA Playground for Mini Project 2B (Sem-6),0,jadhavsiid/3-bit-Full-Subtracter--EDA_Code,620387023,SystemVerilog,3-bit-Full-Subtracter--EDA_Code,2,0,2023-03-28 15:24:10+00:00,[],None
358,https://github.com/ae-lopez16/18224.git,2023-04-04 02:14:50+00:00,,0,ae-lopez16/18224,623253666,SystemVerilog,18224,7,0,2023-04-04 02:18:27+00:00,[],None
359,https://github.com/lsjbh45/processor-design.git,2023-03-09 08:36:21+00:00,"Designing simple 5-stage pipelined RISC-V processor (Lab assignment of ""Computer Architecture"" class)",0,lsjbh45/processor-design,611638659,SystemVerilog,processor-design,200,0,2023-03-10 13:57:45+00:00,"['computer-architecture', 'pipeline-processor', 'processor-design', 'systemverilog']",None
360,https://github.com/daisukex/sc-sim-pkg.git,2023-03-09 04:33:33+00:00,Simulation Package,0,daisukex/sc-sim-pkg,611565109,SystemVerilog,sc-sim-pkg,4,0,2023-03-09 05:02:54+00:00,[],None
361,https://github.com/SimonFV/sfallas_digital_design_lab_2023.git,2023-02-22 19:30:33+00:00,Repositorio para los laboratorios del curso Taller de Diseño Digital.,0,SimonFV/sfallas_digital_design_lab_2023,605257639,SystemVerilog,sfallas_digital_design_lab_2023,89617,0,2023-05-09 00:59:32+00:00,[],None
362,https://github.com/Adhi-cyber/System_Verilog.git,2023-02-23 05:58:47+00:00,,0,Adhi-cyber/System_Verilog,605426321,SystemVerilog,System_Verilog,629,0,2023-02-23 06:09:27+00:00,[],None
363,https://github.com/cse140l-wi23/lab4_starter.git,2023-03-01 17:37:06+00:00,,2,cse140l-wi23/lab4_starter,608281491,SystemVerilog,lab4_starter,8,0,2023-03-01 17:41:23+00:00,[],None
364,https://github.com/panther03/ECE-554-ClassProject.git,2023-03-03 21:26:50+00:00,Spring 2023 ECE 554 Class Project - Wisconsin-Instruments WI-23 Graphing Calculator.,0,panther03/ECE-554-ClassProject,609321837,SystemVerilog,ECE-554-ClassProject,22659,0,2023-05-09 14:34:35+00:00,[],None
365,https://github.com/otterice/JAYprocessor.git,2023-03-13 02:58:49+00:00,,0,otterice/JAYprocessor,613167211,SystemVerilog,JAYprocessor,844,0,2023-03-13 03:03:36+00:00,[],None
366,https://github.com/SadPenguin1/Thi-t-k-m-ph-ng-b-x-l-RISC-V-32I-b-ng-ng-n-ng-l-p-tr-nh-ph-n-c-ng-Verilo.git,2023-03-10 13:18:55+00:00,,0,SadPenguin1/Thi-t-k-m-ph-ng-b-x-l-RISC-V-32I-b-ng-ng-n-ng-l-p-tr-nh-ph-n-c-ng-Verilo,612223926,SystemVerilog,Thi-t-k-m-ph-ng-b-x-l-RISC-V-32I-b-ng-ng-n-ng-l-p-tr-nh-ph-n-c-ng-Verilo,1570,0,2023-03-10 13:24:06+00:00,[],None
367,https://github.com/Palavelli-Naidu/Braun_multiplier.git,2023-03-11 05:13:16+00:00,"It is a 4 bit multiplier, which I verified the function coverage using UVM",0,Palavelli-Naidu/Braun_multiplier,612491781,SystemVerilog,Braun_multiplier,157,0,2023-03-11 05:24:36+00:00,[],None
368,https://github.com/rvsv39/module-practice.git,2023-03-10 07:04:20+00:00,"Small rtl modules, for practice and interview preparations.",0,rvsv39/module-practice,612087113,SystemVerilog,module-practice,7,0,2023-03-14 11:27:27+00:00,[],None
369,https://github.com/OscarAraya18/oaraya_computer_architecture_1_2023.git,2023-03-14 03:06:36+00:00,,0,OscarAraya18/oaraya_computer_architecture_1_2023,613670431,SystemVerilog,oaraya_computer_architecture_1_2023,27024,0,2023-04-12 11:39:28+00:00,[],None
370,https://github.com/DanUCSD/lab5-starter.git,2023-03-11 21:43:23+00:00,,0,DanUCSD/lab5-starter,612752819,SystemVerilog,lab5-starter,12,0,2023-03-11 21:44:28+00:00,[],None
371,https://github.com/tsepanx/nand2tetris-solutions.git,2023-03-14 20:05:46+00:00,,0,tsepanx/nand2tetris-solutions,614058778,SystemVerilog,nand2tetris-solutions,52,0,2023-12-18 19:43:09+00:00,[],None
372,https://github.com/allainerain/MIPS-scp-extension.git,2023-04-03 07:22:07+00:00,👩‍💻 Extending the instruction set of MIPS single cycle processor using System Verilog,0,allainerain/MIPS-scp-extension,622845227,SystemVerilog,MIPS-scp-extension,22,0,2024-03-27 08:33:52+00:00,[],None
373,https://github.com/jayanthsk23/Project.git,2023-03-02 18:17:18+00:00,,0,jayanthsk23/Project,608782802,SystemVerilog,Project,13,0,2023-03-04 06:25:41+00:00,[],None
374,https://github.com/milanlazic97/-SPI.git,2023-03-02 15:42:29+00:00, Verification of Serial Peripheral Interface (SPI),0,milanlazic97/-SPI,608718078,SystemVerilog,-SPI,4,0,2023-03-02 15:43:16+00:00,[],None
375,https://github.com/OCT-FPGA/P4Framework.git,2023-03-13 19:00:24+00:00,A framework for integrating P4 with opennic-shell,0,OCT-FPGA/P4Framework,613534340,SystemVerilog,P4Framework,13524,0,2023-03-13 20:56:09+00:00,[],None
376,https://github.com/weak-kid/verilog-cache.git,2023-03-16 21:20:08+00:00,,0,weak-kid/verilog-cache,615052503,SystemVerilog,verilog-cache,2286,0,2023-03-16 21:22:08+00:00,[],None
377,https://github.com/milanlazic97/systemverilog.git,2023-02-26 16:20:39+00:00,verification of D flip-flop,0,milanlazic97/systemverilog,606808058,SystemVerilog,systemverilog,5,0,2023-02-26 16:29:05+00:00,[],None
378,https://github.com/DanUCSD/lab4-starter.git,2023-03-04 20:54:04+00:00,,0,DanUCSD/lab4-starter,609657493,SystemVerilog,lab4-starter,32,0,2023-03-04 20:55:32+00:00,[],None
379,https://github.com/simon27gr/LAB.git,2023-04-05 22:00:28+00:00,,0,simon27gr/LAB,624162578,SystemVerilog,LAB,5372,0,2023-04-05 22:08:26+00:00,[],None
380,https://github.com/shenalekanayaka/chipdev_questions.git,2023-04-08 16:55:25+00:00,Collection of System Verilog designs for Chipdev.io questions,0,shenalekanayaka/chipdev_questions,625292083,SystemVerilog,chipdev_questions,1,0,2023-04-08 17:05:15+00:00,[],None
381,https://github.com/samdeutrom/uart_rx.git,2023-04-09 09:08:57+00:00,SystemVerilog modules for receiving a word over UART,0,samdeutrom/uart_rx,625488237,SystemVerilog,uart_rx,16,0,2023-04-09 09:09:03+00:00,[],https://api.github.com/licenses/gpl-3.0
382,https://github.com/shubhamsavita98/DV_HW6.git,2023-04-09 07:19:39+00:00,,0,shubhamsavita98/DV_HW6,625462971,SystemVerilog,DV_HW6,3,0,2023-07-13 21:52:48+00:00,[],None
383,https://github.com/AzofeifaJ/Diseno_Logico-Proyecto_2.git,2023-04-02 23:51:35+00:00, desarrollo de un sistema en FPGA para explorar el uso de periféricos de la Nexys4/Basys3 como el display de siete segmentos y los switches. Es mandatorio leer los respectivos apartados del manual de la tarjeta de desarrollo. Para que el usuario por medio de teclas ingrese un numero en binario y este el FPGA realice una transformación de base ,0,AzofeifaJ/Diseno_Logico-Proyecto_2,622728027,SystemVerilog,Diseno_Logico-Proyecto_2,330,0,2023-05-04 04:54:14+00:00,[],https://api.github.com/licenses/mit
384,https://github.com/aileneiioana/TSC.git,2023-02-20 06:35:43+00:00,,0,aileneiioana/TSC,604014689,SystemVerilog,TSC,8151,0,2023-05-11 16:05:05+00:00,"['alu', 'checker', 'coverage', 'systemverilog', 'verification']",None
385,https://github.com/planetofwar/SecureBoot.git,2023-02-19 18:59:18+00:00,,0,planetofwar/SecureBoot,603854209,SystemVerilog,SecureBoot,99498,0,2023-06-26 17:06:40+00:00,[],https://api.github.com/licenses/apache-2.0
386,https://github.com/ibrahimhamada/Stopwatch-System-using-HDL.git,2023-02-20 15:53:13+00:00,"The project aims to design, implement, and verify the functionality of a stopwatch system using HDL (SystemVerilog IEEE 1800-2017), the De0-Nano FPGA development platform, and the necessary supporting hardware.",0,ibrahimhamada/Stopwatch-System-using-HDL,604228061,SystemVerilog,Stopwatch-System-using-HDL,15607,0,2023-02-20 16:12:40+00:00,[],None
387,https://github.com/madhams/ELEC422.git,2023-02-21 20:25:49+00:00,,0,madhams/ELEC422,604802239,SystemVerilog,ELEC422,9344,0,2023-04-14 19:43:02+00:00,[],None
388,https://github.com/truebogdan/TSC.git,2023-02-21 10:33:40+00:00,laboratoare TSC,0,truebogdan/TSC,604566896,SystemVerilog,TSC,8194,0,2023-03-07 11:38:02+00:00,[],None
389,https://github.com/robertcosminn/TSC.git,2023-02-21 10:42:12+00:00,,0,robertcosminn/TSC,604570076,SystemVerilog,TSC,9416,0,2023-03-07 12:02:30+00:00,[],None
390,https://github.com/Vinupriya-2502/system-verilog.git,2023-02-21 06:26:03+00:00,,0,Vinupriya-2502/system-verilog,604478741,SystemVerilog,system-verilog,245,0,2023-02-21 06:32:33+00:00,[],None
391,https://github.com/eeweather/593DesignRev0.7.git,2023-02-23 23:24:36+00:00,Multicore ALU593 Project Rev0.7,0,eeweather/593DesignRev0.7,605798673,SystemVerilog,593DesignRev0.7,1475,0,2023-02-25 00:17:00+00:00,[],None
392,https://github.com/mmerioles/ECE111_Final_Project.git,2023-03-22 22:48:26+00:00,,0,mmerioles/ECE111_Final_Project,617689648,SystemVerilog,ECE111_Final_Project,32,0,2023-03-24 21:30:46+00:00,[],None
393,https://github.com/gsmark36/very-simple-riscv-core.git,2023-03-23 10:56:32+00:00,Very simple RISC-V processor core that supports RV32I. Extended with in-order superscalar.,0,gsmark36/very-simple-riscv-core,617902022,SystemVerilog,very-simple-riscv-core,1301,0,2023-07-24 19:32:41+00:00,"['risc-v', 'undergraduate-project', 'educational-project']",https://api.github.com/licenses/mit
394,https://github.com/gTipSchool/ELEC4907_Hardware.git,2023-03-06 17:40:03+00:00,Hardware files (SV RTL and interfacing Python scripts) for the Neuromorphic Hardware 4th year project at Carleton University,1,gTipSchool/ELEC4907_Hardware,610399767,SystemVerilog,ELEC4907_Hardware,12325,0,2023-03-06 18:04:57+00:00,[],None
395,https://github.com/vsdmitri/processor-cache-memory-emulator.git,2023-03-19 17:03:50+00:00,,0,vsdmitri/processor-cache-memory-emulator,616119491,SystemVerilog,processor-cache-memory-emulator,7053,0,2023-03-19 17:05:37+00:00,[],None
396,https://github.com/Moh3000/CCLU_DV-project.git,2023-03-10 12:34:56+00:00,,0,Moh3000/CCLU_DV-project,612206661,SystemVerilog,CCLU_DV-project,581,0,2023-03-10 13:13:22+00:00,[],None
397,https://github.com/Tuareau/cordic.git,2023-03-30 11:56:05+00:00,Realization of CORDIC algorithm for FPGA,0,Tuareau/cordic,621305026,SystemVerilog,cordic,4,0,2023-08-01 20:36:00+00:00,[],None
398,https://github.com/perriestudios/RISC-V32I-Processor.git,2023-02-17 00:30:08+00:00,A 32 bit RISC-V Integer Type Processor design using SystemVerilog,0,perriestudios/RISC-V32I-Processor,602794535,SystemVerilog,RISC-V32I-Processor,7,0,2023-02-17 00:39:23+00:00,[],None
399,https://github.com/JaishreeJ/UVM_project_1.git,2023-03-18 12:19:15+00:00,,0,JaishreeJ/UVM_project_1,615697611,SystemVerilog,UVM_project_1,13,0,2023-03-18 12:34:34+00:00,[],None
400,https://github.com/HassanKhaled11/Multi_Mode_Counter.git,2023-03-19 21:09:05+00:00,,0,HassanKhaled11/Multi_Mode_Counter,616186426,SystemVerilog,Multi_Mode_Counter,1351,0,2023-03-19 21:19:15+00:00,[],None
401,https://github.com/djhugroo/PongGame.git,2023-02-09 09:36:51+00:00,,0,djhugroo/PongGame,599508427,SystemVerilog,PongGame,181,0,2023-02-09 09:38:23+00:00,[],None
402,https://github.com/djhugroo/HighRiscSystem.git,2023-02-09 09:33:58+00:00,,0,djhugroo/HighRiscSystem,599507381,SystemVerilog,HighRiscSystem,2,0,2023-02-09 09:35:39+00:00,[],None
403,https://github.com/rajathpi/assignment.git,2023-02-09 12:56:49+00:00,This repo is used to store files for assignments,0,rajathpi/assignment,599582219,SystemVerilog,assignment,164287,0,2023-02-09 15:42:52+00:00,[],None
404,https://github.com/visnjicm/verilog-traffic-light.git,2023-03-22 22:28:26+00:00,Verilog implementation of a traffic light Finite State Machine (FSM).,0,visnjicm/verilog-traffic-light,617684589,SystemVerilog,verilog-traffic-light,12,0,2024-01-30 18:48:25+00:00,"['fsm', 'hdl', 'verilog']",None
405,https://github.com/vishwajeet-sinh/Daul-Port-RAM-Verification.git,2023-02-18 13:43:06+00:00,Daul port ram,0,vishwajeet-sinh/Daul-Port-RAM-Verification,603430000,SystemVerilog,Daul-Port-RAM-Verification,95,0,2024-02-21 09:04:32+00:00,[],None
406,https://github.com/Eduard2609/TSC.git,2023-02-21 10:41:09+00:00,Repository pentru laboratorul de TSC,0,Eduard2609/TSC,604569681,SystemVerilog,TSC,8077,0,2023-03-07 11:40:06+00:00,[],None
407,https://github.com/q1e123/TSC-Lab.git,2023-02-21 10:33:47+00:00,,0,q1e123/TSC-Lab,604566935,SystemVerilog,TSC-Lab,8052,0,2023-05-03 15:29:33+00:00,[],https://api.github.com/licenses/agpl-3.0
408,https://github.com/Chico0212/Systemverilog_PSD.git,2023-02-24 12:21:35+00:00,Repositório da disciplina de PSD,0,Chico0212/Systemverilog_PSD,606020672,SystemVerilog,Systemverilog_PSD,6,0,2023-03-04 01:06:04+00:00,[],None
409,https://github.com/nikaemami/Basic-RTL-Packages.git,2023-02-07 08:12:55+00:00,"Building a n-bit barrel shifter, with an n-bit data-input, A[n-1:0], and an i-bit shift-value, N[i- 1:0], where i is: i=log2n",0,nikaemami/Basic-RTL-Packages,598491865,SystemVerilog,Basic-RTL-Packages,62,0,2023-02-10 07:31:13+00:00,[],None
410,https://github.com/acoskuner500/CSCE714_Team6.git,2023-02-10 03:39:26+00:00,Version control for CSCE 714 (Team 6) labs,0,acoskuner500/CSCE714_Team6,599868392,SystemVerilog,CSCE714_Team6,9354,0,2023-02-19 00:43:23+00:00,[],None
411,https://github.com/Yr-Nemsis/cse141l_wdnmd.git,2023-02-10 05:26:08+00:00,,0,Yr-Nemsis/cse141l_wdnmd,599892946,SystemVerilog,cse141l_wdnmd,1017,0,2023-03-13 19:25:10+00:00,[],None
412,https://github.com/varunven/riscv-processor.git,2023-02-18 07:24:35+00:00,risc-v-processor 32 bits written in SystemVerilog,0,varunven/riscv-processor,603333294,SystemVerilog,riscv-processor,17,0,2023-02-18 07:25:33+00:00,[],None
413,https://github.com/FpgaPublish/Simulate.git,2023-02-17 15:07:46+00:00,用于仿真的学习,0,FpgaPublish/Simulate,603074304,SystemVerilog,Simulate,68,0,2023-07-29 18:41:42+00:00,[],None
414,https://github.com/davidcursaru/TSC.git,2023-02-27 06:13:58+00:00,,0,davidcursaru/TSC,607017894,SystemVerilog,TSC,8248,0,2023-03-06 07:35:29+00:00,[],None
415,https://github.com/ASHIWINIPATHAK/Aes_encryption.git,2023-04-15 13:37:16+00:00,,0,ASHIWINIPATHAK/Aes_encryption,628287949,SystemVerilog,Aes_encryption,3434,0,2023-04-15 13:41:14+00:00,[],None
416,https://github.com/nandgyf/ELEC527_Vending_Machine.git,2023-04-16 06:06:50+00:00,,0,nandgyf/ELEC527_Vending_Machine,628499176,SystemVerilog,ELEC527_Vending_Machine,16087,0,2023-04-16 06:31:19+00:00,[],None
417,https://github.com/al719/ATM.git,2023-04-02 19:33:59+00:00,implement ATM bank core with Verilog HDL,0,al719/ATM,622670495,SystemVerilog,ATM,867,0,2023-04-02 19:50:16+00:00,[],None
418,https://github.com/2023-Spring-ECE4278/lab5.git,2023-04-03 00:42:53+00:00,,0,2023-Spring-ECE4278/lab5,622738205,SystemVerilog,lab5,11,0,2023-04-03 00:44:29+00:00,[],None
419,https://github.com/bluewww/verilator-exploration.git,2023-04-01 22:55:02+00:00,Explore various verilator 5 features.,0,bluewww/verilator-exploration,622371442,SystemVerilog,verilator-exploration,2,0,2023-04-01 22:56:41+00:00,[],https://api.github.com/licenses/mit
420,https://github.com/TEAmofey/spbsu-comp-arch22-lab2-TEAmofey.git,2023-04-02 19:28:58+00:00,,0,TEAmofey/spbsu-comp-arch22-lab2-TEAmofey,622669242,SystemVerilog,spbsu-comp-arch22-lab2-TEAmofey,727,0,2023-04-02 19:30:39+00:00,[],None
421,https://github.com/SamShankle/FinalProject.git,2023-04-05 04:24:39+00:00,,0,SamShankle/FinalProject,623779710,SystemVerilog,FinalProject,5326,0,2023-04-05 04:24:46+00:00,[],None
422,https://github.com/sumiravishan/Multiple-Memory-Designs-and-UVM-coverage-based-Verification.git,2023-04-13 05:38:46+00:00,Multiple Memory Simulataneous Testing with uvm + functional coverage + constrained randomization - For Reference purposes,0,sumiravishan/Multiple-Memory-Designs-and-UVM-coverage-based-Verification,627263672,SystemVerilog,Multiple-Memory-Designs-and-UVM-coverage-based-Verification,60,0,2023-04-13 06:20:49+00:00,[],https://api.github.com/licenses/gpl-3.0
423,https://github.com/Goku2699/Verification_comb_adder.git,2023-04-11 14:38:08+00:00,,0,Goku2699/Verification_comb_adder,626474048,SystemVerilog,Verification_comb_adder,3,0,2023-04-11 14:54:09+00:00,[],None
424,https://github.com/yosapkota/1-MHz-Sine-Wave.git,2023-04-13 19:21:00+00:00,Variable high frequency three phase sine wave generator using VHDL and Vivado for GaN inverters,0,yosapkota/1-MHz-Sine-Wave,627586521,SystemVerilog,1-MHz-Sine-Wave,31058,0,2023-04-13 19:24:24+00:00,[],None
425,https://github.com/michaelblakeferguson/Verilog.git,2023-03-06 09:38:54+00:00,,0,michaelblakeferguson/Verilog,610196780,SystemVerilog,Verilog,3,0,2023-03-06 09:39:19+00:00,[],None
426,https://github.com/Carlos12001/sumador_sv.git,2023-03-13 21:17:44+00:00,,0,Carlos12001/sumador_sv,613581507,SystemVerilog,sumador_sv,3,0,2023-03-13 21:17:55+00:00,[],None
427,https://github.com/LayzRay/Architecture-of-microprocessor-systems-and-tools.git,2023-03-10 10:17:02+00:00,,0,LayzRay/Architecture-of-microprocessor-systems-and-tools,612156252,SystemVerilog,Architecture-of-microprocessor-systems-and-tools,472,0,2023-09-19 21:16:17+00:00,[],None
428,https://github.com/calebturner603/Lab3.git,2023-03-20 18:58:58+00:00,,0,calebturner603/Lab3,616627099,SystemVerilog,Lab3,6,0,2023-03-20 19:00:11+00:00,[],None
429,https://github.com/Shaheer-Ilyas2/RISC-V.git,2023-04-03 08:18:05+00:00,This repository contains files for 3-stage RISC-V processor. The processor is designed using the System-Verilog and has been synthesized and tested on Questa Sim and Xilinx FPGA.,1,Shaheer-Ilyas2/RISC-V,622867083,SystemVerilog,RISC-V,11,0,2023-04-03 08:21:36+00:00,[],None
430,https://github.com/chenlonglong/lab_VD.git,2023-04-06 05:44:30+00:00,the is ATP modulized lecture lab2 Viterbi decoding for Pair-HMM,0,chenlonglong/lab_VD,624275150,SystemVerilog,lab_VD,58,0,2023-04-06 07:39:15+00:00,[],None
431,https://github.com/AndyWuu1/HW6.git,2023-04-04 23:19:59+00:00,,0,AndyWuu1/HW6,623708817,SystemVerilog,HW6,6,0,2023-04-05 00:29:54+00:00,[],None
432,https://github.com/GrGabriela/AM2940.git,2023-04-04 19:53:03+00:00,DMA Address Generator that generates sequential memory addresses for use in the sequential transfer of data to or from a memory,0,GrGabriela/AM2940,623649974,SystemVerilog,AM2940,15,0,2023-04-04 19:55:02+00:00,[],None
433,https://github.com/Hadi-loo/Computer-Architecture-Course.git,2023-02-08 09:43:26+00:00,,0,Hadi-loo/Computer-Architecture-Course,599023900,SystemVerilog,Computer-Architecture-Course,4019,0,2023-02-08 09:52:44+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/ryanleontini/OTTER.git,2023-02-10 21:41:42+00:00,A 32-Bit RISC-V Microcontroller,0,ryanleontini/OTTER,600225382,SystemVerilog,OTTER,684,0,2023-02-22 19:19:38+00:00,[],None
435,https://github.com/mddanish05/System-Verilog.git,2023-02-12 12:07:17+00:00,,0,mddanish05/System-Verilog,600725550,SystemVerilog,System-Verilog,240,0,2023-02-12 12:09:51+00:00,[],None
436,https://github.com/AbdoWise-z/AES-FSM-128-192-256-.git,2023-03-01 13:12:43+00:00,and FSM to encrypt / decrypt in AES format,1,AbdoWise-z/AES-FSM-128-192-256-,608167559,SystemVerilog,AES-FSM-128-192-256-,27,0,2023-03-01 13:13:55+00:00,[],None
437,https://github.com/jesus154b/lAB4.git,2023-03-08 22:04:17+00:00,,0,jesus154b/lAB4,611464921,SystemVerilog,lAB4,21,0,2023-03-09 00:10:15+00:00,[],None
438,https://github.com/Mell0r/Simple-CPU-cache-memory-model.git,2023-03-18 09:19:07+00:00,"Study project on ""Computer architecture"" course",0,Mell0r/Simple-CPU-cache-memory-model,615650851,SystemVerilog,Simple-CPU-cache-memory-model,2134,0,2023-03-18 09:31:51+00:00,[],None
439,https://github.com/ArlanCode/Projeto-de-Sistemas-Digitais.git,2023-03-16 13:25:25+00:00,Projetos na linguagem de Hardware SystemVerilog.,0,ArlanCode/Projeto-de-Sistemas-Digitais,614862681,SystemVerilog,Projeto-de-Sistemas-Digitais,6,0,2023-03-16 13:29:08+00:00,[],None
440,https://github.com/Vk1708/Independent-Component-Analysis.git,2023-03-15 16:36:31+00:00,,0,Vk1708/Independent-Component-Analysis,614468096,SystemVerilog,Independent-Component-Analysis,9,0,2023-03-15 16:40:27+00:00,[],None
441,https://github.com/amiteshkr63/tgit.git,2023-02-11 16:33:14+00:00,Sushant mere ko git sikha rha h,0,amiteshkr63/tgit,600484520,SystemVerilog,tgit,1,0,2023-02-11 16:50:55+00:00,[],None
442,https://github.com/Agfra167/sv_scope.git,2023-02-17 05:02:22+00:00,,0,Agfra167/sv_scope,602861995,SystemVerilog,sv_scope,2,0,2023-02-17 05:04:42+00:00,[],None
443,https://github.com/Drakon-top/ComputerArchitecture.git,2023-02-17 11:37:39+00:00,,0,Drakon-top/ComputerArchitecture,602990966,SystemVerilog,ComputerArchitecture,1963,0,2023-02-18 08:22:29+00:00,[],None
444,https://github.com/jesus154b/lab3.git,2023-02-15 20:28:51+00:00,,0,jesus154b/lab3,602255212,SystemVerilog,lab3,29,0,2023-02-16 05:27:07+00:00,[],None
445,https://github.com/S-E-N-S-O-H-A-M/APB-Protocol.git,2023-04-14 11:44:41+00:00,,0,S-E-N-S-O-H-A-M/APB-Protocol,627873234,SystemVerilog,APB-Protocol,175,0,2023-07-04 04:24:50+00:00,[],https://api.github.com/licenses/apache-2.0
446,https://github.com/Neptunya/ee-271.git,2023-04-14 08:20:00+00:00,,0,Neptunya/ee-271,627799559,SystemVerilog,ee-271,39680,0,2023-10-10 02:57:01+00:00,[],None
447,https://github.com/xinzhuo20/ECE385-SP23.git,2023-04-15 02:33:23+00:00,,0,xinzhuo20/ECE385-SP23,628135296,SystemVerilog,ECE385-SP23,214572,0,2023-05-03 18:43:05+00:00,[],None
448,https://github.com/Ambika14-3/AHB-Protocol-SystemVerilog.git,2023-04-15 10:51:09+00:00,,0,Ambika14-3/AHB-Protocol-SystemVerilog,628244342,SystemVerilog,AHB-Protocol-SystemVerilog,2027,0,2023-04-15 15:44:53+00:00,[],None
449,https://github.com/Krupski37/SPI-Verilog.git,2023-04-01 14:36:15+00:00,,0,Krupski37/SPI-Verilog,622240956,SystemVerilog,SPI-Verilog,1963,0,2023-04-08 06:43:45+00:00,[],None
450,https://github.com/ncrouch1/EE-CSE-469.git,2023-03-31 23:05:51+00:00,Repo for collaborative design projects for Computer Architecture 1,0,ncrouch1/EE-CSE-469,622022625,SystemVerilog,EE-CSE-469,19307,0,2023-05-01 18:27:36+00:00,[],None
451,https://github.com/Amirhosseinbayat/ComputerArchitecture-Course.git,2023-04-07 13:51:18+00:00,Computer Architecture course - winter/spring 2023,1,Amirhosseinbayat/ComputerArchitecture-Course,624883224,SystemVerilog,ComputerArchitecture-Course,76103,0,2023-06-27 10:12:26+00:00,[],
452,https://github.com/2023-Spring-ECE4278/project1.git,2023-04-08 10:07:49+00:00,,0,2023-Spring-ECE4278/project1,625181327,SystemVerilog,project1,13,0,2023-04-17 04:18:52+00:00,[],None
453,https://github.com/andreeahaldan/TSC.git,2023-02-20 07:12:55+00:00,,0,andreeahaldan/TSC,604026092,SystemVerilog,TSC,16112,0,2023-03-06 09:24:12+00:00,[],None
454,https://github.com/MarcEftimie/FPGA-camera-interface.git,2023-03-02 18:17:48+00:00,,0,MarcEftimie/FPGA-camera-interface,608782988,SystemVerilog,FPGA-camera-interface,1995,0,2023-04-16 23:42:01+00:00,[],None
455,https://github.com/BrianMere/CPE233FinalProject.git,2023-03-13 21:53:01+00:00,Hi,0,BrianMere/CPE233FinalProject,613591466,SystemVerilog,CPE233FinalProject,722,0,2023-03-20 00:27:32+00:00,[],None
456,https://github.com/HDS0211/Project_1-One-Dimensional-Convolution-using-SystemVerilog.git,2023-03-11 21:41:16+00:00,,0,HDS0211/Project_1-One-Dimensional-Convolution-using-SystemVerilog,612752398,SystemVerilog,Project_1-One-Dimensional-Convolution-using-SystemVerilog,3396,0,2023-03-11 22:28:46+00:00,[],None
457,https://github.com/Chuning99/Encryption.git,2023-02-21 00:34:09+00:00,,0,Chuning99/Encryption,604388496,SystemVerilog,Encryption,4,0,2023-02-21 00:35:34+00:00,[],None
458,https://github.com/Chuning99/Lab5-Decryption.git,2023-02-21 00:36:27+00:00,,0,Chuning99/Lab5-Decryption,604388966,SystemVerilog,Lab5-Decryption,3,0,2023-02-21 00:37:40+00:00,[],None
459,https://github.com/EngineersBox/Warp-Scheduler.git,2023-02-22 12:30:50+00:00,Verilog implementation of a GPU warp scheduler with warp compaction,0,EngineersBox/Warp-Scheduler,605091574,SystemVerilog,Warp-Scheduler,1,0,2023-02-23 10:45:17+00:00,[],None
460,https://github.com/karthdjd/SYSTEM-VERILOG.git,2023-02-22 06:56:51+00:00,,0,karthdjd/SYSTEM-VERILOG,604970742,SystemVerilog,SYSTEM-VERILOG,236,0,2023-02-23 10:18:04+00:00,[],None
461,https://github.com/Kaigard/B8.git,2023-03-15 12:27:22+00:00,双发射处理器,0,Kaigard/B8,614356033,SystemVerilog,B8,98,0,2023-03-22 07:41:04+00:00,[],None
462,https://github.com/lathifsharieff/AXIlite_VDMA.git,2023-03-15 08:44:34+00:00,,0,lathifsharieff/AXIlite_VDMA,614268531,SystemVerilog,AXIlite_VDMA,7,0,2023-03-15 08:45:18+00:00,[],None
463,https://github.com/mmmmarryyy/processor_cache_memory_simulator.git,2023-03-19 08:17:18+00:00,,0,mmmmarryyy/processor_cache_memory_simulator,615969687,SystemVerilog,processor_cache_memory_simulator,2581,0,2023-03-19 08:17:51+00:00,[],None
464,https://github.com/MarleyLobao/UVM_Traffic_RAL.git,2023-03-21 14:16:08+00:00,This repository organizes the ChipVerify website code so that it is executable in a verification environment that uses the Register Abstraction Layer (RAL) in frontdoor mode.,0,MarleyLobao/UVM_Traffic_RAL,617006657,SystemVerilog,UVM_Traffic_RAL,146,0,2023-05-25 00:40:14+00:00,[],None
465,https://github.com/ethannhang/csce611-projects.git,2023-03-22 00:55:38+00:00,,0,ethannhang/csce611-projects,617237167,SystemVerilog,csce611-projects,630,0,2023-04-02 00:58:12+00:00,[],None
466,https://github.com/keterbasary1/AHB-RAM-32b.git,2023-03-24 09:30:22+00:00,,0,keterbasary1/AHB-RAM-32b,618351117,SystemVerilog,AHB-RAM-32b,51,0,2023-03-27 06:41:44+00:00,[],None
467,https://github.com/felipegangorra/loac.git,2023-03-26 11:29:06+00:00,"Repositório da disciplina Laboratório de Organização e Arquitetura de Computadores, UFCG.",0,felipegangorra/loac,619135192,SystemVerilog,loac,4987,0,2023-07-10 21:55:21+00:00,"['logic-circuit', 'systemverilog']",None
468,https://github.com/Sososy/UVM.git,2023-04-04 01:43:53+00:00,,0,Sososy/UVM,623245399,SystemVerilog,UVM,515,0,2023-05-19 06:45:15+00:00,[],None
469,https://github.com/Saliya-99/SV-Course.git,2023-03-28 14:46:35+00:00,,0,Saliya-99/SV-Course,620369791,SystemVerilog,SV-Course,10,0,2023-12-11 10:23:20+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/ioanstag1/Computer-Architecture-Pipelined-Processor.git,2023-03-15 20:04:06+00:00,,0,ioanstag1/Computer-Architecture-Pipelined-Processor,614545096,SystemVerilog,Computer-Architecture-Pipelined-Processor,300,0,2024-02-01 19:31:02+00:00,[],None
471,https://github.com/sebsadface/sv.git,2023-03-29 20:09:30+00:00,SystemVerilog Projects,0,sebsadface/sv,621009279,SystemVerilog,sv,9523,0,2024-03-29 03:07:13+00:00,[],https://api.github.com/licenses/mit
472,https://github.com/VictorAldica/TSC.git,2023-02-21 10:35:18+00:00,Repository laborator TSC,0,VictorAldica/TSC,604567503,SystemVerilog,TSC,8827,0,2023-03-07 11:42:48+00:00,[],None
473,https://github.com/Tibi0821/TSC2023.git,2023-02-21 10:36:30+00:00,,0,Tibi0821/TSC2023,604567967,SystemVerilog,TSC2023,8047,0,2023-03-07 12:42:27+00:00,[],None
474,https://github.com/george12388/tsc_lab.git,2023-02-21 10:44:07+00:00,,0,george12388/tsc_lab,604570824,SystemVerilog,tsc_lab,8097,0,2023-03-06 09:35:24+00:00,[],None
475,https://github.com/Domandrenog/Digital-Systems-Modeling-and-Verification.git,2023-02-20 12:30:40+00:00,,0,Domandrenog/Digital-Systems-Modeling-and-Verification,604143333,SystemVerilog,Digital-Systems-Modeling-and-Verification,35,0,2023-02-20 12:34:14+00:00,[],None
476,https://github.com/kbogumil01/verilog.git,2023-02-12 14:22:40+00:00,,0,kbogumil01/verilog,600761447,SystemVerilog,verilog,7544,0,2023-02-12 14:24:38+00:00,[],None
477,https://github.com/Pernapati-Akhil/APB-protocol.git,2023-02-08 07:05:50+00:00,,0,Pernapati-Akhil/APB-protocol,598967565,SystemVerilog,APB-protocol,368,0,2023-02-08 07:06:58+00:00,[],None
478,https://github.com/nikaemami/RTL-Components-Iterative-Logic-Synthesis.git,2023-02-10 07:33:13+00:00,Design of a circuit that calculates the number of 1’s on its data inputs,0,nikaemami/RTL-Components-Iterative-Logic-Synthesis,599928947,SystemVerilog,RTL-Components-Iterative-Logic-Synthesis,5,0,2023-02-10 07:39:55+00:00,[],None
479,https://github.com/mddanish05/UVM.git,2023-02-11 20:06:38+00:00,,0,mddanish05/UVM,600540853,SystemVerilog,UVM,66,0,2023-02-11 20:09:52+00:00,[],None
480,https://github.com/chaekwan/chisel-template.git,2023-02-13 12:18:54+00:00,,0,chaekwan/chisel-template,601122349,SystemVerilog,chisel-template,22,0,2023-06-19 01:31:53+00:00,[],https://api.github.com/licenses/unlicense
481,https://github.com/padre6/assertion_RTL.git,2023-02-13 13:26:04+00:00,,0,padre6/assertion_RTL,601149638,SystemVerilog,assertion_RTL,36,0,2023-02-13 13:28:50+00:00,[],None
482,https://github.com/nil1g18/Simple-Single-Cycled-MIPS-processor.git,2023-04-12 11:46:11+00:00,Implementation of a simple MIPS processor without pipelining on SystemVerilog,0,nil1g18/Simple-Single-Cycled-MIPS-processor,626902877,SystemVerilog,Simple-Single-Cycled-MIPS-processor,9,0,2023-04-14 16:32:38+00:00,[],https://api.github.com/licenses/apache-2.0
483,https://github.com/AGomezGutierrez/Taller_Digitales-LAB_3.git,2023-04-15 18:36:07+00:00,Interfaces con periféricos,0,AGomezGutierrez/Taller_Digitales-LAB_3,628372463,SystemVerilog,Taller_Digitales-LAB_3,536,0,2023-05-20 18:21:58+00:00,[],None
484,https://github.com/Habiter/FPGA_prj_SV.git,2023-04-03 10:40:30+00:00,,0,Habiter/FPGA_prj_SV,622922858,SystemVerilog,FPGA_prj_SV,8,0,2023-04-03 10:42:49+00:00,[],None
485,https://github.com/Carlos12001/register.git,2023-04-02 02:25:35+00:00,,0,Carlos12001/register,622406122,SystemVerilog,register,3,0,2023-04-02 02:25:45+00:00,[],None
486,https://github.com/tiger9z/verification-0.git,2023-04-06 06:24:47+00:00,,0,tiger9z/verification-0,624287624,SystemVerilog,verification-0,47,0,2023-04-06 06:25:44+00:00,[],None
487,https://github.com/sild3nafil/Inter.sv.git,2023-04-10 17:08:58+00:00,Verilog FSM Fundamental Structure,0,sild3nafil/Inter.sv,626040349,SystemVerilog,Inter.sv,641,0,2023-04-10 17:09:25+00:00,[],None
488,https://github.com/Su-Jena/RISC-V_FPGA.git,2023-03-24 20:24:44+00:00,,0,Su-Jena/RISC-V_FPGA,618595898,SystemVerilog,RISC-V_FPGA,13,0,2023-03-24 20:47:04+00:00,[],None
489,https://github.com/aeshes/hamming_ecc_fpga.git,2023-03-28 19:02:33+00:00,,0,aeshes/hamming_ecc_fpga,620478237,SystemVerilog,hamming_ecc_fpga,2,0,2023-03-28 19:09:41+00:00,[],None
490,https://github.com/wanderhank/Laboratorio-02-LOAC-.git,2023-04-12 21:12:38+00:00,Primeiro laboratório da disciplina de Laboratório de Organização e Arquitetura de Computadores ,0,wanderhank/Laboratorio-02-LOAC-,627132270,SystemVerilog,Laboratorio-02-LOAC-,5,0,2023-04-12 21:14:02+00:00,[],None
491,https://github.com/tkileypdx/smalluvm.git,2023-04-12 23:34:24+00:00,testcase template to create testcases for UVM failures,0,tkileypdx/smalluvm,627169938,SystemVerilog,smalluvm,1,0,2023-04-12 23:36:10+00:00,[],None
492,https://github.com/SukanyaMore11/UNIVERSAL_VERIFICATION_METHOD.git,2023-04-15 03:50:38+00:00,,0,SukanyaMore11/UNIVERSAL_VERIFICATION_METHOD,628149097,SystemVerilog,UNIVERSAL_VERIFICATION_METHOD,13045,0,2023-04-15 03:51:47+00:00,[],None
493,https://github.com/Kholoud-Ebrahim/ALU_design_Verification_UVM.git,2023-04-15 01:01:47+00:00,implementation and test bench using UVM,1,Kholoud-Ebrahim/ALU_design_Verification_UVM,628119370,SystemVerilog,ALU_design_Verification_UVM,182,0,2023-04-15 01:21:07+00:00,[],None
494,https://github.com/Yashovardhan15/mux_rtl_design.git,2023-02-25 15:34:32+00:00,,0,Yashovardhan15/mux_rtl_design,606468987,SystemVerilog,mux_rtl_design,39,0,2023-02-25 15:40:35+00:00,[],None
495,https://github.com/1847123212/st7789_abdulov_static.git,2023-03-04 07:31:59+00:00,Add driver for drawing Abdulov's avatar on display ST7789 with FPGA resources only. ,0,1847123212/st7789_abdulov_static,609445751,,st7789_abdulov_static,29,0,2023-09-03 00:27:20+00:00,[],https://api.github.com/licenses/mit
496,https://github.com/bwilhelm0/i8008.git,2023-03-03 18:14:56+00:00,Recreation of intel 8008 for tiny tapeout,0,bwilhelm0/i8008,609265126,SystemVerilog,i8008,41429,0,2023-04-28 03:40:50+00:00,[],None
497,https://github.com/EmoryZoellner/DLD-Lab2.git,2023-03-06 18:54:31+00:00,,0,EmoryZoellner/DLD-Lab2,610428317,SystemVerilog,DLD-Lab2,1354,0,2023-03-24 22:42:23+00:00,[],None
498,https://github.com/camiloarteaga1/Digi2.git,2023-03-06 01:41:15+00:00,Labs of Digi 2,0,camiloarteaga1/Digi2,610054538,SystemVerilog,Digi2,35634,0,2023-03-08 12:55:07+00:00,[],None
499,https://github.com/AryamannTomar/Posit_in_Verilog.git,2023-03-08 02:59:00+00:00,,0,AryamannTomar/Posit_in_Verilog,611065296,SystemVerilog,Posit_in_Verilog,4,0,2023-03-08 03:07:00+00:00,[],None
500,https://github.com/DavidRich09/drichmond_digital_design_lab_2023.git,2023-02-25 03:18:30+00:00,"Repositorio para los laboratorios 2,3 y 4 del curso taller de diseño digital año 2023 I Semestre",0,DavidRich09/drichmond_digital_design_lab_2023,606286479,SystemVerilog,drichmond_digital_design_lab_2023,166308,0,2023-03-23 09:07:04+00:00,[],None
501,https://github.com/Reammaer/uvm_alu_test.git,2023-02-22 20:05:20+00:00,my first uvm test project with two small alu: the first one is created in SV and the second one (connected via dpi interface) is written in c,0,Reammaer/uvm_alu_test,605269204,SystemVerilog,uvm_alu_test,679,0,2023-03-07 16:02:14+00:00,[],None
502,https://github.com/Carlos12001/nand3_systemverilog.git,2023-03-13 16:31:22+00:00,,0,Carlos12001/nand3_systemverilog,613474851,SystemVerilog,nand3_systemverilog,3,0,2023-03-13 16:31:32+00:00,[],None
503,https://github.com/Sharmi-Rajakumaran/System-Verilog-Assertions.git,2023-03-15 15:43:29+00:00,,0,Sharmi-Rajakumaran/System-Verilog-Assertions,614444999,SystemVerilog,System-Verilog-Assertions,0,0,2023-03-15 15:49:53+00:00,[],None
504,https://github.com/IlorDash/verilog-practice-course-project.git,2023-02-14 14:54:22+00:00,Hardware accelerator for Kuznyechik cipher,0,IlorDash/verilog-practice-course-project,601663608,SystemVerilog,verilog-practice-course-project,109,0,2023-05-27 09:30:11+00:00,[],https://api.github.com/licenses/mit
505,https://github.com/zcb2110/lab1.git,2023-02-16 22:13:48+00:00,,0,zcb2110/lab1,602761648,SystemVerilog,lab1,2,0,2023-02-16 22:14:28+00:00,[],None
506,https://github.com/humayunsiraj123/RTL_Training.git,2023-02-17 06:09:50+00:00,,0,humayunsiraj123/RTL_Training,602879599,SystemVerilog,RTL_Training,3918,0,2023-03-28 06:56:05+00:00,[],None
507,https://github.com/westonmcevoy/Verilog.git,2023-03-18 22:57:56+00:00,Various verilog implementations,0,westonmcevoy/Verilog,615869280,SystemVerilog,Verilog,17,0,2023-03-18 23:02:50+00:00,[],None
508,https://github.com/rdje/sv.git,2023-03-18 23:23:15+00:00,,0,rdje/sv,615873698,SystemVerilog,sv,19,0,2023-04-17 14:22:46+00:00,[],https://api.github.com/licenses/gpl-3.0
509,https://github.com/shariethernet/approximate-dadda-multipliers.git,2023-03-16 20:42:07+00:00,,0,shariethernet/approximate-dadda-multipliers,615041184,SystemVerilog,approximate-dadda-multipliers,928,0,2023-04-17 21:42:24+00:00,[],None
510,https://github.com/ZhijingY/Multicore-Processor.git,2023-04-06 07:45:31+00:00,"Source code and test bench designs for ECE437 lab, worked by Zhijing and Calvin",0,ZhijingY/Multicore-Processor,624315609,,Multicore-Processor,4312,0,2024-02-13 00:42:25+00:00,[],None
511,https://github.com/nkapuscinska/vivado2023.git,2023-03-15 20:51:08+00:00,Repozytorium n potrzeby Zajęć z Elektroniki cyfrowej na basys3 w języku SyetemVerilog,0,nkapuscinska/vivado2023,614559531,SystemVerilog,vivado2023,16530,0,2024-02-12 02:07:14+00:00,[],None
512,https://github.com/Shivaprasadm02/uvm_lab10.git,2023-03-16 06:50:17+00:00,,0,Shivaprasadm02/uvm_lab10,614712127,SystemVerilog,uvm_lab10,49,0,2024-03-04 07:44:45+00:00,[],None
513,https://github.com/mzpmazeping/uvm_easy_mam.git,2023-04-10 08:05:31+00:00,A memory allocation Manager  based uvm_mem_mam，with good usability.,2,mzpmazeping/uvm_easy_mam,625839667,,uvm_easy_mam,3,0,2023-01-19 03:00:58+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/zhfffy/memory_MC.git,2023-03-14 10:22:39+00:00,,0,zhfffy/memory_MC,613813792,SystemVerilog,memory_MC,2389,0,2024-03-11 05:21:43+00:00,[],None
515,https://github.com/drandyhaas/LL10G_Cyclone10GX_1.git,2023-03-01 20:35:14+00:00,,1,drandyhaas/LL10G_Cyclone10GX_1,608345547,SystemVerilog,LL10G_Cyclone10GX_1,446655,0,2023-03-01 20:41:53+00:00,[],None
516,https://github.com/cse140l-wi23/lab5_starter.git,2023-03-08 19:45:08+00:00,,1,cse140l-wi23/lab5_starter,611420855,SystemVerilog,lab5_starter,7,0,2023-03-17 19:59:12+00:00,[],None
517,https://github.com/vickybou19/CompArchCourseDUTH.git,2023-03-12 11:45:14+00:00,,0,vickybou19/CompArchCourseDUTH,612922115,SystemVerilog,CompArchCourseDUTH,48,0,2023-03-16 11:03:18+00:00,[],None
518,https://github.com/kevindkim723/E85_Bonus.git,2023-02-08 16:45:08+00:00,FPGA labs and HDL for E85 enrichment sessions,0,kevindkim723/E85_Bonus,599195741,SystemVerilog,E85_Bonus,1,0,2023-02-08 16:53:24+00:00,[],None
519,https://github.com/SURA-SAI-SWAROOP/Adders_Using_Verilog.git,2023-03-24 06:34:57+00:00,,0,SURA-SAI-SWAROOP/Adders_Using_Verilog,618289694,SystemVerilog,Adders_Using_Verilog,388,0,2023-03-24 09:12:30+00:00,[],None
520,https://github.com/karthdjd/UVM-PROJECT-1.git,2023-03-18 17:45:00+00:00,,0,karthdjd/UVM-PROJECT-1,615795301,SystemVerilog,UVM-PROJECT-1,19,0,2023-03-20 10:17:18+00:00,[],None
521,https://github.com/Adhi-cyber/uvm.git,2023-03-18 11:55:49+00:00,,0,Adhi-cyber/uvm,615691140,SystemVerilog,uvm,1242,0,2023-03-18 12:00:48+00:00,[],None
522,https://github.com/alkaseltz/OTTER-CPU.git,2023-03-25 06:54:34+00:00,SystemVerilog source code for a fully programmable RISC-V CPU.,0,alkaseltz/OTTER-CPU,618725821,SystemVerilog,OTTER-CPU,14,0,2023-03-25 07:00:14+00:00,[],None
523,https://github.com/ben-j-c/fpga-dnn-accelerator.git,2023-02-23 02:38:10+00:00,,0,ben-j-c/fpga-dnn-accelerator,605374329,SystemVerilog,fpga-dnn-accelerator,37760,0,2023-05-08 15:52:36+00:00,[],None
524,https://github.com/hubuke/EE469_Lab1_attemp2.git,2023-02-23 01:53:22+00:00,,0,hubuke/EE469_Lab1_attemp2,605362448,SystemVerilog,EE469_Lab1_attemp2,82,0,2023-02-23 01:55:07+00:00,[],None
525,https://github.com/gary600/eaterchip.git,2023-02-25 04:56:57+00:00,,0,gary600/eaterchip,606306508,SystemVerilog,eaterchip,3,0,2023-02-25 04:57:47+00:00,[],None
526,https://github.com/sorybarry223/SE204.git,2023-03-03 23:08:24+00:00,,0,sorybarry223/SE204,609345302,SystemVerilog,SE204,9,0,2023-03-03 23:09:23+00:00,[],None
527,https://github.com/Nagarjun444/system-verilog-constraint-.git,2023-03-07 07:13:34+00:00,constraint interview questions and answers ,0,Nagarjun444/system-verilog-constraint-,610637951,SystemVerilog,system-verilog-constraint-,5,0,2023-03-07 07:14:11+00:00,[],None
528,https://github.com/gencturkmert/Pipelined-Processor.git,2023-03-10 17:56:39+00:00,Pipelined-Processor Simulation using SystemVerilog,0,gencturkmert/Pipelined-Processor,612333874,SystemVerilog,Pipelined-Processor,8,0,2023-03-10 18:15:00+00:00,[],None
529,https://github.com/Ahmed0100/multi_clock_digital_system_uart_alu_reg_file.git,2023-03-05 09:38:41+00:00,multi_clock_digital_system_uart_alu_reg_file,0,Ahmed0100/multi_clock_digital_system_uart_alu_reg_file,609803945,SystemVerilog,multi_clock_digital_system_uart_alu_reg_file,15,0,2023-03-05 09:39:21+00:00,[],None
530,https://github.com/jacobkearin/CPU_8b.git,2023-03-10 15:23:31+00:00,8-bit CPU from scratch designed for academic purposes,0,jacobkearin/CPU_8b,612275879,SystemVerilog,CPU_8b,41492,0,2023-05-12 22:42:42+00:00,[],None
531,https://github.com/dgupta2611/SV_Project_Winter_2023.git,2023-03-16 04:00:13+00:00,,0,dgupta2611/SV_Project_Winter_2023,614666693,SystemVerilog,SV_Project_Winter_2023,5431,0,2023-03-16 04:07:55+00:00,[],None
532,https://github.com/ajm2327/Integrating-Microprocessor-with-FPGA.git,2023-03-21 18:13:21+00:00,This is a class project which contains my code files which work together to implement a microprocessor using the Intel DE0-CV FPGA board,0,ajm2327/Integrating-Microprocessor-with-FPGA,617112283,SystemVerilog,Integrating-Microprocessor-with-FPGA,56,0,2023-03-21 21:07:56+00:00,[],https://api.github.com/licenses/gpl-3.0
533,https://github.com/ewertonsantos/counter_m.git,2023-03-17 14:05:32+00:00,A simple counter in system verilog,0,ewertonsantos/counter_m,615355825,SystemVerilog,counter_m,1,0,2023-03-17 14:07:17+00:00,[],None
534,https://github.com/fmrt2019/graduation_design.git,2023-04-14 03:16:33+00:00,,1,fmrt2019/graduation_design,627711366,SystemVerilog,graduation_design,111,0,2023-04-20 09:50:17+00:00,[],None
535,https://github.com/johnrscott/riscv_proc.git,2023-04-04 19:00:13+00:00,FPGA-based RISC-V processor,0,johnrscott/riscv_proc,623630957,SystemVerilog,riscv_proc,162,0,2023-07-05 12:23:05+00:00,[],https://api.github.com/licenses/gpl-3.0
536,https://github.com/cevero/cevero_dvfs.git,2023-04-13 17:10:49+00:00,Error-rate-aware DVFS for the Cevero SoC.,0,cevero/cevero_dvfs,627537157,SystemVerilog,cevero_dvfs,5,0,2023-04-13 17:13:16+00:00,[],None
537,https://github.com/iasmimtx/loac-ufcg.git,2023-04-11 19:02:40+00:00,,0,iasmimtx/loac-ufcg,626584625,SystemVerilog,loac-ufcg,10100,0,2023-07-01 23:54:25+00:00,[],None
538,https://github.com/AbalusAwudu/RhythmRush.git,2023-04-11 00:05:42+00:00,ECE 385 final project by Abalus Awudu and Xander Kick,0,AbalusAwudu/RhythmRush,626169710,SystemVerilog,RhythmRush,36,0,2023-04-14 21:43:45+00:00,[],None
539,https://github.com/studeo14/Zip-CPU-Verilog-Tutorial.git,2023-04-11 01:16:43+00:00,,0,studeo14/Zip-CPU-Verilog-Tutorial,626187273,SystemVerilog,Zip-CPU-Verilog-Tutorial,46,0,2023-04-11 01:17:14+00:00,[],None
540,https://github.com/TomasLAbreu/AXI4-VIP-env.git,2023-02-18 14:06:04+00:00,Environment to easily use Xilinx AXI4-VIP on your DUTs,0,TomasLAbreu/AXI4-VIP-env,603436506,SystemVerilog,AXI4-VIP-env,231,0,2023-02-18 23:55:33+00:00,[],https://api.github.com/licenses/gpl-3.0
541,https://github.com/LudmilaGomes/Metronomo.git,2023-02-17 20:11:12+00:00,Código de um metrônomo para o projeto final da disciplina de Circuitos Lógicos 2.,0,LudmilaGomes/Metronomo,603191076,SystemVerilog,Metronomo,18,0,2023-02-17 20:15:22+00:00,[],None
542,https://github.com/abhigna97/Alpha-21264-Microprocessor-Tournament-Branch-Predictor-using-System-Verilog.git,2023-02-17 20:23:48+00:00,System Verilog Project,0,abhigna97/Alpha-21264-Microprocessor-Tournament-Branch-Predictor-using-System-Verilog,603194692,SystemVerilog,Alpha-21264-Microprocessor-Tournament-Branch-Predictor-using-System-Verilog,299,0,2023-03-31 19:46:12+00:00,[],None
543,https://github.com/Chuning99/Alarm-Clock.git,2023-02-21 00:13:52+00:00,,0,Chuning99/Alarm-Clock,604383932,SystemVerilog,Alarm-Clock,883,0,2023-02-21 00:16:39+00:00,[],None
544,https://github.com/RodrigoAceves/PrimeNumberGenerator.git,2023-02-21 04:24:21+00:00,,0,RodrigoAceves/PrimeNumberGenerator,604445897,SystemVerilog,PrimeNumberGenerator,4,0,2023-02-21 05:50:28+00:00,[],None
545,https://github.com/Momoi2309/TSC.git,2023-02-21 10:42:17+00:00,,0,Momoi2309/TSC,604570112,SystemVerilog,TSC,16467,0,2023-03-07 12:05:30+00:00,[],None
546,https://github.com/Tohaneanu/TSC.git,2023-02-21 10:38:41+00:00,,0,Tohaneanu/TSC,604568758,SystemVerilog,TSC,8007,0,2023-03-07 11:40:48+00:00,[],None
547,https://github.com/ZerunYin/uvm_template.git,2023-02-22 17:05:11+00:00,,0,ZerunYin/uvm_template,605204404,SystemVerilog,uvm_template,8,0,2023-02-23 13:10:44+00:00,[],None
548,https://github.com/JinxingYin/Hardware-Generation-Tool-of-Convolution-Module.git,2023-02-13 03:16:46+00:00,,0,JinxingYin/Hardware-Generation-Tool-of-Convolution-Module,600951039,SystemVerilog,Hardware-Generation-Tool-of-Convolution-Module,891,0,2023-02-13 03:34:49+00:00,[],None
549,https://github.com/AndreeaEch657/TSC.git,2023-02-20 08:25:23+00:00,,0,AndreeaEch657/TSC,604050511,SystemVerilog,TSC,8218,0,2023-03-20 07:21:19+00:00,[],None
550,https://github.com/LeeRaeIk/onthespot_portfolio.git,2023-02-24 06:19:05+00:00,,0,LeeRaeIk/onthespot_portfolio,605899854,SystemVerilog,onthespot_portfolio,156549,0,2023-02-24 06:25:49+00:00,[],None
551,https://github.com/lauranton/TSC.git,2023-02-20 06:33:08+00:00,,0,lauranton/TSC,604013913,SystemVerilog,TSC,8479,0,2023-03-06 07:34:12+00:00,[],None
552,https://github.com/19ana-maria/TSC.git,2023-02-21 10:35:43+00:00,,0,19ana-maria/TSC,604567692,SystemVerilog,TSC,8199,0,2023-03-06 08:07:24+00:00,[],None
553,https://github.com/gaochangw/SystemVerilog_Practice.git,2023-02-19 15:10:06+00:00,,0,gaochangw/SystemVerilog_Practice,603783644,SystemVerilog,SystemVerilog_Practice,8,0,2023-02-19 15:36:34+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/RuthTau/CPEN_211.git,2023-02-18 05:11:30+00:00,Arm assembly & System Verilog,0,RuthTau/CPEN_211,603305859,SystemVerilog,CPEN_211,630,0,2023-02-18 05:12:33+00:00,[],None
555,https://github.com/LaPriseDeRISC/test_ras.git,2023-02-20 10:37:18+00:00,RAS implementation verilated with python bindings,0,LaPriseDeRISC/test_ras,604100893,SystemVerilog,test_ras,85,0,2023-06-28 14:40:20+00:00,[],None
556,https://github.com/MATHYBALA-02/SYSTEM-VERILOG.git,2023-02-21 18:42:36+00:00,"Operator, Data types",0,MATHYBALA-02/SYSTEM-VERILOG,604766847,SystemVerilog,SYSTEM-VERILOG,12385,0,2023-02-21 18:45:01+00:00,[],None
557,https://github.com/yanaginx/uvm-module-access.git,2023-02-22 02:32:45+00:00,An example testbench created for demonstrating the way to access top's module from test's components,0,yanaginx/uvm-module-access,604898973,SystemVerilog,uvm-module-access,29,0,2023-02-22 02:46:09+00:00,[],None
558,https://github.com/nikaemami/Switch-and-Gate-Structures.git,2023-02-07 05:41:01+00:00,Basic Switch and Gate Structures in System Verilog,0,nikaemami/Switch-and-Gate-Structures,598443327,SystemVerilog,Switch-and-Gate-Structures,4,0,2023-02-07 08:02:53+00:00,[],None
559,https://github.com/RawanAbdelkhalek/VLSA-Variable-Latency-Speculative-Addition.git,2023-02-15 16:22:56+00:00,Variable Latency Speculative Addition (VLSA) is an approximate adder with error check and error recovery units. Design and implemented by Verilog,0,RawanAbdelkhalek/VLSA-Variable-Latency-Speculative-Addition,602164350,SystemVerilog,VLSA-Variable-Latency-Speculative-Addition,130,0,2023-02-15 16:27:03+00:00,[],None
560,https://github.com/xianwen123/APB-MCDF.git,2023-02-15 08:22:52+00:00,,0,xianwen123/APB-MCDF,601974322,SystemVerilog,APB-MCDF,459,0,2023-02-15 08:29:17+00:00,[],None
561,https://github.com/ic-lab-duth/CompArchCourseDUTH.git,2023-02-23 09:13:18+00:00,"Material related to the Computer Architecture course at ECE, DUTH",1,ic-lab-duth/CompArchCourseDUTH,605490455,SystemVerilog,CompArchCourseDUTH,15,0,2023-03-04 19:03:30+00:00,[],None
562,https://github.com/RageFu2004/ecs122.git,2023-04-11 05:11:13+00:00,ecs122 23win,0,RageFu2004/ecs122,626251081,SystemVerilog,ecs122,2987,0,2023-11-16 02:01:36+00:00,[],None
563,https://github.com/irvinglopezcuriel/hdc.git,2023-02-07 00:09:28+00:00,,0,irvinglopezcuriel/hdc,598360743,SystemVerilog,hdc,11,0,2023-02-07 02:10:44+00:00,[],None
564,https://github.com/Lilferrit/riscvstuff.git,2023-02-13 04:16:54+00:00,,0,Lilferrit/riscvstuff,600964699,SystemVerilog,riscvstuff,5,0,2023-02-13 04:21:03+00:00,[],None
565,https://github.com/dassiddharth07/Kyber_test.git,2023-02-27 19:45:16+00:00,,0,dassiddharth07/Kyber_test,607340603,SystemVerilog,Kyber_test,4,0,2023-02-27 19:58:50+00:00,[],None
566,https://github.com/SharmaPrateek18/32x32_Register_2R1W.git,2023-02-26 20:11:36+00:00,A 32x32 Register using System Verilog.  This can be used in RISC-V Processors.,0,SharmaPrateek18/32x32_Register_2R1W,606874136,SystemVerilog,32x32_Register_2R1W,6,0,2023-02-26 20:12:52+00:00,[],None
567,https://github.com/joachimcao/lab0.git,2023-02-26 19:02:23+00:00,Lab 0 SystemVerilog,0,joachimcao/lab0,606855235,SystemVerilog,lab0,4345,0,2023-02-26 19:07:35+00:00,[],https://api.github.com/licenses/apache-2.0
568,https://github.com/danmihai240/P3_GAME_OF_LIFE.git,2023-03-05 21:30:13+00:00,GAME OF LIFE in Verilog 8x8,0,danmihai240/P3_GAME_OF_LIFE,610003886,SystemVerilog,P3_GAME_OF_LIFE,4,0,2023-03-05 21:32:35+00:00,[],None
569,https://github.com/TangRongshun/axi_stream_insert_header_V2.git,2023-03-06 12:06:04+00:00,,0,TangRongshun/axi_stream_insert_header_V2,610253891,SystemVerilog,axi_stream_insert_header_V2,366,0,2023-03-06 12:08:46+00:00,[],None
570,https://github.com/abhinav9629/Voting-Machine-Verilog.git,2023-04-15 12:41:24+00:00,A voting machine for 3 candidates using state machine in Verilog,0,abhinav9629/Voting-Machine-Verilog,628272376,SystemVerilog,Voting-Machine-Verilog,216,0,2023-04-15 12:43:08+00:00,[],None
571,https://github.com/sag104/CSE148_project.git,2023-04-12 16:05:44+00:00,,0,sag104/CSE148_project,627018691,SystemVerilog,CSE148_project,9623,0,2023-06-13 21:09:53+00:00,[],None
572,https://github.com/jcrodrig-cmd/0xFA4_CPU.git,2023-04-02 00:29:05+00:00,A 4 bit microprocessor inspired by the Intel 4004,0,jcrodrig-cmd/0xFA4_CPU,622387405,SystemVerilog,0xFA4_CPU,1777,0,2023-04-04 03:55:32+00:00,[],None
573,https://github.com/shubhamsavita98/DV_HW5.git,2023-04-07 18:45:20+00:00,,0,shubhamsavita98/DV_HW5,624980676,SystemVerilog,DV_HW5,2,0,2023-07-13 21:53:22+00:00,[],None
574,https://github.com/vmeirelle/projetos-fpga.git,2023-03-06 14:37:05+00:00,Projetos de circuitos em FPGA,0,vmeirelle/projetos-fpga,610319809,SystemVerilog,projetos-fpga,11,0,2023-03-06 14:38:51+00:00,[],None
575,https://github.com/DaniJ2032/Projects-in-SystemVerilog.git,2023-03-08 21:34:10+00:00,Proyectos de System Verilog,0,DaniJ2032/Projects-in-SystemVerilog,611456325,SystemVerilog,Projects-in-SystemVerilog,298,0,2023-03-08 21:35:27+00:00,[],None
576,https://github.com/alpha-karthik/AHB-APB-Bridge.git,2023-03-15 12:40:13+00:00,Implementation of RTL Code for the AHB-APB-Bridge module in Verilog HDL. Verification of RTL module is carried out using System Verilog,0,alpha-karthik/AHB-APB-Bridge,614361332,SystemVerilog,AHB-APB-Bridge,2338,0,2023-08-22 14:55:43+00:00,[],https://api.github.com/licenses/gpl-3.0
577,https://github.com/Reammaer/test_assertions.git,2023-03-13 19:40:18+00:00,,0,Reammaer/test_assertions,613548954,SystemVerilog,test_assertions,16,0,2023-06-13 19:23:43+00:00,[],None
578,https://github.com/Sandyman/cpu_project.git,2023-03-13 12:23:04+00:00,,0,Sandyman/cpu_project,613358728,SystemVerilog,cpu_project,54,0,2023-03-24 14:31:28+00:00,[],None
579,https://github.com/Reammaer/uvm_sequence_control.git,2023-03-19 20:36:41+00:00,,0,Reammaer/uvm_sequence_control,616178595,SystemVerilog,uvm_sequence_control,12,0,2023-06-13 19:23:21+00:00,[],None
580,https://github.com/samdeutrom/uart.git,2023-04-01 06:29:56+00:00,SystemVerilog modules for transmitting and recieving a word over UART,0,samdeutrom/uart,622110110,SystemVerilog,uart,198,0,2023-04-12 11:56:08+00:00,[],https://api.github.com/licenses/gpl-3.0
581,https://github.com/Meghana-ch/lab_7.git,2023-04-01 18:47:28+00:00,,0,Meghana-ch/lab_7,622317368,SystemVerilog,lab_7,1071,0,2023-04-01 20:46:15+00:00,[],None
582,https://github.com/37Thomas/EEL6935_Reconfig2_Shared.git,2023-03-28 18:49:18+00:00,,0,37Thomas/EEL6935_Reconfig2_Shared,620473043,SystemVerilog,EEL6935_Reconfig2_Shared,5233,0,2023-03-28 18:50:21+00:00,[],None
583,https://github.com/wanderhank/Laboratorio-01-LOAC.git,2023-03-31 12:21:30+00:00,Primeiro laboratório da disciplina de Laboratório de Organização e Arquitetura de Computadores,0,wanderhank/Laboratorio-01-LOAC,621802593,SystemVerilog,Laboratorio-01-LOAC,5,0,2023-04-01 20:17:43+00:00,[],None
584,https://github.com/Zclaussen/SystemVerilog_Testbenches.git,2023-03-31 21:44:59+00:00,Reconfigurable Computing 2 Lab 3,0,Zclaussen/SystemVerilog_Testbenches,622004905,SystemVerilog,SystemVerilog_Testbenches,21,0,2023-09-13 13:23:08+00:00,[],None
585,https://github.com/fabianchs/taller_digital_LAB3.git,2023-04-14 01:20:02+00:00,,0,fabianchs/taller_digital_LAB3,627680722,SystemVerilog,taller_digital_LAB3,300,0,2023-05-08 19:36:09+00:00,[],None
586,https://github.com/arandomdev/adi_testbenches.git,2023-04-09 15:39:16+00:00,,0,arandomdev/adi_testbenches,625593479,SystemVerilog,adi_testbenches,534,0,2023-05-04 01:18:01+00:00,[],https://api.github.com/licenses/gpl-2.0
587,https://github.com/AhMmedMahmoud/Multi-mode-counter.git,2023-04-10 23:45:19+00:00,,0,AhMmedMahmoud/Multi-mode-counter,626164613,SystemVerilog,Multi-mode-counter,64,0,2023-05-13 09:35:58+00:00,[],None
588,https://github.com/shriram616/Project_AXI4.git,2023-03-12 05:49:42+00:00,This project is aimed to develop an complete VIP for AXI4. ,0,shriram616/Project_AXI4,612837986,SystemVerilog,Project_AXI4,16,0,2023-03-12 11:34:26+00:00,[],https://api.github.com/licenses/apache-2.0
589,https://github.com/pranavk-lab/hd44780-rtl-driver.git,2023-03-12 19:02:37+00:00,HD44780 RTL driver with AHB-lite interface for programmability.,0,pranavk-lab/hd44780-rtl-driver,613058035,SystemVerilog,hd44780-rtl-driver,8,0,2023-03-13 00:54:49+00:00,[],https://api.github.com/licenses/mit
590,https://github.com/rbshi/partial_template.git,2023-03-24 21:07:44+00:00,Partial bit project template,0,rbshi/partial_template,618607421,SystemVerilog,partial_template,11,0,2023-03-24 21:17:23+00:00,[],None
591,https://github.com/KyrilllosPhelopos/Digital-Verification.git,2023-03-14 15:55:29+00:00,,0,KyrilllosPhelopos/Digital-Verification,613958777,SystemVerilog,Digital-Verification,1,0,2023-03-14 15:58:15+00:00,[],None
592,https://github.com/harshk-99/uart-core.git,2023-03-15 22:31:05+00:00,Simple configurable UART core,0,harshk-99/uart-core,614586336,SystemVerilog,uart-core,786,0,2023-03-16 18:53:00+00:00,[],https://api.github.com/licenses/mit
593,https://github.com/kassymart/WHACK_A_MOLE.git,2023-03-23 01:06:57+00:00,,0,kassymart/WHACK_A_MOLE,617722403,SystemVerilog,WHACK_A_MOLE,15,0,2023-03-23 01:17:02+00:00,[],None
594,https://github.com/Lavanyamurugan2001/UVM_PROJECT_1.git,2023-03-17 12:04:46+00:00,,0,Lavanyamurugan2001/UVM_PROJECT_1,615307895,SystemVerilog,UVM_PROJECT_1,41,0,2023-03-17 15:45:09+00:00,[],None
595,https://github.com/aeshes/cyclic_code_fpga.git,2023-03-29 20:36:12+00:00,,0,aeshes/cyclic_code_fpga,621017910,SystemVerilog,cyclic_code_fpga,45,0,2023-03-30 10:11:07+00:00,[],None
596,https://github.com/Carlos12001/alu.git,2023-03-29 23:43:06+00:00,This is a ALU in SytemVerilog,0,Carlos12001/alu,621068962,SystemVerilog,alu,13,0,2023-05-16 05:34:08+00:00,[],None
597,https://github.com/denSmashh/RV32.git,2023-03-26 18:25:07+00:00,,0,denSmashh/RV32,619261877,SystemVerilog,RV32,17,0,2023-04-21 09:01:32+00:00,[],None
598,https://github.com/sachith-accelr/UDP_parser.git,2023-02-23 16:57:25+00:00,A UDP packet processor which calculaes the sum and max of the UDP packet's DATA,0,sachith-accelr/UDP_parser,605674914,SystemVerilog,UDP_parser,22,0,2024-02-24 19:23:07+00:00,[],None
599,https://github.com/a-gafiyatullin/digital-design.git,2023-04-16 18:37:59+00:00,🖥️ Digital Design and Computer Architecture,0,a-gafiyatullin/digital-design,628696874,SystemVerilog,digital-design,909,0,2024-03-02 09:00:58+00:00,"['computer-architecture', 'digital-design', 'digital-design-and-computer-organization', 'system-verilog', 'verilog']",https://api.github.com/licenses/mit
600,https://github.com/daxzio/axi_mem2p.git,2023-02-08 14:51:43+00:00,,0,daxzio/axi_mem2p,599146631,SystemVerilog,axi_mem2p,76,0,2024-03-20 08:38:44+00:00,[],None
601,https://github.com/ariclia/TSC.git,2023-02-27 06:36:55+00:00,,0,ariclia/TSC,607025192,SystemVerilog,TSC,8058,0,2023-03-06 07:37:15+00:00,[],None
602,https://github.com/razvantrombitas/Simple-RISC-Processor.git,2023-02-25 04:11:23+00:00,,0,razvantrombitas/Simple-RISC-Processor,606296882,SystemVerilog,Simple-RISC-Processor,51,0,2023-02-25 04:13:03+00:00,[],None
603,https://github.com/anaong/DDR-for-FPGA.git,2023-03-02 23:28:35+00:00,,0,anaong/DDR-for-FPGA,608881960,SystemVerilog,DDR-for-FPGA,897,0,2023-03-20 22:50:02+00:00,[],https://api.github.com/licenses/mit
604,https://github.com/PincerBeetle/fir.git,2023-03-13 11:18:05+00:00,,0,PincerBeetle/fir,613332594,SystemVerilog,fir,14,0,2023-03-14 11:46:33+00:00,[],https://api.github.com/licenses/mit
605,https://github.com/isomoye/eegr_417.git,2023-03-05 15:38:04+00:00,eegr 417 projects,0,isomoye/eegr_417,609905643,SystemVerilog,eegr_417,23,0,2023-03-06 06:28:00+00:00,[],None
606,https://github.com/canhduc01/fsk_modulation.git,2023-02-09 03:20:12+00:00,"điều chế fsk, System Verilog, code và kiểm thử",0,canhduc01/fsk_modulation,599394452,SystemVerilog,fsk_modulation,538,0,2023-02-09 03:22:56+00:00,[],None
607,https://github.com/gogen235/computer-architecture-ITMO.git,2023-02-10 15:59:45+00:00,,0,gogen235/computer-architecture-ITMO,600111851,SystemVerilog,computer-architecture-ITMO,2624,0,2023-02-10 16:11:44+00:00,[],None
608,https://github.com/Chuning99/Traffic-light-controller.git,2023-02-21 00:17:27+00:00,,0,Chuning99/Traffic-light-controller,604384737,SystemVerilog,Traffic-light-controller,5,0,2023-02-21 00:19:30+00:00,[],None
609,https://github.com/andreeapietricica/cryptography_accelerator.git,2023-02-21 22:00:52+00:00,,0,andreeapietricica/cryptography_accelerator,604829958,SystemVerilog,cryptography_accelerator,3365,0,2023-06-21 15:28:37+00:00,[],None
610,https://github.com/xianwen123/GPIO.git,2023-02-14 06:40:20+00:00,,0,xianwen123/GPIO,601480614,SystemVerilog,GPIO,34,0,2023-02-15 08:19:23+00:00,[],None
611,https://github.com/chesskiss/SysVerilog_game_DonkeyKong.git,2023-04-16 09:49:28+00:00,"Here you'll find the game ""Donkey Kong"" written 100% in SysVerilog. You'll need an FPGA card, a screen, a keyboard, and audio devices for the full functionality.",0,chesskiss/SysVerilog_game_DonkeyKong,628548740,SystemVerilog,SysVerilog_game_DonkeyKong,42877,0,2023-04-18 14:05:34+00:00,"['fpga-programming', 'systemverilog']",None
612,https://github.com/ashleyjr/23K640_multiple.git,2023-04-01 22:14:39+00:00,,0,ashleyjr/23K640_multiple,622363781,SystemVerilog,23K640_multiple,10,0,2023-04-01 22:27:01+00:00,[],None
613,https://github.com/humayunsiraj123/Systemverilog_OOP.git,2023-04-07 06:26:48+00:00,Dedicated to codes related to Systemverilog object oriented programming,0,humayunsiraj123/Systemverilog_OOP,624738910,SystemVerilog,Systemverilog_OOP,42,0,2023-05-02 21:59:45+00:00,[],None
614,https://github.com/gyxxc/tiny8051.git,2023-04-10 09:57:27+00:00,8051 soft core,0,gyxxc/tiny8051,625877996,SystemVerilog,tiny8051,31,0,2023-04-10 11:13:29+00:00,[],None
615,https://github.com/Nathan4Andrade/roteiros-loac.git,2023-04-12 12:50:20+00:00,,0,Nathan4Andrade/roteiros-loac,626929550,SystemVerilog,roteiros-loac,5,0,2023-04-12 12:51:04+00:00,[],None
616,https://github.com/sagarpattar05/practice.git,2023-04-12 07:21:07+00:00,,0,sagarpattar05/practice,626797780,SystemVerilog,practice,32335,0,2023-04-12 07:28:19+00:00,[],None
617,https://github.com/Anunalla/MatrixMultiplication.git,2023-04-12 19:17:34+00:00,A matrix multiplication module for multiplying two complex valued square matrices,0,Anunalla/MatrixMultiplication,627094976,SystemVerilog,MatrixMultiplication,354,0,2023-04-12 23:12:28+00:00,[],None
618,https://github.com/MeghaEsturi/ECE-385-Final-Project.git,2023-04-12 21:26:03+00:00,,0,MeghaEsturi/ECE-385-Final-Project,627136158,SystemVerilog,ECE-385-Final-Project,41,0,2023-08-09 22:09:57+00:00,[],None
619,https://github.com/uw-acme/HLS4ML_customML.git,2023-02-28 20:08:44+00:00,Grabbed from Anatoliy's GitLab repo. Transferred here: ACME research lab effort to compare the resource utilization and speed between HLS generated and custom RTL NNs,0,uw-acme/HLS4ML_customML,607853343,SystemVerilog,HLS4ML_customML,4121,0,2023-02-28 20:10:55+00:00,[],None
620,https://github.com/rey1027/rpereira_digital_design_lab_2023.git,2023-02-28 15:57:24+00:00,Repositorio para el laboratorio 2 ,0,rey1027/rpereira_digital_design_lab_2023,607753159,SystemVerilog,rpereira_digital_design_lab_2023,716603,0,2023-03-23 07:11:41+00:00,[],None
621,https://github.com/GAlexakis/CA-Proccessor.git,2023-03-05 08:55:15+00:00,Risc-V Proccessor,0,GAlexakis/CA-Proccessor,609793373,SystemVerilog,CA-Proccessor,58155,0,2023-03-05 14:44:16+00:00,[],None
622,https://github.com/yana23georgieva/SimpleCPU.git,2023-04-02 14:21:51+00:00,,0,yana23georgieva/SimpleCPU,622576346,SystemVerilog,SimpleCPU,4,0,2023-04-02 14:27:37+00:00,[],None
623,https://github.com/KISALJITH/Traffic-Light-Control-using-verilog.git,2023-04-02 07:24:49+00:00,,0,KISALJITH/Traffic-Light-Control-using-verilog,622463263,SystemVerilog,Traffic-Light-Control-using-verilog,127,0,2023-04-02 07:40:08+00:00,[],None
624,https://github.com/arkeks/UART_fpga.git,2023-04-03 13:29:45+00:00,My realisation of UART protocol on SystemVerilog.,0,arkeks/UART_fpga,622991814,SystemVerilog,UART_fpga,10,0,2023-04-03 13:58:52+00:00,[],None
625,https://github.com/PincerBeetle/Costas.git,2023-03-29 09:11:38+00:00,,0,PincerBeetle/Costas,620734025,SystemVerilog,Costas,212,0,2023-03-29 09:13:59+00:00,[],https://api.github.com/licenses/mit
626,https://github.com/yz-ac/Plotter_FPGA_Public.git,2023-03-25 16:07:12+00:00,Public Mirror of FPGA Plotter.,0,yz-ac/Plotter_FPGA_Public,618879384,SystemVerilog,Plotter_FPGA_Public,996,0,2023-03-25 16:08:03+00:00,[],None
627,https://github.com/mohammedabdulhaq/ahb-lite-to-apb-bridge.git,2023-04-04 11:27:40+00:00,,0,mohammedabdulhaq/ahb-lite-to-apb-bridge,623439528,SystemVerilog,ahb-lite-to-apb-bridge,20,0,2023-04-05 04:03:54+00:00,[],None
628,https://github.com/deslusionary/cache_333.git,2023-03-10 07:51:09+00:00,,0,deslusionary/cache_333,612102978,SystemVerilog,cache_333,17,0,2023-03-10 07:52:49+00:00,[],None
629,https://github.com/sumanthbs17/sumanth.git,2023-03-09 10:25:46+00:00,learngit,0,sumanthbs17/sumanth,611681315,SystemVerilog,sumanth,8,0,2023-09-05 04:42:25+00:00,[],None
630,https://github.com/Mahmoud1172/FIFO-Memory-Verification-as-a-blackbox-using-SystemVerilog.git,2023-03-11 12:24:05+00:00,,0,Mahmoud1172/FIFO-Memory-Verification-as-a-blackbox-using-SystemVerilog,612595964,SystemVerilog,FIFO-Memory-Verification-as-a-blackbox-using-SystemVerilog,4728,0,2023-03-11 12:29:20+00:00,[],None
631,https://github.com/666Good666/ECE385_UIUC23sp.git,2023-03-08 13:20:31+00:00,"Ziyuan Chen, ECE385 @ UIUC 23SP",0,666Good666/ECE385_UIUC23sp,611264091,,ECE385_UIUC23sp,18881,0,2023-02-03 06:00:11+00:00,[],https://api.github.com/licenses/gpl-3.0
632,https://github.com/RaviKumarKorada217/Counters.git,2023-03-16 07:11:21+00:00,,0,RaviKumarKorada217/Counters,614718914,SystemVerilog,Counters,280,0,2023-03-16 10:30:22+00:00,[],None
633,https://github.com/ewertonsantos/mux_m.git,2023-03-17 13:42:07+00:00,logic multiplexer block in system verilog,0,ewertonsantos/mux_m,615345967,SystemVerilog,mux_m,1,0,2023-03-17 13:44:40+00:00,[],None
634,https://github.com/DimitrisT1804/LAB1-ECE-333.git,2023-04-03 20:21:19+00:00,Lab1 of digital lab ECE-333,0,DimitrisT1804/LAB1-ECE-333,623160308,SystemVerilog,LAB1-ECE-333,22832,0,2024-03-09 20:37:28+00:00,[],None
635,https://github.com/DanUCSD/lab3-starter.git,2023-02-18 17:21:25+00:00,,0,DanUCSD/lab3-starter,603493105,SystemVerilog,lab3-starter,1074,0,2023-02-18 17:23:58+00:00,[],None
636,https://github.com/BuiKhoa140/Synchronous_FIFO.git,2023-02-21 16:55:04+00:00,,0,BuiKhoa140/Synchronous_FIFO,604724568,SystemVerilog,Synchronous_FIFO,6,0,2023-04-06 03:13:22+00:00,[],None
637,https://github.com/echow2001/ece385_cpu-mp.git,2023-02-22 18:24:46+00:00,,0,echow2001/ece385_cpu-mp,605234465,SystemVerilog,ece385_cpu-mp,126668,0,2023-03-30 01:19:39+00:00,[],None
638,https://github.com/RaviMugidi/Priority_Encoder.git,2023-02-13 16:19:11+00:00,,0,RaviMugidi/Priority_Encoder,601226310,SystemVerilog,Priority_Encoder,11,0,2023-02-13 16:28:21+00:00,[],None
639,https://github.com/Jorge-Padilla/RISC-V_Jorge-Padilla.git,2023-02-17 17:05:12+00:00,This is the implementation of a RISC V Processor,0,Jorge-Padilla/RISC-V_Jorge-Padilla,603124434,SystemVerilog,RISC-V_Jorge-Padilla,576086,0,2023-02-21 16:42:55+00:00,[],None
640,https://github.com/babiribeiro/UFSCar-EnFi-micmic.git,2023-02-14 00:45:51+00:00,Repositório dos trabalhos de Microcontroladores e Microprocessadores da turma de Engenharia Física da UFSCar,0,babiribeiro/UFSCar-EnFi-micmic,601390489,SystemVerilog,UFSCar-EnFi-micmic,1735,0,2023-02-14 00:47:47+00:00,[],None
641,https://github.com/slimmsehli/AHBUART.git,2023-02-07 16:54:26+00:00,AHB UART IP ,0,slimmsehli/AHBUART,598709932,SystemVerilog,AHBUART,27,0,2023-03-20 11:46:27+00:00,[],None
642,https://github.com/Reammaer/test_bench_pattern.git,2023-02-24 17:40:20+00:00,,0,Reammaer/test_bench_pattern,606142667,SystemVerilog,test_bench_pattern,1,0,2023-03-07 16:01:16+00:00,[],None
643,https://github.com/nblei/olfactory_asics.git,2023-02-15 15:04:07+00:00,Olfactory Computing ASICs,0,nblei/olfactory_asics,602131150,SystemVerilog,olfactory_asics,30,0,2023-02-16 18:02:09+00:00,[],None
644,https://github.com/MuhammadMajiid/SPI.git,2023-02-15 15:40:17+00:00,SPI Protocol Implementation using SystemVerilog HDL,0,MuhammadMajiid/SPI,602146731,SystemVerilog,SPI,3,0,2023-03-01 23:30:27+00:00,[],None
645,https://github.com/xianwen123/Watchdog.git,2023-02-14 06:52:09+00:00,,0,xianwen123/Watchdog,601484341,SystemVerilog,Watchdog,42,0,2023-02-15 08:22:25+00:00,[],None
646,https://github.com/Mansiss/Nikhilam-Vedic-Multiplier-Using-Verilog.git,2023-02-16 17:06:19+00:00,,0,Mansiss/Nikhilam-Vedic-Multiplier-Using-Verilog,602655683,SystemVerilog,Nikhilam-Vedic-Multiplier-Using-Verilog,4,0,2023-02-16 17:10:05+00:00,[],None
647,https://github.com/hern1102/141L.git,2023-02-16 18:33:23+00:00,,0,hern1102/141L,602689473,SystemVerilog,141L,88,0,2023-03-09 18:39:40+00:00,[],None
648,https://github.com/rohitkvs666/ece755_project.git,2023-02-24 02:48:40+00:00,ece755 GNN project,0,rohitkvs666/ece755_project,605847532,SystemVerilog,ece755_project,2,0,2023-02-24 02:52:13+00:00,[],None
649,https://github.com/LeeRaeIk/genesis_portfolio.git,2023-02-24 04:38:59+00:00,,0,LeeRaeIk/genesis_portfolio,605874140,SystemVerilog,genesis_portfolio,288880,0,2023-02-24 04:41:50+00:00,[],None
650,https://github.com/laithpengu/Coles_Code.git,2023-02-23 18:48:39+00:00,,0,laithpengu/Coles_Code,605716661,SystemVerilog,Coles_Code,3137,0,2023-03-01 21:23:59+00:00,[],None
651,https://github.com/Enanter/SimpleProcessor.git,2023-02-28 03:40:45+00:00,This is a 16-bit simple processor written in Systemverilog. Please check SimpleProject.docx to see each module's detail.,0,Enanter/SimpleProcessor,607481138,SystemVerilog,SimpleProcessor,7553,0,2023-03-17 10:49:38+00:00,"['systemverilog', 'simple-processor', '16-bit']",None
652,https://github.com/esarihs/SUB-FPGA_firmware.git,2023-03-06 13:56:57+00:00,,0,esarihs/SUB-FPGA_firmware,610301289,SystemVerilog,SUB-FPGA_firmware,9,0,2023-03-06 14:13:41+00:00,[],None
653,https://github.com/esarihs/MAIN-FPGA_firmware.git,2023-03-06 14:05:24+00:00,,0,esarihs/MAIN-FPGA_firmware,610305195,SystemVerilog,MAIN-FPGA_firmware,15,0,2023-03-06 14:11:35+00:00,[],None
654,https://github.com/dh73/Formal_Advanced_State.git,2023-03-06 20:27:48+00:00,An example of running formal from an advanced state with Yosys,1,dh73/Formal_Advanced_State,610462153,SystemVerilog,Formal_Advanced_State,3,0,2023-03-06 20:36:24+00:00,[],None
655,https://github.com/01sharanshetty/Verilog.git,2023-03-07 07:17:46+00:00,,0,01sharanshetty/Verilog,610639335,SystemVerilog,Verilog,245,0,2023-09-14 05:40:37+00:00,[],None
656,https://github.com/hunt3041/Comp.-Arch-Lab2.git,2023-03-07 16:27:42+00:00,,0,hunt3041/Comp.-Arch-Lab2,610864894,SystemVerilog,Comp.-Arch-Lab2,15,0,2023-03-15 18:53:29+00:00,[],None
657,https://github.com/Nalinaa/System_Verilog_Practice.git,2023-03-07 04:24:01+00:00,,0,Nalinaa/System_Verilog_Practice,610589667,SystemVerilog,System_Verilog_Practice,18,0,2023-03-07 04:53:04+00:00,[],None
658,https://github.com/ethanafischer/OTTER-MCU.git,2023-03-17 07:11:37+00:00,CPE 233 Final Project.  Designing a 32-bit RISC-V processor in Verilog,0,ethanafischer/OTTER-MCU,615203364,SystemVerilog,OTTER-MCU,750,0,2023-03-17 08:18:38+00:00,[],None
659,https://github.com/zceeawo/MPI.git,2023-03-17 13:29:18+00:00,,0,zceeawo/MPI,615340694,SystemVerilog,MPI,37,0,2023-03-17 13:30:08+00:00,[],None
660,https://github.com/paulhuggett/fpgasynth.git,2023-03-20 11:18:36+00:00,,0,paulhuggett/fpgasynth,616426670,SystemVerilog,fpgasynth,182,0,2023-03-20 11:19:11+00:00,[],None
661,https://github.com/Rufaida-Kassem/ALU-With-Class-Based-TB-SV.git,2023-03-29 22:20:46+00:00,A verification environment for an ALU using class-based testbench in `Systemverilog`,0,Rufaida-Kassem/ALU-With-Class-Based-TB-SV,621048646,SystemVerilog,ALU-With-Class-Based-TB-SV,30,0,2023-03-30 12:19:21+00:00,[],https://api.github.com/licenses/mit
662,https://github.com/yasuhiko-nakashima/IMAX2-VMK180-step4000.git,2023-04-02 00:14:19+00:00,Free for academic use. Consultation required for commercial use.,0,yasuhiko-nakashima/IMAX2-VMK180-step4000,622384991,SystemVerilog,IMAX2-VMK180-step4000,62100,0,2023-04-02 00:23:43+00:00,"['cgra', 'gen3']",None
663,https://github.com/2023-Spring-ECE4278/lab3.git,2023-03-26 02:22:50+00:00,,1,2023-Spring-ECE4278/lab3,619016692,SystemVerilog,lab3,10,0,2023-03-27 01:22:32+00:00,[],None
664,https://github.com/2023-Spring-ECE4278/lab4.git,2023-03-26 02:23:10+00:00,,0,2023-Spring-ECE4278/lab4,619016767,SystemVerilog,lab4,10,0,2023-03-27 01:43:21+00:00,[],None
665,https://github.com/Hamza-h96343/Pacman-on-the-ice40-FPGA.git,2023-03-14 21:22:48+00:00,This repo contains all the code for a prototype version of the original Pacman game and necessary guidelines to get the software to run it.,0,Hamza-h96343/Pacman-on-the-ice40-FPGA,614083465,SystemVerilog,Pacman-on-the-ice40-FPGA,1070,0,2023-03-14 21:38:30+00:00,[],None
666,https://github.com/dinithprimal/FPGA_VotingMachine.git,2023-03-08 09:33:52+00:00,,0,dinithprimal/FPGA_VotingMachine,611179206,SystemVerilog,FPGA_VotingMachine,47,0,2023-03-08 09:34:29+00:00,[],None
667,https://github.com/Arhum-Ahmed/FYP.git,2023-03-09 17:46:06+00:00,,0,Arhum-Ahmed/FYP,611865182,SystemVerilog,FYP,81,0,2023-03-09 18:22:10+00:00,[],None
668,https://github.com/ioanrall/Tutorial.git,2023-03-11 08:35:54+00:00,,0,ioanrall/Tutorial,612536769,SystemVerilog,Tutorial,9743,0,2023-04-13 16:47:00+00:00,[],None
669,https://github.com/Ukudes/ErgAsk1.git,2023-03-11 09:10:50+00:00,Computer Architecture,0,Ukudes/ErgAsk1,612545147,SystemVerilog,ErgAsk1,1804,0,2023-03-12 12:17:39+00:00,[],None
670,https://github.com/jr-cs/ecse281.git,2023-03-22 20:04:29+00:00,,0,jr-cs/ecse281,617641482,SystemVerilog,ecse281,10,0,2023-03-22 20:06:53+00:00,[],https://api.github.com/licenses/mit
671,https://github.com/shenalekanayaka/fulladder.git,2023-03-22 11:20:02+00:00,System Verilog code for full adder,0,shenalekanayaka/fulladder,617426057,SystemVerilog,fulladder,5,0,2023-03-22 11:23:32+00:00,[],None
672,https://github.com/Miyaatsumo/APB_Protocol.git,2023-03-23 04:50:56+00:00,,0,Miyaatsumo/APB_Protocol,617778810,SystemVerilog,APB_Protocol,15,0,2023-04-18 11:28:44+00:00,[],https://api.github.com/licenses/epl-2.0
673,https://github.com/kirolossedra/Multi-Mode-Counter-Winner-Loser-Game-SystemVerilog-Design-and-Verification.git,2023-03-23 03:54:53+00:00,,0,kirolossedra/Multi-Mode-Counter-Winner-Loser-Game-SystemVerilog-Design-and-Verification,617765268,SystemVerilog,Multi-Mode-Counter-Winner-Loser-Game-SystemVerilog-Design-and-Verification,25,0,2023-03-23 03:58:33+00:00,[],None
674,https://github.com/mohammedabdulhaq/Inter-Integrated-Circuit-.git,2023-04-04 10:44:46+00:00,,0,mohammedabdulhaq/Inter-Integrated-Circuit-,623422775,SystemVerilog,Inter-Integrated-Circuit-,12,0,2023-04-04 10:46:15+00:00,[],None
675,https://github.com/juliapolak01/Jednostka-ALU-Verilog.git,2023-04-05 13:51:56+00:00,"Jednostka wykonawcza, wykonującej operacje arytmetyczne, logiczne i inne na danych zapisanych w kodzie U2. ",0,juliapolak01/Jednostka-ALU-Verilog,623982577,SystemVerilog,Jednostka-ALU-Verilog,1718,0,2023-04-05 13:56:49+00:00,[],None
676,https://github.com/Pradeep-Ps/Comp_arch_and_Verification_Projects.git,2023-04-06 03:50:16+00:00,This directory contains projects from Computer Architecture and Pre-Silicon Verification,0,Pradeep-Ps/Comp_arch_and_Verification_Projects,624246787,SystemVerilog,Comp_arch_and_Verification_Projects,942,0,2023-04-06 04:23:35+00:00,[],None
677,https://github.com/dop-amin/opentitan.git,2023-04-11 11:24:02+00:00,,0,dop-amin/opentitan,626389423,SystemVerilog,opentitan,106111,0,2023-12-15 17:45:45+00:00,[],https://api.github.com/licenses/apache-2.0
678,https://github.com/srg320/TMS34020.git,2023-04-11 11:21:21+00:00,,0,srg320/TMS34020,626388393,SystemVerilog,TMS34020,24868,0,2024-04-08 08:32:33+00:00,[],None
679,https://github.com/Emrys025/ece-111.git,2023-03-14 21:18:55+00:00,,0,Emrys025/ece-111,614082264,SystemVerilog,ece-111,10,0,2023-11-13 18:47:09+00:00,[],None
680,https://github.com/CenkerAkan/SystemVerilog-Simple-MIPS.git,2023-02-09 08:35:26+00:00,,0,CenkerAkan/SystemVerilog-Simple-MIPS,599485606,SystemVerilog,SystemVerilog-Simple-MIPS,7,0,2023-02-09 10:36:52+00:00,[],None
681,https://github.com/MarcEftimie/FPGA-falling-sand-game.git,2023-02-14 04:06:35+00:00,FPGA implementation of a Falling Sand Game.,0,MarcEftimie/FPGA-falling-sand-game,601439989,SystemVerilog,FPGA-falling-sand-game,8641,0,2023-04-16 23:41:45+00:00,[],None
682,https://github.com/reeeeverb/Soft-Core.git,2023-02-16 01:26:39+00:00,Making a mini von neumann computer purely in verilog. ,0,reeeeverb/Soft-Core,602331662,SystemVerilog,Soft-Core,35,0,2023-04-25 14:12:48+00:00,[],None
683,https://github.com/faiq-i/riscv.git,2023-02-10 09:14:13+00:00,"A SystemVerilog implementation of a simple processor working for the RISC-V ISA. Currently, only the base instruction set is implemented fully and a UART peripheral is fitted in as well. Later extensions are ongoing and will be updated in this repository.",0,faiq-i/riscv,599962449,SystemVerilog,riscv,23,0,2023-02-10 09:27:01+00:00,[],https://api.github.com/licenses/mit
684,https://github.com/joshgalvan/national-instruments-internship.git,2023-02-07 07:38:19+00:00,This is the main project I produced for National Instruments during my internship.,0,joshgalvan/national-instruments-internship,598479809,SystemVerilog,national-instruments-internship,14,0,2023-02-22 02:43:05+00:00,[],None
685,https://github.com/shubhamsavita98/Verilog-Review.git,2023-02-10 22:59:24+00:00,,0,shubhamsavita98/Verilog-Review,600243748,SystemVerilog,Verilog-Review,4,0,2023-07-13 21:56:41+00:00,[],None
686,https://github.com/FlornelNFC/TSC.git,2023-02-21 10:38:26+00:00,,0,FlornelNFC/TSC,604568678,SystemVerilog,TSC,8017,0,2023-03-07 11:37:47+00:00,[],None
687,https://github.com/ahmedatef2023/multi_mode-counter.git,2023-04-14 04:12:18+00:00,,0,ahmedatef2023/multi_mode-counter,627724669,SystemVerilog,multi_mode-counter,3,0,2023-06-28 21:45:00+00:00,[],None
688,https://github.com/mbrown202/clk_agent.git,2023-03-14 20:13:32+00:00,,0,mbrown202/clk_agent,614061393,SystemVerilog,clk_agent,7,0,2023-03-15 17:31:22+00:00,[],None
689,https://github.com/lauisabelle/ee552_finalproject.git,2023-03-17 03:21:22+00:00,EE 552 Final Project - Spring 2023,0,lauisabelle/ee552_finalproject,615142849,SystemVerilog,ee552_finalproject,153,0,2023-04-18 19:21:09+00:00,[],None
690,https://github.com/ewertonsantos/register_m.git,2023-03-17 13:48:09+00:00,logic block of a simple register in system verilog with test bench,0,ewertonsantos/register_m,615348556,SystemVerilog,register_m,2,0,2023-03-17 14:22:02+00:00,[],None
691,https://github.com/ccontemplator/Vitis-mixed-c-rtl-kernel.git,2023-03-12 15:50:01+00:00,,0,ccontemplator/Vitis-mixed-c-rtl-kernel,612998213,SystemVerilog,Vitis-mixed-c-rtl-kernel,5000,0,2023-03-13 09:40:28+00:00,[],None
692,https://github.com/r33s3n6/riscv_pipeline.git,2023-02-19 13:32:18+00:00,"a riscv pipeline processor design with M,S,U-mode, interrupt and exception, instruction&data cache and virtual memory support. ucore (an operation system for education) can run on this.",0,r33s3n6/riscv_pipeline,603752894,SystemVerilog,riscv_pipeline,517,0,2023-02-19 13:35:54+00:00,[],None
693,https://github.com/chtbaldwin2/EEE381-Minimal-RISCV.git,2023-02-22 11:32:37+00:00,A minimal RISC-V Design for EEE381,0,chtbaldwin2/EEE381-Minimal-RISCV,605069976,SystemVerilog,EEE381-Minimal-RISCV,31,0,2023-04-26 14:05:12+00:00,[],None
694,https://github.com/klolefir/riscv-cpu.git,2023-02-24 15:10:04+00:00,simply riscv cpu with interrupt support,0,klolefir/riscv-cpu,606086266,SystemVerilog,riscv-cpu,151,0,2023-02-24 15:11:52+00:00,[],None
695,https://github.com/imjp2020/UVM_PISO_TB.git,2023-03-23 10:10:41+00:00,PISO UVM testbench : This is UVM based PISO Testbench with cadence BUILD and RUN Command options ,0,imjp2020/UVM_PISO_TB,617884611,SystemVerilog,UVM_PISO_TB,30,0,2023-05-11 14:32:45+00:00,[],https://api.github.com/licenses/apache-2.0
696,https://github.com/alexandrecorlet/LOAC.git,2023-03-28 19:52:12+00:00,A repo with all the exercises and projects that I have done in Digital Design and Computer Architecture class,0,alexandrecorlet/LOAC,620496448,SystemVerilog,LOAC,287,0,2023-03-29 03:58:57+00:00,[],https://api.github.com/licenses/mit
697,https://github.com/Soham-coder/DNN_ARRYTHMIA.git,2023-03-25 14:54:56+00:00,RTL,0,Soham-coder/DNN_ARRYTHMIA,618856165,SystemVerilog,DNN_ARRYTHMIA,3220,0,2023-03-30 08:07:28+00:00,[],None
698,https://github.com/luna09666/FPGA-.git,2023-03-28 06:17:46+00:00,,0,luna09666/FPGA-,620155281,SystemVerilog,FPGA-,4,0,2023-03-28 06:18:46+00:00,[],None
699,https://github.com/dhap0/libhdl.git,2023-03-02 22:13:12+00:00,,0,dhap0/libhdl,608860331,SystemVerilog,libhdl,6,0,2023-03-02 22:17:58+00:00,[],None
700,https://github.com/nancydimri23/Verilog-.git,2023-03-06 14:30:23+00:00,,0,nancydimri23/Verilog-,610316711,SystemVerilog,Verilog-,30,0,2023-03-06 16:59:18+00:00,[],None
701,https://github.com/Mounika-Vakulabharanam/csce714-lab2.git,2023-03-05 22:28:18+00:00,,0,Mounika-Vakulabharanam/csce714-lab2,610016338,SystemVerilog,csce714-lab2,215,0,2023-03-05 22:33:33+00:00,[],None
702,https://github.com/carolinejjohnson/encoder.git,2023-03-10 19:03:20+00:00,,0,carolinejjohnson/encoder,612356515,SystemVerilog,encoder,15624,0,2023-03-10 19:07:32+00:00,[],None
703,https://github.com/wjld/basic-fpga-calc.git,2023-03-08 17:31:34+00:00,"SystemVerilog code of a calculator that performs addition, subtraction and multiplication on single digit integers, to be simulated on a Cyclone II DE2 FPGA. Final project of the Logical Circuits UnB course.",0,wjld/basic-fpga-calc,611371656,SystemVerilog,basic-fpga-calc,6,0,2023-06-09 22:58:54+00:00,[],None
704,https://github.com/M3m3M4n/RV-Processor.git,2023-03-08 07:36:53+00:00,,0,M3m3M4n/RV-Processor,611137862,SystemVerilog,RV-Processor,349,0,2023-03-08 09:55:48+00:00,[],https://api.github.com/licenses/gpl-3.0
705,https://github.com/quangdong01/Pipeline_RISC_V_KTMT.git,2023-03-10 13:34:38+00:00,,0,quangdong01/Pipeline_RISC_V_KTMT,612230475,SystemVerilog,Pipeline_RISC_V_KTMT,605,0,2023-03-17 05:20:15+00:00,[],None
706,https://github.com/zveand/arch.git,2023-03-11 08:35:58+00:00,,0,zveand/arch,612536788,SystemVerilog,arch,1806,0,2023-04-05 19:03:59+00:00,[],None
707,https://github.com/EddieSherban/WIRECUTTER.git,2023-03-11 21:22:26+00:00,martino,0,EddieSherban/WIRECUTTER,612748354,SystemVerilog,WIRECUTTER,2,0,2023-03-11 22:29:33+00:00,[],None
708,https://github.com/Penguronik/fpga-snake.git,2023-03-30 21:25:50+00:00,A 2 player snake game made in System Verilog to be synthesized for FPGAs,0,Penguronik/fpga-snake,621533971,SystemVerilog,fpga-snake,53,0,2023-04-27 01:25:17+00:00,[],https://api.github.com/licenses/mit
709,https://github.com/code-tangent/brainteasers.git,2023-04-03 00:11:20+00:00,,0,code-tangent/brainteasers,622731783,SystemVerilog,brainteasers,6,0,2023-04-03 00:12:37+00:00,[],None
710,https://github.com/YuriDants/Log2.git,2023-04-03 01:54:54+00:00,,0,YuriDants/Log2,622754480,SystemVerilog,Log2,7,0,2023-04-03 01:59:47+00:00,[],None
711,https://github.com/IlyaChichkov/Verilog_Labs_2023.git,2023-03-22 09:27:31+00:00,Verilog & C Language practice,0,IlyaChichkov/Verilog_Labs_2023,617384259,SystemVerilog,Verilog_Labs_2023,48592,0,2023-06-02 14:58:05+00:00,"['drivers', 'fpga', 'hardware', 'low-level', 'verilog']",None
712,https://github.com/yousefkhaled1750/wide_alu_ip.git,2023-03-22 09:50:22+00:00,,0,yousefkhaled1750/wide_alu_ip,617392842,SystemVerilog,wide_alu_ip,11,0,2023-03-22 09:50:31+00:00,[],None
713,https://github.com/gyaanantia/cordic.git,2023-03-01 07:48:18+00:00,,1,gyaanantia/cordic,608044656,SystemVerilog,cordic,219,0,2023-03-02 07:59:16+00:00,[],None
714,https://github.com/JoeRock1298/TFM.git,2023-04-04 10:58:28+00:00,OpenCL HLS Implementation of an CNN in FPGA DE10-NANO,0,JoeRock1298/TFM,623428002,SystemVerilog,TFM,338364,0,2023-06-07 15:11:10+00:00,[],None
715,https://github.com/CaseyHackerMan/EE469-Lab.git,2023-04-03 18:01:28+00:00,,0,CaseyHackerMan/EE469-Lab,623109204,SystemVerilog,EE469-Lab,10639,0,2023-05-05 00:23:17+00:00,[],None
716,https://github.com/tematpuGPT/system_verilog_axi.git,2023-04-01 14:18:09+00:00,,0,tematpuGPT/system_verilog_axi,622235124,SystemVerilog,system_verilog_axi,10,0,2023-04-01 14:19:15+00:00,[],None
717,https://github.com/nil1g18/Booth-s-multiplier.git,2023-04-07 16:06:25+00:00,Basic SystemVerilog Booth's multiplier,0,nil1g18/Booth-s-multiplier,624930761,SystemVerilog,Booth-s-multiplier,22,0,2023-04-07 16:13:01+00:00,[],https://api.github.com/licenses/apache-2.0
718,https://github.com/vpamidi9/lab1-venkatesh530.git,2023-04-12 06:10:43+00:00,,0,vpamidi9/lab1-venkatesh530,626772288,SystemVerilog,lab1-venkatesh530,17841,0,2023-04-12 06:12:37+00:00,[],None
719,https://github.com/bienkuba/projekt_SDUP.git,2023-04-13 16:16:36+00:00,simple turbo endoder/decoder erilog implementation ,0,bienkuba/projekt_SDUP,627515107,SystemVerilog,projekt_SDUP,27645,0,2023-06-21 18:30:42+00:00,[],None
720,https://github.com/Taimoorhasanmalik/Single-Cycle-Risc-V-Processor.git,2023-04-15 11:29:53+00:00,A single cycle RISC V processor with Load Store Unit incorporated. ,0,Taimoorhasanmalik/Single-Cycle-Risc-V-Processor,628253962,SystemVerilog,Single-Cycle-Risc-V-Processor,7,0,2023-04-15 11:31:00+00:00,[],None
721,https://github.com/Binh-Diep/huffman-encoder.git,2023-04-03 15:07:31+00:00,,0,Binh-Diep/huffman-encoder,623037324,SystemVerilog,huffman-encoder,777,0,2023-04-26 14:34:00+00:00,[],None
722,https://github.com/du6293/pipeline_processor_systemverilog.git,2023-04-10 10:41:40+00:00,RISC-V pipeline processor with system verilog,0,du6293/pipeline_processor_systemverilog,625892786,SystemVerilog,pipeline_processor_systemverilog,32,0,2023-11-23 17:35:30+00:00,[],None
723,https://github.com/Ammar-10xe/RISCV32I-5-Stage-Pipelined-Processor.git,2023-02-21 15:11:56+00:00,This is the implementation of RISCV 32I 5 staged complined processor ,0,Ammar-10xe/RISCV32I-5-Stage-Pipelined-Processor,604680114,SystemVerilog,RISCV32I-5-Stage-Pipelined-Processor,3118,0,2023-12-27 09:20:23+00:00,[],None
724,https://github.com/ararian/canis_lupus_hattai.git,2023-04-02 04:54:59+00:00,riscv processor,0,ararian/canis_lupus_hattai,622432797,SystemVerilog,canis_lupus_hattai,268,0,2024-02-05 03:43:31+00:00,[],https://api.github.com/licenses/mit
725,https://github.com/mfaizan-10xe/UART_Systemverilog.git,2023-03-03 06:49:15+00:00,,0,mfaizan-10xe/UART_Systemverilog,608999136,SystemVerilog,UART_Systemverilog,9,0,2023-03-03 06:51:55+00:00,[],None
726,https://github.com/cesarmunuera/AIC.git,2023-02-15 17:44:53+00:00,"Repositorio de la asignatura Arquitectura e Ingeniería de Computadores, del grado GIC.",0,cesarmunuera/AIC,602196523,SystemVerilog,AIC,100648,0,2023-06-15 09:32:19+00:00,[],None
727,https://github.com/Shubha289/UVM-snippets.git,2023-02-20 07:30:36+00:00,,0,Shubha289/UVM-snippets,604031936,SystemVerilog,UVM-snippets,1,0,2023-02-20 07:34:57+00:00,[],None
728,https://github.com/Nalinaa/system_verilog.git,2023-02-21 04:39:58+00:00,,0,Nalinaa/system_verilog,604449549,SystemVerilog,system_verilog,98,0,2023-02-21 04:40:45+00:00,[],None
729,https://github.com/Jellyyz/ECE385_beginner_tutorial.git,2023-02-18 22:29:46+00:00,,0,Jellyyz/ECE385_beginner_tutorial,603566186,SystemVerilog,ECE385_beginner_tutorial,3,0,2023-02-18 22:31:27+00:00,[],None
730,https://github.com/claudiu024/TSC.git,2023-02-20 06:46:25+00:00,,0,claudiu024/TSC,604017891,SystemVerilog,TSC,8943,0,2023-03-12 18:06:59+00:00,[],None
731,https://github.com/akashdevuni/VGA.git,2023-02-15 15:52:46+00:00,,0,akashdevuni/VGA,602151977,SystemVerilog,VGA,5,0,2023-02-15 15:55:47+00:00,[],None
732,https://github.com/anpaz/verilog.lab.git,2023-02-11 23:30:00+00:00,Verilog examples,0,anpaz/verilog.lab,600581514,SystemVerilog,verilog.lab,17,0,2023-02-11 23:34:20+00:00,[],None
733,https://github.com/TPots/sv_blocks.git,2023-03-06 05:02:32+00:00,A bunch of system verilog modules.,0,TPots/sv_blocks,610102818,SystemVerilog,sv_blocks,170,0,2023-03-06 05:08:37+00:00,[],https://api.github.com/licenses/mpl-2.0
734,https://github.com/malikshanaah1999/usb_verification_malik.git,2023-03-09 14:12:53+00:00,,0,malikshanaah1999/usb_verification_malik,611772368,SystemVerilog,usb_verification_malik,3,0,2023-03-09 14:30:52+00:00,[],None
735,https://github.com/yongbeenK/UVM-Testbench.git,2023-03-10 16:02:04+00:00,,0,yongbeenK/UVM-Testbench,612291467,SystemVerilog,UVM-Testbench,2,0,2023-03-10 16:04:13+00:00,[],None
736,https://github.com/bryance-oyang/fpga_hash_512.git,2023-03-07 08:18:09+00:00,Hardware FPGA implementation of PBKDF2-HMAC-SHA512 for restricted inputs/outputs,0,bryance-oyang/fpga_hash_512,610660756,SystemVerilog,fpga_hash_512,32,0,2023-03-07 08:18:52+00:00,[],None
737,https://github.com/1Guardian/FPGA-Skeletonization.git,2023-04-09 00:36:56+00:00,,0,1Guardian/FPGA-Skeletonization,625389088,SystemVerilog,FPGA-Skeletonization,7243,0,2023-05-04 20:29:41+00:00,[],None
738,https://github.com/malikshanaah1999/toMahdee.git,2023-04-16 13:17:45+00:00,,1,malikshanaah1999/toMahdee,628602049,SystemVerilog,toMahdee,5,0,2023-04-16 13:21:49+00:00,[],None
739,https://github.com/nicholass58949/FPGA-and-Verilog.git,2023-04-13 10:20:00+00:00,FPGA code and scripts,0,nicholass58949/FPGA-and-Verilog,627368724,SystemVerilog,FPGA-and-Verilog,2,0,2023-10-24 06:16:31+00:00,[],None
740,https://github.com/1mina1/ATM-System-Design-and-verification.git,2023-04-12 17:01:20+00:00,"this an ATM system designed and implemented in verilog and verified using systemverilog verifaction enviroment, assertions and covered and a reference model using c++ and systemc library",0,1mina1/ATM-System-Design-and-verification,627041903,SystemVerilog,ATM-System-Design-and-verification,1523,0,2023-04-28 20:55:41+00:00,[],None
741,https://github.com/ShashankC27/hw6.git,2023-04-10 20:13:26+00:00,,0,ShashankC27/hw6,626107215,SystemVerilog,hw6,57,0,2023-04-10 20:16:25+00:00,[],None
742,https://github.com/nil1g18/Frequency-measurer.git,2023-04-08 16:20:48+00:00,Basic SystemVerilog Frequency measurer,0,nil1g18/Frequency-measurer,625282532,SystemVerilog,Frequency-measurer,9,0,2023-04-08 16:21:41+00:00,[],https://api.github.com/licenses/apache-2.0
743,https://github.com/davidluo1216/System-Verilog.git,2023-04-09 23:25:56+00:00,Contains all projects using System Verilog language on FPGA integrated circuit.,0,davidluo1216/System-Verilog,625706312,SystemVerilog,System-Verilog,12,0,2023-04-09 23:35:22+00:00,[],None
744,https://github.com/surajK90/SV_workspace.git,2023-04-09 22:29:48+00:00,System Verilog projects,0,surajK90/SV_workspace,625696140,SystemVerilog,SV_workspace,3,0,2023-04-09 22:43:34+00:00,[],None
745,https://github.com/JaishreeJ/UVM_PROJECT_2.git,2023-03-22 04:53:24+00:00,,0,JaishreeJ/UVM_PROJECT_2,617295801,SystemVerilog,UVM_PROJECT_2,7,0,2023-03-22 04:59:45+00:00,[],None
746,https://github.com/Lavanyamurugan2001/UVM_PROJECT_2.git,2023-03-22 03:43:00+00:00,,0,Lavanyamurugan2001/UVM_PROJECT_2,617279432,SystemVerilog,UVM_PROJECT_2,943,0,2023-03-22 03:56:51+00:00,[],None
747,https://github.com/shenalekanayaka/counter.git,2023-03-23 04:11:15+00:00,System Verilog counter with increment and reset inputs,0,shenalekanayaka/counter,617769398,SystemVerilog,counter,1,0,2023-03-23 16:16:07+00:00,[],None
748,https://github.com/Michelangelo98/cva6-others.git,2023-03-22 20:22:49+00:00,,0,Michelangelo98/cva6-others,617647646,SystemVerilog,cva6-others,20,0,2023-03-22 20:24:31+00:00,[],None
749,https://github.com/geitanksha/digital-systems-lab.git,2023-03-24 19:19:00+00:00,"ECE 385: Digital Systems Laboratory: Coded in SystemVerilog to emplpy functionalities and gian experience with FPGAs. Skills Employed: SystemVerilog, working with FPGAs, NIOS-II integrated SOC, USB Protocol",0,geitanksha/digital-systems-lab,618575898,SystemVerilog,digital-systems-lab,24902,0,2023-03-24 19:21:44+00:00,[],None
750,https://github.com/MiSTer-devel/Arcade-BattleZone_MiSTer.git,2023-03-24 21:57:53+00:00,Battlezone for MiSTer,2,MiSTer-devel/Arcade-BattleZone_MiSTer,618619823,SystemVerilog,Arcade-BattleZone_MiSTer,7171,0,2023-03-24 21:59:17+00:00,[],None
751,https://github.com/haolam05/RISCV-CORE.git,2023-03-30 03:23:25+00:00,,0,haolam05/RISCV-CORE,621125709,SystemVerilog,RISCV-CORE,38519,0,2023-03-30 04:39:12+00:00,[],None
752,https://github.com/Santhush95/System-Verilog.git,2023-03-30 07:03:59+00:00,Digital circuit design playground,0,Santhush95/System-Verilog,621190542,SystemVerilog,System-Verilog,219,0,2023-04-03 04:57:14+00:00,[],None
753,https://github.com/franklinthony/integrated-circuits-systemverilog.git,2023-04-01 16:33:48+00:00,"Exercícios desenvolvidos durante a disciplina Concepção Estruturada de Circuitos Integrados, relacionando os mais diversos assuntos da mesma.",0,franklinthony/integrated-circuits-systemverilog,622278703,SystemVerilog,integrated-circuits-systemverilog,7,0,2023-04-06 16:03:42+00:00,"['integrated-circuits', 'system-verilog', 'systemverilog', 'cadence', 'cadence-xcelium']",None
754,https://github.com/aidanKnight/dldspring2023.git,2023-02-28 15:22:01+00:00,,0,aidanKnight/dldspring2023,607737212,SystemVerilog,dldspring2023,63,0,2023-02-28 15:26:12+00:00,[],None
755,https://github.com/gabyfeier/TCS.git,2023-02-28 10:20:13+00:00,,0,gabyfeier/TCS,607609794,SystemVerilog,TCS,22359,0,2023-04-04 12:29:32+00:00,[],None
756,https://github.com/WeMWish/CSE141L.git,2023-02-22 01:34:27+00:00,,0,WeMWish/CSE141L,604883054,SystemVerilog,CSE141L,13,0,2023-02-22 01:35:16+00:00,[],None
757,https://github.com/kroppel/svt-assignment.git,2023-02-22 13:51:11+00:00,System Verification and Testing Assigment,0,kroppel/svt-assignment,605122830,SystemVerilog,svt-assignment,71,0,2023-02-22 14:45:08+00:00,[],None
758,https://github.com/UpendraSaiCH/SystemVerilog.git,2023-02-23 13:17:04+00:00,Implementation of layered test bench using SystemVerilog/Verilog,0,UpendraSaiCH/SystemVerilog,605582171,SystemVerilog,SystemVerilog,223,0,2023-02-23 13:46:56+00:00,[],None
759,https://github.com/Lavanyamurugan2001/SYSTEM-VERILOG.git,2023-02-24 03:58:54+00:00,,0,Lavanyamurugan2001/SYSTEM-VERILOG,605864810,SystemVerilog,SYSTEM-VERILOG,608,0,2023-02-24 04:53:23+00:00,[],None
760,https://github.com/arkeks/APS_Course.git,2023-02-23 20:47:53+00:00,"Completed labs from ""Architectures of Processor Systems"" course of MIET University.",0,arkeks/APS_Course,605756659,SystemVerilog,APS_Course,24,0,2023-02-23 20:55:30+00:00,[],None
761,https://github.com/rimjhim14/uvm_testbench.git,2023-03-16 05:54:11+00:00,,0,rimjhim14/uvm_testbench,614695334,SystemVerilog,uvm_testbench,17,0,2023-03-16 06:01:22+00:00,[],None
762,https://github.com/nadiaroschina/cpu-cache-memory-model.git,2023-03-17 06:46:55+00:00,,0,nadiaroschina/cpu-cache-memory-model,615195762,SystemVerilog,cpu-cache-memory-model,2770,0,2023-03-17 06:49:17+00:00,[],None
763,https://github.com/solderneer/ELEC0010.git,2023-03-14 17:05:43+00:00,,0,solderneer/ELEC0010,613989337,SystemVerilog,ELEC0010,7,0,2023-03-14 17:06:31+00:00,[],None
764,https://github.com/ewertonsantos/memory_m.git,2023-03-17 15:48:40+00:00,a simple 8 bit memory with variable length in system verilog,0,ewertonsantos/memory_m,615398585,SystemVerilog,memory_m,3,0,2023-03-17 15:50:08+00:00,[],None
765,https://github.com/1847123212/st7789_abdulov_animated.git,2023-03-04 07:34:58+00:00,"project for drawing picture with some layers, one of this is animated on Sitronix ST7789 LCD display 240x240 pixels using only internal FPGA resources. ",0,1847123212/st7789_abdulov_animated,609446432,,st7789_abdulov_animated,132,0,2023-09-03 00:27:20+00:00,[],https://api.github.com/licenses/mit
766,https://github.com/PabloRamosMGit/Proyecto_1_Diseno.git,2023-03-07 02:50:10+00:00,,0,PabloRamosMGit/Proyecto_1_Diseno,610565352,SystemVerilog,Proyecto_1_Diseno,1,0,2023-03-07 03:13:43+00:00,[],None
767,https://github.com/ShrutiC-git/ibex-uffizzi-ci.git,2023-03-27 13:45:53+00:00,,0,ShrutiC-git/ibex-uffizzi-ci,619819111,SystemVerilog,ibex-uffizzi-ci,2892,0,2023-03-27 13:49:01+00:00,[],https://api.github.com/licenses/apache-2.0
768,https://github.com/infinitymdm/hscaproject.git,2023-03-26 21:52:32+00:00,Private fork of stineje/HSCAProjectS23,0,infinitymdm/hscaproject,619316679,SystemVerilog,hscaproject,4831,0,2023-08-02 17:59:52+00:00,[],https://api.github.com/licenses/mit
769,https://github.com/Abhyuday0409/Calculator-_-verilogNcpp.git,2023-04-03 07:55:08+00:00,,0,Abhyuday0409/Calculator-_-verilogNcpp,622858026,SystemVerilog,Calculator-_-verilogNcpp,3,0,2023-04-03 08:00:05+00:00,[],None
770,https://github.com/yasuhiko-nakashima/IMAX2-VPK180-step4000.git,2023-04-02 00:47:41+00:00,Free for academic use. Consultation required for commercial use.,0,yasuhiko-nakashima/IMAX2-VPK180-step4000,622390212,SystemVerilog,IMAX2-VPK180-step4000,127921,0,2023-04-02 01:02:35+00:00,"['cgra', 'gen3']",None
771,https://github.com/GAlexakis/VL-Sorter.git,2023-04-02 19:15:48+00:00,sorter in systemVerilog,0,GAlexakis/VL-Sorter,622665791,SystemVerilog,VL-Sorter,4,0,2023-04-02 19:30:02+00:00,[],None
772,https://github.com/vishwajeet-sinh/project.git,2023-03-07 23:25:44+00:00,Logic verification with UVM,0,vishwajeet-sinh/project,611010993,SystemVerilog,project,93,0,2024-02-21 09:00:28+00:00,[],None
773,https://github.com/fabianchs/taller_digital_LAB1.git,2023-02-10 19:17:56+00:00,Laboratorio 1 del taller de diseño digital en el Instituto Tecnológico de Costa Rica para la carrera de Ingeniería en Electrónica,0,fabianchs/taller_digital_LAB1,600183537,SystemVerilog,taller_digital_LAB1,254970,0,2023-02-21 02:45:05+00:00,[],None
774,https://github.com/shrawankumar584/Checking-proj.git,2023-02-07 15:18:12+00:00,Checking our git working,0,shrawankumar584/Checking-proj,598666541,SystemVerilog,Checking-proj,0,0,2023-02-07 15:23:39+00:00,[],None
775,https://github.com/iampragyagupta/Verilog.git,2023-02-07 17:29:30+00:00,,0,iampragyagupta/Verilog,598724965,SystemVerilog,Verilog,14,0,2023-02-07 17:33:26+00:00,[],None
776,https://github.com/nikaemami/State-Machine-Coding.git,2023-02-11 11:13:25+00:00,Design and implement a Moore and Mealy 10010 detector in SystemVerilog,0,nikaemami/State-Machine-Coding,600396502,SystemVerilog,State-Machine-Coding,117,0,2023-02-11 11:23:11+00:00,[],None
777,https://github.com/Shubhi143/2X1_mux-.git,2023-02-11 10:48:46+00:00,designing of a 2x1 multiplexer using verilog code,0,Shubhi143/2X1_mux-,600390510,SystemVerilog,2X1_mux-,2,0,2023-02-11 10:49:52+00:00,[],None
778,https://github.com/LOUISNOYEZ/FIOS_DSP_MM.git,2023-02-12 22:30:43+00:00,,1,LOUISNOYEZ/FIOS_DSP_MM,600893106,SystemVerilog,FIOS_DSP_MM,30045,0,2023-08-29 20:18:23+00:00,[],None
779,https://github.com/jstalex/cipher.git,2023-02-15 16:41:19+00:00,Kuznechik cipher,0,jstalex/cipher,602171688,SystemVerilog,cipher,41,0,2023-02-15 16:41:26+00:00,[],None
780,https://github.com/YuriDants/Ordenadores.git,2023-04-03 01:42:25+00:00,,0,YuriDants/Ordenadores,622751441,SystemVerilog,Ordenadores,4,0,2023-04-03 01:54:23+00:00,[],None
781,https://github.com/RusanovskiyBV/FEC.git,2023-04-13 13:38:08+00:00,,0,RusanovskiyBV/FEC,627446408,SystemVerilog,FEC,1137,0,2023-04-13 13:38:40+00:00,[],https://api.github.com/licenses/mit
782,https://github.com/calebturner603/DLD_Final.git,2023-04-11 21:45:54+00:00,,0,calebturner603/DLD_Final,626637898,SystemVerilog,DLD_Final,215,0,2023-04-11 21:51:02+00:00,[],None
783,https://github.com/ourspalois/Fraise.git,2023-04-11 13:08:00+00:00,the control hardware for the bayesian machine accelerator to be integrated in Pinaipple,0,ourspalois/Fraise,626431860,SystemVerilog,Fraise,106,0,2023-07-10 07:44:38+00:00,[],None
784,https://github.com/vmeirelle/contador-FPGA.git,2023-04-13 08:17:31+00:00,contador como divisor de clock,0,vmeirelle/contador-FPGA,627321099,SystemVerilog,contador-FPGA,6505,0,2023-04-13 08:19:50+00:00,[],None
785,https://github.com/DhamuDynamic/System_Verilog.git,2023-03-09 15:42:31+00:00,,0,DhamuDynamic/System_Verilog,611812284,SystemVerilog,System_Verilog,11,0,2023-03-09 15:43:39+00:00,[],None
786,https://github.com/nikhilreddi/SVFINAL.git,2023-03-23 19:27:40+00:00,Floating point multiplier,0,nikhilreddi/SVFINAL,618113185,SystemVerilog,SVFINAL,1242,0,2023-03-23 21:20:15+00:00,[],None
787,https://github.com/Akisha11/Dise-o-digital-en-HDL-.git,2023-04-10 04:14:43+00:00,,0,Akisha11/Dise-o-digital-en-HDL-,625772581,SystemVerilog,Dise-o-digital-en-HDL-,50,0,2023-04-30 05:25:55+00:00,[],None
788,https://github.com/mehtas30/FPGA-Image-Decompressor.git,2023-04-03 20:19:26+00:00,,0,mehtas30/FPGA-Image-Decompressor,623159612,SystemVerilog,FPGA-Image-Decompressor,4941,0,2023-04-03 20:22:24+00:00,[],None
789,https://github.com/yasmiins/fpgadm.git,2023-04-06 02:42:06+00:00,,0,yasmiins/fpgadm,624228939,SystemVerilog,fpgadm,357,0,2023-06-05 04:47:52+00:00,[],None
790,https://github.com/chaim96/Space_Adventure.git,2023-04-06 07:28:18+00:00,FPGA & System Verilog Game Project,0,chaim96/Space_Adventure,624309532,SystemVerilog,Space_Adventure,2099,0,2023-04-06 07:31:53+00:00,[],None
791,https://github.com/mgaletakis/ibex.git,2023-03-20 16:19:09+00:00,,0,mgaletakis/ibex,616561959,SystemVerilog,ibex,39406,0,2023-03-23 17:09:34+00:00,[],https://api.github.com/licenses/apache-2.0
792,https://github.com/joachimcao/sec02.git,2023-03-26 07:03:31+00:00,,0,joachimcao/sec02,619069707,SystemVerilog,sec02,13,0,2023-03-26 07:12:37+00:00,[],None
793,https://github.com/gary600/bfchip.git,2023-03-19 23:48:32+00:00,Brainf*** CPU,0,gary600/bfchip,616219028,SystemVerilog,bfchip,328,0,2023-05-03 20:40:43+00:00,[],https://api.github.com/licenses/apache-2.0
794,https://github.com/lizboyer/385finalproject.git,2023-03-22 02:30:08+00:00,,0,lizboyer/385finalproject,617260894,SystemVerilog,385finalproject,76,0,2023-04-07 18:25:27+00:00,[],None
795,https://github.com/shrekliao/EEE525_VLSIdesign.git,2023-03-22 09:02:36+00:00,,0,shrekliao/EEE525_VLSIdesign,617374828,SystemVerilog,EEE525_VLSIdesign,9,0,2023-03-22 09:09:32+00:00,[],None
796,https://github.com/Ekate-Sa/moore-fsm.git,2023-03-23 01:17:15+00:00,comprehensive approach for a simple study task,0,Ekate-Sa/moore-fsm,617724933,SystemVerilog,moore-fsm,9,0,2023-03-23 01:35:29+00:00,[],None
797,https://github.com/MadalinaDedu/TSC.git,2023-02-20 06:34:09+00:00,,0,MadalinaDedu/TSC,604014202,SystemVerilog,TSC,8055,0,2023-03-06 07:33:29+00:00,[],None
798,https://github.com/LeeRaeIk/main_portfolio.git,2023-02-22 07:16:17+00:00,,0,LeeRaeIk/main_portfolio,604976726,SystemVerilog,main_portfolio,14448,0,2023-02-22 07:18:04+00:00,[],None
799,https://github.com/alejandrofern5/DAV-Lab4.git,2023-03-15 02:22:48+00:00,,0,alejandrofern5/DAV-Lab4,614157850,SystemVerilog,DAV-Lab4,5221,0,2023-03-15 02:26:24+00:00,[],None
800,https://github.com/woodrowb96/systemverilog-alu-and-testbench.git,2023-03-15 09:11:33+00:00,,0,woodrowb96/systemverilog-alu-and-testbench,614278991,SystemVerilog,systemverilog-alu-and-testbench,38,0,2023-03-15 09:12:21+00:00,[],None
801,https://github.com/lakuo/cse141l.git,2023-03-15 21:40:27+00:00,,1,lakuo/cse141l,614573523,SystemVerilog,cse141l,126,0,2023-03-15 21:47:59+00:00,[],None
802,https://github.com/nguyendaithien/Pipeline_RISC_V_Verilog.git,2023-03-05 02:07:49+00:00,,1,nguyendaithien/Pipeline_RISC_V_Verilog,609713403,SystemVerilog,Pipeline_RISC_V_Verilog,7519,0,2023-03-05 02:46:05+00:00,[],None
803,https://github.com/bhagi-kiran/sv-casestudies.git,2023-03-05 09:48:59+00:00,"These are some codes that I practiced at CDAC, Noida",0,bhagi-kiran/sv-casestudies,609806437,SystemVerilog,sv-casestudies,666,0,2023-03-16 23:33:44+00:00,[],None
804,https://github.com/RaviKumarKorada217/Sequential-Logic-Circuits.git,2023-03-16 13:53:26+00:00,,0,RaviKumarKorada217/Sequential-Logic-Circuits,614876041,SystemVerilog,Sequential-Logic-Circuits,46,0,2023-03-16 13:55:07+00:00,[],None
805,https://github.com/Reammaer/uvm_type_override.git,2023-03-16 19:58:01+00:00,,0,Reammaer/uvm_type_override,615026776,SystemVerilog,uvm_type_override,9,0,2023-06-13 19:22:37+00:00,[],None
806,https://github.com/ArtyomPeshkov/Processor_cache_simulation.git,2023-03-18 10:15:56+00:00,,0,ArtyomPeshkov/Processor_cache_simulation,615665392,SystemVerilog,Processor_cache_simulation,2315,0,2023-03-18 10:16:39+00:00,[],None
807,https://github.com/mauer4/CubeDriver.git,2023-03-14 08:41:21+00:00,,0,mauer4/CubeDriver,613772499,SystemVerilog,CubeDriver,40,0,2023-03-14 08:46:59+00:00,[],None
808,https://github.com/SharmaPrateek18/Pipelined_5_Stage_3_Channel_Convolution_HW_Sobel_Edge_Detection.git,2023-02-26 18:09:51+00:00,This is the System Verilog code of Pipelined 5-Stage 3-Channel Convolution Hardware. This performs Sobel Edge Detection usinf Laplacian Kernel. the code mentioned is parameterized and thus the output image's pixels can be changed.,0,SharmaPrateek18/Pipelined_5_Stage_3_Channel_Convolution_HW_Sobel_Edge_Detection,606840323,SystemVerilog,Pipelined_5_Stage_3_Channel_Convolution_HW_Sobel_Edge_Detection,12,0,2023-02-26 18:11:45+00:00,[],None
809,https://github.com/Taller-Diseno-Digital/vdg_digital_design_lab_2023.git,2023-02-27 04:37:42+00:00,,0,Taller-Diseno-Digital/vdg_digital_design_lab_2023,606992128,SystemVerilog,vdg_digital_design_lab_2023,1265665,0,2023-05-09 08:14:38+00:00,[],None
810,https://github.com/evanreidsmith7/HDLClass.git,2023-03-31 00:53:18+00:00,Place to keep my SystemVerilog code from my HDL class at TXST,0,evanreidsmith7/HDLClass,621584206,SystemVerilog,HDLClass,3306,0,2023-09-13 13:02:05+00:00,[],None
811,https://github.com/Pri-2101/ahb_verification.git,2023-02-27 12:09:39+00:00,Verification of AMBA AHB 3 protocol using SystemVerilog and UVM,0,Pri-2101/ahb_verification,607145384,SystemVerilog,ahb_verification,1057,0,2023-09-11 11:48:15+00:00,[],None
812,https://github.com/czl0706/dcs-sp23.git,2023-03-06 13:21:48+00:00,Digital Circuits and Systems @NYCU EE Spring 2023,0,czl0706/dcs-sp23,610285284,SystemVerilog,dcs-sp23,12947,0,2024-03-16 07:39:15+00:00,[],None
813,https://github.com/KISALJITH/Voting-Machine-using-Verilog.git,2023-03-06 03:04:54+00:00,This include verilog code for voting machine and testbnech,0,KISALJITH/Voting-Machine-using-Verilog,610074591,SystemVerilog,Voting-Machine-using-Verilog,4,0,2024-04-03 18:38:00+00:00,[],None
814,https://github.com/srg320/TMS320C1X.git,2023-04-11 11:19:29+00:00,,0,srg320/TMS320C1X,626387655,SystemVerilog,TMS320C1X,2073,0,2024-04-08 08:32:36+00:00,[],None
815,https://github.com/Eloquencere/Adder-Designs.git,2023-02-08 13:20:40+00:00,Designs covering different types of digital adder topologies,2,Eloquencere/Adder-Designs,599106794,SystemVerilog,Adder-Designs,596,0,2023-10-08 09:39:42+00:00,[],None
