$date
	Wed Oct  2 16:50:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_test $end
$var wire 1 ! s $end
$var wire 1 " r1 $end
$var reg 1 # r0 $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module my_add $end
$var wire 1 # r0 $end
$var wire 1 " r1 $end
$var wire 1 ! s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
0#
1"
0!
$end
#10
1!
1#
#20
0!
0"
0#
0%
0$
#30
