Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 20:23:35 2022
| Host         : LAPTOP-2256P69N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|        Clock Signal        | Enable Signal |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------+-------------------------------------+------------------+----------------+--------------+
|  decoder/s_led_reg[1]/G0   |               |                                     |                1 |              1 |         1.00 |
|  decoder/seg_o_reg_i_1_n_0 |               | decoder/s_led_reg[1]_i_3_n_0        |                1 |              1 |         1.00 |
|  decoder/s_led__0          |               | decoder/s_led_reg[0]_i_1_n_0        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       |               |                                     |                5 |              5 |         1.00 |
|  s_btnu                    |               | s_rst                               |                2 |              5 |         2.50 |
|  s_btnl                    |               |                                     |                4 |              7 |         1.75 |
|  s_btnu                    |               | decoder/LED0                        |                2 |             10 |         5.00 |
|  s_btnu                    |               |                                     |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG       |               | clock_enable/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  clock_enable/ce_o_BUFG    | s_btnc        | decoder/s_counter0                  |                8 |             31 |         3.88 |
+----------------------------+---------------+-------------------------------------+------------------+----------------+--------------+


