{
  "design": {
    "design_info": {
      "boundary_crc": "0x105CC566B6FC29FF",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.1"
    },
    "design_tree": {
      "clockDivider_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clockDivider_0": {
        "vlnv": "xilinx.com:module_ref:clockDivider:1.0",
        "xci_name": "design_1_clockDivider_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clockDivider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sys_clk_pin": {
            "direction": "I"
          },
          "led": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clockDivider_0/sys_clk_pin"
        ]
      },
      "clockDivider_0_led": {
        "ports": [
          "clockDivider_0/led",
          "led"
        ]
      }
    }
  }
}