
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[05/23] x86, mm: document X86_CR4_PGE toggling behavior - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [05/23] x86, mm: document X86_CR4_PGE toggling behavior</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=64071">Dave Hansen</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Oct. 31, 2017, 10:31 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20171031223156.B967E819@viggo.jf.intel.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10035507/mbox/"
   >mbox</a>
|
   <a href="/patch/10035507/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10035507/">/patch/10035507/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	9410860327 for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 31 Oct 2017 22:37:15 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 880F028AFF
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 31 Oct 2017 22:37:15 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 7C89A28B24; Tue, 31 Oct 2017 22:37:15 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1034228AFF
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 31 Oct 2017 22:37:15 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1754097AbdJaWhM (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 31 Oct 2017 18:37:12 -0400
Received: from mga03.intel.com ([134.134.136.65]:36292 &quot;EHLO mga03.intel.com&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752241AbdJaWb5 (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 31 Oct 2017 18:31:57 -0400
Received: from fmsmga005.fm.intel.com ([10.253.24.32])
	by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384;
	31 Oct 2017 15:31:57 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i=&quot;5.44,326,1505804400&quot;; d=&quot;scan&#39;208&quot;;a=&quot;169673648&quot;
Received: from viggo.jf.intel.com (HELO localhost.localdomain)
	([10.54.39.20])
	by fmsmga005.fm.intel.com with ESMTP; 31 Oct 2017 15:31:56 -0700
Subject: [PATCH 05/23] x86, mm: document X86_CR4_PGE toggling behavior
To: linux-kernel@vger.kernel.org
Cc: linux-mm@kvack.org, dave.hansen@linux.intel.com,
	moritz.lipp@iaik.tugraz.at, daniel.gruss@iaik.tugraz.at,
	michael.schwarz@iaik.tugraz.at, luto@kernel.org,
	torvalds@linux-foundation.org, keescook@google.com,
	hughd@google.com, x86@kernel.org
From: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;
Date: Tue, 31 Oct 2017 15:31:56 -0700
References: &lt;20171031223146.6B47C861@viggo.jf.intel.com&gt;
In-Reply-To: &lt;20171031223146.6B47C861@viggo.jf.intel.com&gt;
Message-Id: &lt;20171031223156.B967E819@viggo.jf.intel.com&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=64071">Dave Hansen</a> - Oct. 31, 2017, 10:31 p.m.</div>
<pre class="content">
The comment says it all here.  The problem here is that the
X86_CR4_PGE bit affects all PCIDs in a way that is totally
obscure.

This makes it easier for someone to find if grepping for PCID-
related stuff and documents the hardware behavior that we are
depending on.
<span class="signed-off-by">
Signed-off-by: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>
Cc: Moritz Lipp &lt;moritz.lipp@iaik.tugraz.at&gt;
Cc: Daniel Gruss &lt;daniel.gruss@iaik.tugraz.at&gt;
Cc: Michael Schwarz &lt;michael.schwarz@iaik.tugraz.at&gt;
Cc: Andy Lutomirski &lt;luto@kernel.org&gt;
Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
Cc: Kees Cook &lt;keescook@google.com&gt;
Cc: Hugh Dickins &lt;hughd@google.com&gt;
Cc: x86@kernel.org
---

 b/arch/x86/include/asm/tlbflush.h |    6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)
</pre>
</div>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=60971">Kees Cook</a> - Oct. 31, 2017, 11:31 p.m.</div>
<pre class="content">
On Tue, Oct 31, 2017 at 3:31 PM, Dave Hansen
&lt;dave.hansen@linux.intel.com&gt; wrote:
<span class="quote">&gt;</span>
<span class="quote">&gt; The comment says it all here.  The problem here is that the</span>
<span class="quote">&gt; X86_CR4_PGE bit affects all PCIDs in a way that is totally</span>
<span class="quote">&gt; obscure.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; This makes it easier for someone to find if grepping for PCID-</span>
<span class="quote">&gt; related stuff and documents the hardware behavior that we are</span>
<span class="quote">&gt; depending on.</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; Signed-off-by: Dave Hansen &lt;dave.hansen@linux.intel.com&gt;</span>
<span class="quote">&gt; Cc: Moritz Lipp &lt;moritz.lipp@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Daniel Gruss &lt;daniel.gruss@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Michael Schwarz &lt;michael.schwarz@iaik.tugraz.at&gt;</span>
<span class="quote">&gt; Cc: Andy Lutomirski &lt;luto@kernel.org&gt;</span>
<span class="quote">&gt; Cc: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;</span>
<span class="quote">&gt; Cc: Kees Cook &lt;keescook@google.com&gt;</span>
<span class="quote">&gt; Cc: Hugh Dickins &lt;hughd@google.com&gt;</span>
<span class="quote">&gt; Cc: x86@kernel.org</span>
<span class="quote">&gt; ---</span>
<span class="quote">&gt;</span>
<span class="quote">&gt;  b/arch/x86/include/asm/tlbflush.h |    6 ++++--</span>
<span class="quote">&gt;  1 file changed, 4 insertions(+), 2 deletions(-)</span>
<span class="quote">&gt;</span>
<span class="quote">&gt; diff -puN arch/x86/include/asm/tlbflush.h~kaiser-prep-document-cr4-pge-behavior arch/x86/include/asm/tlbflush.h</span>
<span class="quote">&gt; --- a/arch/x86/include/asm/tlbflush.h~kaiser-prep-document-cr4-pge-behavior     2017-10-31 15:03:50.479119470 -0700</span>
<span class="quote">&gt; +++ b/arch/x86/include/asm/tlbflush.h   2017-10-31 15:03:50.482119612 -0700</span>
<span class="quote">&gt; @@ -258,9 +258,11 @@ static inline void __native_flush_tlb_gl</span>
<span class="quote">&gt;         WARN_ON_ONCE(!(cr4 &amp; X86_CR4_PGE));</span>
<span class="quote">&gt;         /*</span>
<span class="quote">&gt;          * Architecturally, any _change_ to X86_CR4_PGE will fully flush the</span>
<span class="quote">&gt; -        * TLB of all entries including all entries in all PCIDs and all</span>
<span class="quote">&gt; -        * global pages.  Make sure that we _change_ the bit, regardless of</span>
<span class="quote">&gt; +        * all entries.  Make sure that we _change_ the bit, regardless of</span>

nit: &quot;... flush the all entries.&quot; Drop &quot;the&quot; in the line above?
<span class="quote">
&gt;          * whether we had X86_CR4_PGE set in the first place.</span>
<span class="quote">&gt; +        *</span>
<span class="quote">&gt; +        * Note that just toggling PGE *also* flushes all entries from all</span>
<span class="quote">&gt; +        * PCIDs, regardless of the state of X86_CR4_PCIDE.</span>
<span class="quote">&gt;          */</span>
<span class="quote">&gt;         native_write_cr4(cr4 ^ X86_CR4_PGE);</span>
<span class="quote">&gt;         /* Put original CR3 value back: */</span>

pre-existing nit: s/CR3/CR4/

-Kees
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff -puN arch/x86/include/asm/tlbflush.h~kaiser-prep-document-cr4-pge-behavior arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h~kaiser-prep-document-cr4-pge-behavior	2017-10-31 15:03:50.479119470 -0700</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h	2017-10-31 15:03:50.482119612 -0700</span>
<span class="p_chunk">@@ -258,9 +258,11 @@</span> <span class="p_context"> static inline void __native_flush_tlb_gl</span>
 	WARN_ON_ONCE(!(cr4 &amp; X86_CR4_PGE));
 	/*
 	 * Architecturally, any _change_ to X86_CR4_PGE will fully flush the
<span class="p_del">-	 * TLB of all entries including all entries in all PCIDs and all</span>
<span class="p_del">-	 * global pages.  Make sure that we _change_ the bit, regardless of</span>
<span class="p_add">+	 * all entries.  Make sure that we _change_ the bit, regardless of</span>
 	 * whether we had X86_CR4_PGE set in the first place.
<span class="p_add">+	 *</span>
<span class="p_add">+	 * Note that just toggling PGE *also* flushes all entries from all</span>
<span class="p_add">+	 * PCIDs, regardless of the state of X86_CR4_PCIDE.</span>
 	 */
 	native_write_cr4(cr4 ^ X86_CR4_PGE);
 	/* Put original CR3 value back: */

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



