// Seed: 1037816769
module module_0 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    output supply0 id_6
);
  logic id_8;
  wire  id_9;
  assign id_8 = id_9;
endmodule
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3
    , id_25, id_26,
    output supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    input uwire id_13,
    output supply0 access,
    output wire id_15,
    input wand id_16,
    input wire id_17,
    input tri0 id_18,
    input wor id_19,
    input supply0 module_1,
    input supply0 id_21,
    output supply0 id_22,
    input uwire id_23
);
  initial begin : LABEL_0
    id_25 <= id_19 - id_2;
    id_26 = 1 < -1'd0;
  end
  assign id_15 = -1;
  wire id_27;
  assign id_15 = -1;
  wire id_28;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_4,
      id_9,
      id_3,
      id_15,
      id_22
  );
endmodule
