designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled.v
# Adding file D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v ... Done
addfile D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb.v
# Adding file D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb.v ... Done
vlib D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/work
# Adding library O.K.
adel -all
# Library contents cleared.
vlog -dbg -work work D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: pwm_rgbled.
# $root top modules: pwm_rgbled.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module pwm_rgbled found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pwm_rgbled_tb.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module pwm_rgbled_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r pwm_rgbled_tb -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Warning: pwm_rgbled_tb.v (32): Length of connection (8) does not match the length of port "owvrgbled1" (3) on instance "/pwm_rgbled_tb/pwm_rgbled".
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.9 [s]
# SLP: Finished : 0.9 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5537 kB (elbread=1280 elab2=4112 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:40, 2019年11月15日
#  Simulation has been initialized
add wave *
# 5 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5537 kB (elbread=1280 elab2=4112 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:40, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v $dsn/../pwm_rgbled_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pwm_rgbled_tb.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 100 ns
# KERNEL: stopped at time: 100 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v $dsn/../pwm_rgbled_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pwm_rgbled_tb.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:41, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
run 100 ns
# KERNEL: stopped at time: 500 ns
run 100 ns
# KERNEL: stopped at time: 600 ns
run 100 ns
# KERNEL: stopped at time: 700 ns
run 100 ns
# KERNEL: stopped at time: 800 ns
run 100 ns
# KERNEL: stopped at time: 900 ns
run 100 ns
# KERNEL: stopped at time: 1 us
run 100 ns
# KERNEL: stopped at time: 1100 ns
run 100 ns
# KERNEL: stopped at time: 1200 ns
run 100 ns
# KERNEL: stopped at time: 1300 ns
run 100 ns
# KERNEL: stopped at time: 1400 ns
run 100 ns
# KERNEL: stopped at time: 1500 ns
run 100 ns
# KERNEL: stopped at time: 1600 ns
run 100 ns
# KERNEL: stopped at time: 1700 ns
run 100 ns
# KERNEL: stopped at time: 1800 ns
run 100 ns
# KERNEL: stopped at time: 1900 ns
run 100 ns
# KERNEL: stopped at time: 2 us
run 100 ns
# KERNEL: stopped at time: 2100 ns
run 100 ns
# KERNEL: stopped at time: 2200 ns
run 100 ns
# KERNEL: stopped at time: 2300 ns
run 100 ns
# KERNEL: stopped at time: 2400 ns
run 100 ns
# KERNEL: stopped at time: 2500 ns
run 100 ns
# KERNEL: stopped at time: 2600 ns
run 100 ns
# KERNEL: stopped at time: 2700 ns
run 100 ns
# KERNEL: stopped at time: 2800 ns
run 100 ns
# KERNEL: stopped at time: 2900 ns
run 100 ns
# KERNEL: stopped at time: 3 us
run 100 ns
# KERNEL: stopped at time: 3100 ns
run 100 ns
# KERNEL: stopped at time: 3200 ns
run 100 ns
# KERNEL: stopped at time: 3300 ns
run 100 ns
# KERNEL: stopped at time: 3400 ns
run 100 ns
# KERNEL: stopped at time: 3500 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:42, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 1s
# KERNEL: stopped at time: 1 sec
# 1 signal(s) traced.
# 3 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:44, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 0.5s
# KERNEL: stopped at time: 500 ms
run 0.5s
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:49, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 0.5s
# KERNEL: stopped at time: 500 ms
# 1 signal(s) traced.
run 0.5s
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5534 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  10:54, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 0.5s
# KERNEL: stopped at time: 500 ms
run 0.5s
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../pwm_rgbled.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: pwm_rgbled_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 17 (100.00%) other processes in SLP
# SLP: 36 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5535 kB (elbread=1280 elab2=4109 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled_tb\src\wave.asdb
#  11:00, 2019年11月15日
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Project/Verilog/STEP/series_courses/02_PWM/pwm_rgbled_tb/src/wave.asdb'.
run 0.5s
# KERNEL: stopped at time: 500 ms
