{"version":"1.1.0","info":[["/home/vortex/dev/ddco_miniproj/dualram.v",[[[[[["raminfr",[[0,0],[1,54]],[[0,7],[0,14]],[],["module"]],[30,9]],[[["clk1",[[3,6],[3,10]],[[3,6],[3,10]],["raminfr"],["port"]],["clk2",[[1,6],[1,10]],[[1,6],[1,10]],["raminfr"],["port","clk1"]],["wea",[[1,12],[1,15]],[[1,12],[1,15]],["raminfr"],["port","clk2"]],["addra",[[1,17],[1,22]],[[1,17],[1,22]],["raminfr"],["port","wea"]],["addrb",[[1,24],[1,29]],[[1,24],[1,29]],["raminfr"],["port","addra"]],["dia",[[1,31],[1,34]],[[1,31],[1,34]],["raminfr"],["port","addrb"]],["dib",[[1,35],[1,38]],[[1,35],[1,38]],["raminfr"],["port","dia"]],["web",[[1,39],[1,42]],[[1,39],[1,42]],["raminfr"],["port","dib"]],["doa",[[1,44],[1,47]],[[1,44],[1,47]],["raminfr"],["port","web"]],["dob",[[1,49],[1,52]],[[1,49],[1,52]],["raminfr"],["port","doa"]],["clk2",[[4,6],[4,10]],[[4,6],[4,10]],["raminfr"],["port"]],["wea",[[5,6],[5,9]],[[5,6],[5,9]],["raminfr"],["port"]],["web",[[6,6],[6,9]],[[6,6],[6,9]],["raminfr"],["port"]],["addra",[[7,6],[7,17]],[[7,12],[7,17]],["raminfr"],["port"]],["addrb",[[8,6],[8,17]],[[8,12],[8,17]],["raminfr"],["port"]],["dia",[[9,6],[9,15]],[[9,12],[9,15]],["raminfr"],["port"]],["dib",[[10,6],[10,15]],[[10,12],[10,15]],["raminfr"],["port"]],["doa",[[11,7],[11,16]],[[11,13],[11,16]],["raminfr"],["port"]],["dob",[[12,7],[12,16]],[[12,13],[12,16]],["raminfr"],["port"]],["ram",[[13,0],[13,20]],[[13,10],[13,13]],["raminfr"],["variable","reg"]],["read_addra",[[14,0],[14,20]],[[14,10],[14,20]],["raminfr"],["variable","reg"]],["read_addrb",[[15,0],[15,20]],[[15,10],[15,20]],["raminfr"],["variable","reg"]]]]]]],null,0]],["/home/vortex/dev/ddco_miniproj/test.v",[[[[[["pff",[[0,0],[0,11]],[[0,7],[0,10]],[],["module"]],[59,9]],[[["clk1",[[3,0],[3,8]],[[3,4],[3,8]],["pff"],["variable","reg"]],["clk2",[[4,0],[4,8]],[[4,4],[4,8]],["pff"],["variable","reg"]],["wea",[[5,0],[5,7]],[[5,4],[5,7]],["pff"],["variable","reg"]],["addra",[[6,0],[6,15]],[[6,10],[6,15]],["pff"],["variable","reg"]],["addrb",[[7,0],[7,15]],[[7,10],[7,15]],["pff"],["variable","reg"]],["dia",[[8,0],[8,13]],[[8,10],[8,13]],["pff"],["variable","reg"]],["dib",[[9,0],[9,13]],[[9,10],[9,13]],["pff"],["variable","reg"]],["web",[[10,0],[10,7]],[[10,4],[10,7]],["pff"],["variable","reg"]],["doa",[[11,0],[11,14]],[[11,11],[11,14]],["pff"],["variable","wire"]],["dob",[[12,0],[12,14]],[[12,11],[12,14]],["pff"],["variable","wire"]],["uut",[[13,0],[24,1]],[[13,8],[13,11]],["pff"],["instance","raminfr"]]]]]]],null,0]]]}