parent	,	V_2
of_clk_add_provider	,	F_15
np	,	V_10
"pll%d"	,	L_1
mul	,	V_6
__iomem	,	T_2
SYSCLK_CTRL	,	V_16
"%s: clk registration failed\n"	,	L_7
clk_register_divider	,	F_13
device_node	,	V_9
out	,	V_13
clk_data	,	V_18
PLL_N	,	F_3
u32	,	T_3
PLL_M	,	F_4
PLL_K	,	F_5
"%s: invalid address\n"	,	L_2
clk_register_fixed_factor	,	F_6
val	,	V_5
ret	,	V_11
"pll0"	,	L_4
get_div	,	F_7
u8	,	T_4
DIV_INDEX	,	F_8
tango4_clkgen_setup	,	F_9
sysclk_tab	,	V_7
"cpuclk"	,	L_3
BIT	,	F_14
panic	,	F_12
make_pll	,	F_1
of_clk_get_parent_name	,	F_11
readl_relaxed	,	F_2
full_name	,	V_12
LEGACY_DIV	,	V_8
CLK_DIVIDER_ONE_BASED	,	V_15
CPUCLK_CTRL	,	V_14
__init	,	T_1
name	,	V_4
of_iomap	,	F_10
"sysclk"	,	L_5
of_clk_src_onecell_get	,	V_17
idx	,	V_1
"pll1"	,	L_6
base	,	V_3
IS_ERR	,	F_16
