
---------- Begin Simulation Statistics ----------
final_tick                                14146251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112761                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661004                       # Number of bytes of host memory used
host_op_rate                                   224787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.13                       # Real time elapsed on the host
host_tick_rate                              141281199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014146                       # Number of seconds simulated
sim_ticks                                 14146251500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125499                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6521816                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.505851                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.505851                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617320                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9567482                       # number of floating regfile writes
system.cpu.idleCycles                           35689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28931                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625322                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.164391                       # Inst execution rate
system.cpu.iew.exec_refs                     15126755                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7094814                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4864548                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4505                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27443                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22846372                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15100001                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52897                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32943528                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  66222                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4224191                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25410                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4385425                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27477                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23418667                       # num instructions consuming a value
system.cpu.iew.wb_count                      22630004                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.722823                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16927544                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.799859                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22631330                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41632860                       # number of integer regfile reads
system.cpu.int_regfile_writes                11386328                       # number of integer regfile writes
system.cpu.ipc                               0.399066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.399066                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               782      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11489078     34.82%     34.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     34.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     34.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203614      9.71%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594374      4.83%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     49.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569799      4.76%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5311534     16.10%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1727      0.01%     70.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9799900     29.70%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32996425                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                18172786                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            34426641                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9591993                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9841221                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3786940                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.114768                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100701      2.66%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            13618      0.36%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1756163     46.37%     49.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     49.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1916416     50.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18609797                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           63640786                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13038011                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13343947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22846369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32996425                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          338781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30822                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       488087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28256815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.167733                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.932580                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18033005     63.82%     63.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3040764     10.76%     74.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1123787      3.98%     78.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1190096      4.21%     82.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2225922      7.88%     90.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1388881      4.92%     95.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              690729      2.44%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              363716      1.29%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199915      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28256815                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.166260                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1020                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              981                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4864548                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27443                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18386397                       # number of misc regfile reads
system.cpu.numCycles                         28292504                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1649969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        94903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3301417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          94903                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1690680                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1689449                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25450                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1663338                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1662581                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954489                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     297                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          342595                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25377                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28201145                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.798109                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.095909                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23389791     82.94%     82.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          568949      2.02%     84.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          538330      1.91%     86.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1628336      5.77%     92.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           20296      0.07%     92.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          122617      0.43%     93.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           38415      0.14%     93.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          103079      0.37%     93.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1791332      6.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28201145                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1791332                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1316031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316031                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316031                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316031                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3606506                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3606506                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3606506                       # number of overall misses
system.cpu.dcache.overall_misses::total       3606506                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 178434292974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 178434292974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 178434292974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 178434292974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922537                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.732652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.732652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.732652                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.732652                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49475.667855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49475.667855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49475.667855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49475.667855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9041691                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1282477                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.050178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1692                       # number of writebacks
system.cpu.dcache.writebacks::total              1692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1955529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1955529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1955529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1955529                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1650977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1650977                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1650977                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1650977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36735659474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36735659474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36735659474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36735659474                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.335391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.335391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.335391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.335391                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22250.860838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22250.860838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22250.860838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22250.860838                       # average overall mshr miss latency
system.cpu.dcache.replacements                1649953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1290004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1290004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3606358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3606358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 178424949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 178424949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.736538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.736538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49475.107435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49475.107435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1955527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1955527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1650831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1650831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36726566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36726566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.337155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.337155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22247.320289                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22247.320289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9343474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9343474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63131.581081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63131.581081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9093474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9093474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005578                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62284.068493                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62284.068493                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.095323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2967008                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1650977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.797123                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.095323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          754                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41031273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41031273                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1101334                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23776292                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1961486                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1392293                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25410                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626700                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23109698                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4927830                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127287                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            20                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3348886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11836571                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1690680                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1662897                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24881244                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           880                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3329453                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7586                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28256815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.835324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.107440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23028746     81.50%     81.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1486527      5.26%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   185826      0.66%     87.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   205925      0.73%     88.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   212962      0.75%     88.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1513884      5.36%     94.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    82659      0.29%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   111865      0.40%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1428421      5.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28256815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059757                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.418364                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3328840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3328840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3328840                       # number of overall hits
system.cpu.icache.overall_hits::total         3328840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          613                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          613                       # number of overall misses
system.cpu.icache.overall_misses::total           613                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46851999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46851999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46851999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46851999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3329453                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3329453                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3329453                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3329453                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76430.667210                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76430.667210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76430.667210                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76430.667210                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37898999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37898999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37898999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37898999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80464.966030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80464.966030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80464.966030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80464.966030                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3328840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3328840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          613                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           613                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46851999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46851999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3329453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3329453                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76430.667210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76430.667210                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37898999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37898999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80464.966030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80464.966030                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.524756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3329310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7083.638298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.524756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405786                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6659376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6659376                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3329609                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           198                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   80096                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1269                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1263490                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14146251500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25410                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1637354                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12595690                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2751517                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11246810                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22945848                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 76519                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3175186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9383664                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6946                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27833836                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47559651                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21354834                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9774225                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   516365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7519363                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49259746                       # The number of ROB reads
system.cpu.rob.writes                        45756053                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1447307                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1447310                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1447307                       # number of overall hits
system.l2.overall_hits::total                 1447310                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203670                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            203670                       # number of overall misses
system.l2.overall_misses::total                204138                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18568264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18605422500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37158000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18568264500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18605422500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1650977                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1651448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1650977                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1651448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.123363                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123612                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.123363                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123612                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79397.435897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91168.382678                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91141.396996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79397.435897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91168.382678                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91141.396996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1290                       # number of writebacks
system.l2.writebacks::total                      1290                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16531564500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16564052500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16531564500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16564052500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.123363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.123363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123612                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69418.803419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81168.382678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81141.445983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69418.803419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81168.382678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81141.445983                       # average overall mshr miss latency
system.l2.replacements                         171616                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1692                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        93960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         93960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.746575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.746575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77660.550459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.746575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.746575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.550459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37158000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37158000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79397.435897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79397.435897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69418.803419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69418.803419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1447270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1447270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18559799500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18559799500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1650831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1650831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.123308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91175.615663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91175.615663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203561                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16524189500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16524189500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.123308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81175.615663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81175.615663                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28569.304985                       # Cycle average of tags in use
system.l2.tags.total_refs                     3207456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204384                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.693283                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.623357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.181388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28556.500240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.871475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871866                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21085                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26615720                       # Number of tag accesses
system.l2.tags.data_accesses                 26615720                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005816575750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1188                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1290                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1290                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1290                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   92381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2532.538462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    340.752898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4654.434695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           55     70.51%     70.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      2.56%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      1.28%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.28%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      1.28%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           16     20.51%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.181953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.604264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.56%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      6.41%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13064768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                82560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    923.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14146146000                       # Total gap between requests
system.mem_ctrls.avgGap                      68862.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13034880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        80832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2112785.850018289406                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 921437032.276713013649                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5714022.545124409720                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1290                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13275000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8147095500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 352948816750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28426.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40001.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 273603733.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13034880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13064768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        82560                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        82560                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1290                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1290                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2112786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    921437032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        923549818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2112786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2112786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5836175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5836175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5836175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2112786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    921437032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       929385993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204137                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1263                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4332801750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1020685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8160370500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21224.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39974.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              114705                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1106                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        89576                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   146.735018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.837736                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.820729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        60484     67.52%     67.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21457     23.95%     91.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          710      0.79%     92.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          507      0.57%     92.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          433      0.48%     93.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          423      0.47%     93.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          428      0.48%     94.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          389      0.43%     94.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4745      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        89576                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13064768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              80832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              923.549818                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.714023                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       324884280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       172653525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731885700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3272940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1116186240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4883612940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1319644800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8552140425                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.551702                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3145188000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    472160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10528903500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       314781180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167287395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      725652480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3319920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1116186240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4157891790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1930778400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8415897405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.920669                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4684565500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    472160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8989526000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204028                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1290                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169383                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204028                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       578947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       578947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 578947                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13147328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204137                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           438450500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1098820750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1651301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2982                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1818587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             146                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1650831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4951907                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4952864                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105770816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105801920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171616                       # Total snoops (count)
system.tol2bus.snoopTraffic                     82560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1823064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222142                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1728161     94.79%     94.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94903      5.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1823064                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14146251500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1652416500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            705499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2476465500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
