Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:02:53 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.94
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      0.80
  Total Negative Slack:         -0.40
  No. of Violating Paths:       12.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.81
  Critical Path Slack:          -0.12
  Critical Path Clk Period:      0.80
  Total Negative Slack:         -0.96
  No. of Violating Paths:        9.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.74
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      0.80
  Total Negative Slack:         -0.11
  No. of Violating Paths:        3.00
  Worst Hold Violation:         -0.18
  Total Hold Violation:         -8.72
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.68
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      0.80
  Total Negative Slack:         -0.02
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.20
  Total Hold Violation:        -18.68
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                576
  Buf/Inv Cell Count:              96
  Buf Cell Count:                   9
  Inv Cell Count:                  87
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       472
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180929.912914
  Noncombinational Area:
                        120838.166927
  Buf/Inv Area:            161.127297
  Total Buffer Area:            18.81
  Total Inverter Area:         142.32
  Macro/Black Box Area: 209907.328125
  Net Area:               1256.170723
  -----------------------------------
  Cell Area:            511675.407966
  Design Area:          512931.578689


  Design Rules
  -----------------------------------
  Total Number of Nets:           713
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                125.04
  Mapping Optimization:             1508.62
  -----------------------------------------
  Overall Compile Time:             1650.90
  Overall Compile Wall Clock Time:   146.92

  --------------------------------------------------------------------

  Design  WNS: 0.12  TNS: 1.36  Number of Violating Paths: 21


  Design (Hold)  WNS: 0.20  TNS: 27.41  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
