# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA_tests.srcs/sources_1/imports/Downloads/COUNTER.vhd" \
"../../../../FPGA_tests.srcs/sources_1/imports/Downloads/adder.vhdl" \
"../../../../FPGA_tests.srcs/sources_1/imports/Downloads/full_adder1.vhdl" \
"../../../../FPGA_tests.srcs/sources_1/imports/Downloads/tb_adder.vhdl" \

# Do not sort compile order
nosort
