--- counter_from_uhdm.il	2025-07-20 12:55:56.440688699 -0700
+++ counter_from_verilog.il	2025-07-20 12:55:56.460688435 -0700
@@ -1,69 +1,110 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 1
+autoidx 7
+attribute \dynports 1
 attribute \top 1
 attribute \src "dut.sv:2.1-27.10"
 module \counter
-  parameter \WIDTH 64'0000000000000000000000000000000000000000000000000000000000001000
-  attribute \src "dut.sv:22.5-25.8"
+  parameter \WIDTH 8
+  attribute \src "dut.sv:14.5-20.8"
+  wire width 8 $0\count[7:0]
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 8 $0\count_next[7:0]
+  attribute \src "dut.sv:0.0-0.0"
   wire $0\overflow[0:0]
-  attribute \src "dut.sv:14.15-14.46"
-  wire $logic_not$dut.sv:14.15-14.46$2_Y
-  attribute \src "dut.sv:22.17-25.8"
-  wire $logic_not$dut.sv:22.17-25.8$2_Y
+  attribute \src "dut.sv:23.22-23.34"
+  wire width 8 $add$dut.sv:23$4_Y
+  attribute \src "dut.sv:24.21-24.43"
+  wire $eq$dut.sv:24$5_Y
+  attribute \src "dut.sv:24.20-24.54"
+  wire $logic_and$dut.sv:24$6_Y
+  attribute \src "dut.sv:15.13-15.19"
+  wire $logic_not$dut.sv:15$2_Y
   attribute \src "dut.sv:5.18-5.21"
   wire input 1 \clk
   attribute \src "dut.sv:8.30-8.35"
-  wire output 4 \count
-  wire \count_next
+  wire width 8 output 4 \count
+  attribute \src "dut.sv:12.23-12.33"
+  wire width 8 \count_next
   attribute \src "dut.sv:7.18-7.24"
   wire input 3 \enable
   attribute \src "dut.sv:9.18-9.26"
   wire output 5 \overflow
   attribute \src "dut.sv:6.18-6.23"
   wire input 2 \rst_n
-  attribute \src "dut.sv:22.17-25.8"
-  cell $logic_not $logic_not$dut.sv:22.17-25.8$2
+  attribute \src "dut.sv:23.22-23.34"
+  cell $add $add$dut.sv:23$4
+    parameter \A_SIGNED 0
+    parameter \A_WIDTH 8
+    parameter \B_SIGNED 0
+    parameter \B_WIDTH 1
+    parameter \Y_WIDTH 8
+    connect \A \count
+    connect \B 1'1
+    connect \Y $add$dut.sv:23$4_Y
+  end
+  attribute \src "dut.sv:24.21-24.43"
+  cell $eq $eq$dut.sv:24$5
+    parameter \A_SIGNED 0
+    parameter \A_WIDTH 8
+    parameter \B_SIGNED 0
+    parameter \B_WIDTH 8
+    parameter \Y_WIDTH 1
+    connect \A \count
+    connect \B 8'11111111
+    connect \Y $eq$dut.sv:24$5_Y
+  end
+  attribute \src "dut.sv:24.20-24.54"
+  cell $logic_and $logic_and$dut.sv:24$6
+    parameter \A_SIGNED 0
+    parameter \A_WIDTH 1
+    parameter \B_SIGNED 0
+    parameter \B_WIDTH 1
+    parameter \Y_WIDTH 1
+    connect \A $eq$dut.sv:24$5_Y
+    connect \B \enable
+    connect \Y $logic_and$dut.sv:24$6_Y
+  end
+  attribute \src "dut.sv:15.13-15.19"
+  cell $logic_not $logic_not$dut.sv:15$2
     parameter \A_SIGNED 0
     parameter \A_WIDTH 1
     parameter \Y_WIDTH 1
     connect \A \rst_n
-    connect \Y $logic_not$dut.sv:22.17-25.8$2_Y
+    connect \Y $logic_not$dut.sv:15$2_Y
   end
-  attribute \src "dut.sv:14.5-20.8"
-  attribute \always_ff 1
-  process $proc$dut.sv:14$1
-    assign $0\overflow[0:0] \overflow
-    attribute \src "dut.sv:14.15-14.46"
-    switch $logic_not$dut.sv:14.15-14.46$2_Y
-      attribute \src "dut.sv:14.15-14.46"
-      case 1'1
-        assign $0\overflow[0:0] 1'0
-      attribute \src "dut.sv:14.15-14.46"
-      case 
-        assign $0\overflow[0:0] \enable
-    end
-    sync posedge \clk
-      update \overflow $0\overflow[0:0]
-    sync negedge \rst_n
+  attribute \always_comb 1
+  attribute \src "dut.sv:0.0-0.0"
+  process $proc$dut.sv:0$3
+    assign { } { }
+    assign { } { }
+    assign $0\count_next[7:0] $add$dut.sv:23$4_Y
+    assign $0\overflow[0:0] $logic_and$dut.sv:24$6_Y
+    sync always
       update \overflow $0\overflow[0:0]
+      update \count_next $0\count_next[7:0]
   end
-  attribute \src "dut.sv:22.5-25.8"
   attribute \always_ff 1
-  process $proc$dut.sv:22$1
-    assign $0\overflow[0:0] \overflow
-    attribute \src "dut.sv:22.17-25.8"
-    switch $logic_not$dut.sv:22.17-25.8$2_Y
-      attribute \src "dut.sv:22.17-25.8"
+  attribute \src "dut.sv:14.5-20.8"
+  process $proc$dut.sv:14$1
+    assign $0\count[7:0] \count
+    attribute \src "dut.sv:15.9-19.12"
+    switch $logic_not$dut.sv:15$2_Y
+      attribute \src "dut.sv:15.13-15.19"
       case 1'1
-        assign $0\overflow[0:0] 1'0
-      attribute \src "dut.sv:22.17-25.8"
+        assign $0\count[7:0] 8'00000000
+      attribute \src "dut.sv:17.13-17.17"
       case 
-        assign $0\overflow[0:0] \enable
+        attribute \src "dut.sv:17.18-19.12"
+        switch \enable
+          attribute \src "dut.sv:17.22-17.28"
+          case 1'1
+            assign $0\count[7:0] \count_next
+          case 
+        end
     end
     sync posedge \clk
-      update \overflow $0\overflow[0:0]
+      update \count $0\count[7:0]
     sync negedge \rst_n
-      update \overflow $0\overflow[0:0]
+      update \count $0\count[7:0]
   end
-  connect $logic_not$dut.sv:14.15-14.46$2_Y $logic_not$dut.sv:22.17-25.8$2_Y
 end
