{"position": "Senior Component Design Engineer", "company": "Intel Corporation", "profiles": ["Summary Dynamic, people-oriented design engineer with more than 7 years of experience with standard cells and logic flows. Strong background in Standard Cell Development. Experience with Synthesis, Place and Route, Primetime, Electromigration flows/tools and Scripting with various languages. \n \nAreas of Knowledge/Experience:  \nSpecialties: \n\u2022 Diverse technical background \n\u2022 Excellent communication skills \n\u2022 Training program development \n\u2022 Public speaking / presentation \n \nProgramming: \n\u2022 SKILL \n\u2022 Perl \n\u2022 Tcl \n\u2022 C Shell and K Shell scripting \n \nStandard Cell Development: \n\u2022 Architecture \n\u2022 Schematic development \n\u2022 Library creation, Migration, Maintenance and Automation \n\u2022 Layout & ECO \n\u2022 Extraction, Characterization \n\u2022 QA and modeling \n\u2022 Technology file construction and optimization, including design rules \n \nBack-end Logic Flows: \n\u2022 Synthesis \n\u2022 Place & Route \n\u2022 Primetime \n\u2022 ECO \n\u2022 Reliability Verification Summary Dynamic, people-oriented design engineer with more than 7 years of experience with standard cells and logic flows. Strong background in Standard Cell Development. Experience with Synthesis, Place and Route, Primetime, Electromigration flows/tools and Scripting with various languages. \n \nAreas of Knowledge/Experience:  \nSpecialties: \n\u2022 Diverse technical background \n\u2022 Excellent communication skills \n\u2022 Training program development \n\u2022 Public speaking / presentation \n \nProgramming: \n\u2022 SKILL \n\u2022 Perl \n\u2022 Tcl \n\u2022 C Shell and K Shell scripting \n \nStandard Cell Development: \n\u2022 Architecture \n\u2022 Schematic development \n\u2022 Library creation, Migration, Maintenance and Automation \n\u2022 Layout & ECO \n\u2022 Extraction, Characterization \n\u2022 QA and modeling \n\u2022 Technology file construction and optimization, including design rules \n \nBack-end Logic Flows: \n\u2022 Synthesis \n\u2022 Place & Route \n\u2022 Primetime \n\u2022 ECO \n\u2022 Reliability Verification Dynamic, people-oriented design engineer with more than 7 years of experience with standard cells and logic flows. Strong background in Standard Cell Development. Experience with Synthesis, Place and Route, Primetime, Electromigration flows/tools and Scripting with various languages. \n \nAreas of Knowledge/Experience:  \nSpecialties: \n\u2022 Diverse technical background \n\u2022 Excellent communication skills \n\u2022 Training program development \n\u2022 Public speaking / presentation \n \nProgramming: \n\u2022 SKILL \n\u2022 Perl \n\u2022 Tcl \n\u2022 C Shell and K Shell scripting \n \nStandard Cell Development: \n\u2022 Architecture \n\u2022 Schematic development \n\u2022 Library creation, Migration, Maintenance and Automation \n\u2022 Layout & ECO \n\u2022 Extraction, Characterization \n\u2022 QA and modeling \n\u2022 Technology file construction and optimization, including design rules \n \nBack-end Logic Flows: \n\u2022 Synthesis \n\u2022 Place & Route \n\u2022 Primetime \n\u2022 ECO \n\u2022 Reliability Verification Dynamic, people-oriented design engineer with more than 7 years of experience with standard cells and logic flows. Strong background in Standard Cell Development. Experience with Synthesis, Place and Route, Primetime, Electromigration flows/tools and Scripting with various languages. \n \nAreas of Knowledge/Experience:  \nSpecialties: \n\u2022 Diverse technical background \n\u2022 Excellent communication skills \n\u2022 Training program development \n\u2022 Public speaking / presentation \n \nProgramming: \n\u2022 SKILL \n\u2022 Perl \n\u2022 Tcl \n\u2022 C Shell and K Shell scripting \n \nStandard Cell Development: \n\u2022 Architecture \n\u2022 Schematic development \n\u2022 Library creation, Migration, Maintenance and Automation \n\u2022 Layout & ECO \n\u2022 Extraction, Characterization \n\u2022 QA and modeling \n\u2022 Technology file construction and optimization, including design rules \n \nBack-end Logic Flows: \n\u2022 Synthesis \n\u2022 Place & Route \n\u2022 Primetime \n\u2022 ECO \n\u2022 Reliability Verification Experience Senior Component Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom Setup and established Standard Cell Library Team in Intel's Nand Group.  \nEstablished the Standard Cell Library development methodology \nEfficiently managed a team of upto 4 engineers. Worked with Design Teams to setup roadmaps, expectations, methodology improvements and delivered successful solutions. \nSupported design teams in execution of synthesis, place and route and other backend flows using UPF methodology. \nEstablished RV flow to check for Electromigration and other reliability issues \nProvided design automation support to design teams using skill, perl and shell scripting. Component Design Engineer Intel Corporation July 2007  \u2013  June 2011  (4 years) Folsom, CA Developed Multivt, Multichannel length and Multi device type Standard Cell Libraries.  \nCo-established minVcc methodology to predict reliable cell operation \nCo-developed Electrical Rules Checking methodology \nDrove methodology changes with design teams to implement novel, efficient and reliable capabilities reducing overall design effort. Student Intern Intel Corporation May 2006  \u2013  December 2006  (8 months) Folsom, California Co-developed a minimum vcc flow which could predict the minimum voltage for reliable operation for a given cell under various semiconductor variation effects. \nCo-developed a standby voltage flow which could predict the minimum voltage of holding data for a sequential cell \nCo-developed a cell reliability flow and script which could detect and predict how long a cell could retain state in presence of single event upsets Graduate Teaching Assistant The University of Texas at El Paso August 2005  \u2013  May 2006  (10 months) El Paso, Texas Area Assisted students in understanding and learning concepts of Microcontrollers and programming them Senior Component Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom Setup and established Standard Cell Library Team in Intel's Nand Group.  \nEstablished the Standard Cell Library development methodology \nEfficiently managed a team of upto 4 engineers. Worked with Design Teams to setup roadmaps, expectations, methodology improvements and delivered successful solutions. \nSupported design teams in execution of synthesis, place and route and other backend flows using UPF methodology. \nEstablished RV flow to check for Electromigration and other reliability issues \nProvided design automation support to design teams using skill, perl and shell scripting. Senior Component Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom Setup and established Standard Cell Library Team in Intel's Nand Group.  \nEstablished the Standard Cell Library development methodology \nEfficiently managed a team of upto 4 engineers. Worked with Design Teams to setup roadmaps, expectations, methodology improvements and delivered successful solutions. \nSupported design teams in execution of synthesis, place and route and other backend flows using UPF methodology. \nEstablished RV flow to check for Electromigration and other reliability issues \nProvided design automation support to design teams using skill, perl and shell scripting. Component Design Engineer Intel Corporation July 2007  \u2013  June 2011  (4 years) Folsom, CA Developed Multivt, Multichannel length and Multi device type Standard Cell Libraries.  \nCo-established minVcc methodology to predict reliable cell operation \nCo-developed Electrical Rules Checking methodology \nDrove methodology changes with design teams to implement novel, efficient and reliable capabilities reducing overall design effort. Component Design Engineer Intel Corporation July 2007  \u2013  June 2011  (4 years) Folsom, CA Developed Multivt, Multichannel length and Multi device type Standard Cell Libraries.  \nCo-established minVcc methodology to predict reliable cell operation \nCo-developed Electrical Rules Checking methodology \nDrove methodology changes with design teams to implement novel, efficient and reliable capabilities reducing overall design effort. Student Intern Intel Corporation May 2006  \u2013  December 2006  (8 months) Folsom, California Co-developed a minimum vcc flow which could predict the minimum voltage for reliable operation for a given cell under various semiconductor variation effects. \nCo-developed a standby voltage flow which could predict the minimum voltage of holding data for a sequential cell \nCo-developed a cell reliability flow and script which could detect and predict how long a cell could retain state in presence of single event upsets Student Intern Intel Corporation May 2006  \u2013  December 2006  (8 months) Folsom, California Co-developed a minimum vcc flow which could predict the minimum voltage for reliable operation for a given cell under various semiconductor variation effects. \nCo-developed a standby voltage flow which could predict the minimum voltage of holding data for a sequential cell \nCo-developed a cell reliability flow and script which could detect and predict how long a cell could retain state in presence of single event upsets Graduate Teaching Assistant The University of Texas at El Paso August 2005  \u2013  May 2006  (10 months) El Paso, Texas Area Assisted students in understanding and learning concepts of Microcontrollers and programming them Graduate Teaching Assistant The University of Texas at El Paso August 2005  \u2013  May 2006  (10 months) El Paso, Texas Area Assisted students in understanding and learning concepts of Microcontrollers and programming them Languages   Skills VLSI Integrated Circuit... Perl Verilog Microcontrollers Electronics Spice Simulations Virtuoso Shell Scripting Skill Standard Cells Cadence Liberate Liberate LV Zcircuit Zchar Synthesis Design Compiler Formal Verification Formality Place and Route ICC Primetime Linux Programming Ansys Redhawk Ansys Totem StarRC Extraction Cadence Ultrasim Conformal ECO TCL Scripting See 14+ \u00a0 \u00a0 See less Skills  VLSI Integrated Circuit... Perl Verilog Microcontrollers Electronics Spice Simulations Virtuoso Shell Scripting Skill Standard Cells Cadence Liberate Liberate LV Zcircuit Zchar Synthesis Design Compiler Formal Verification Formality Place and Route ICC Primetime Linux Programming Ansys Redhawk Ansys Totem StarRC Extraction Cadence Ultrasim Conformal ECO TCL Scripting See 14+ \u00a0 \u00a0 See less VLSI Integrated Circuit... Perl Verilog Microcontrollers Electronics Spice Simulations Virtuoso Shell Scripting Skill Standard Cells Cadence Liberate Liberate LV Zcircuit Zchar Synthesis Design Compiler Formal Verification Formality Place and Route ICC Primetime Linux Programming Ansys Redhawk Ansys Totem StarRC Extraction Cadence Ultrasim Conformal ECO TCL Scripting See 14+ \u00a0 \u00a0 See less VLSI Integrated Circuit... Perl Verilog Microcontrollers Electronics Spice Simulations Virtuoso Shell Scripting Skill Standard Cells Cadence Liberate Liberate LV Zcircuit Zchar Synthesis Design Compiler Formal Verification Formality Place and Route ICC Primetime Linux Programming Ansys Redhawk Ansys Totem StarRC Extraction Cadence Ultrasim Conformal ECO TCL Scripting See 14+ \u00a0 \u00a0 See less Education The University of Texas at El Paso Master of Science (M.S.),  Computer Engineering , 4.0/4.0 GPA 2005  \u2013 2007 Attended courses in Advanced Digital System Design, Design and Analysis of Digital Integrated Circuits, Computer Architechture, VLSI Nanotechnology, Digital Electronics, Electronic Devices and Circuits, Integrated Circuits and Applications, Microprocessor Techniques, Microprocessor Applications, Electronic Design, VLSI Design, Digital Signal Processing, Image Processing \n \n \nIEEE Paper, Master\u2019s Thesis and Research: \nFault tolerant flip-flop design for ultra-low power subthreshold logic - Charecterised flip flops at 0.35V and studied the effects of radiation. \n \n \nPublished Book:  \nFault Tolerant Flip-Flop Design for Ultra-Low Power Subthreshold Logic (ISBN-13: 978-3639082265) University of Pune Bachelor of Engineering (B.E.),  Electronics and Telecommunication 2000  \u2013 2004 Babson College - Franklin W. Olin Graduate School of Business The University of Texas at El Paso Master of Science (M.S.),  Computer Engineering , 4.0/4.0 GPA 2005  \u2013 2007 Attended courses in Advanced Digital System Design, Design and Analysis of Digital Integrated Circuits, Computer Architechture, VLSI Nanotechnology, Digital Electronics, Electronic Devices and Circuits, Integrated Circuits and Applications, Microprocessor Techniques, Microprocessor Applications, Electronic Design, VLSI Design, Digital Signal Processing, Image Processing \n \n \nIEEE Paper, Master\u2019s Thesis and Research: \nFault tolerant flip-flop design for ultra-low power subthreshold logic - Charecterised flip flops at 0.35V and studied the effects of radiation. \n \n \nPublished Book:  \nFault Tolerant Flip-Flop Design for Ultra-Low Power Subthreshold Logic (ISBN-13: 978-3639082265) The University of Texas at El Paso Master of Science (M.S.),  Computer Engineering , 4.0/4.0 GPA 2005  \u2013 2007 Attended courses in Advanced Digital System Design, Design and Analysis of Digital Integrated Circuits, Computer Architechture, VLSI Nanotechnology, Digital Electronics, Electronic Devices and Circuits, Integrated Circuits and Applications, Microprocessor Techniques, Microprocessor Applications, Electronic Design, VLSI Design, Digital Signal Processing, Image Processing \n \n \nIEEE Paper, Master\u2019s Thesis and Research: \nFault tolerant flip-flop design for ultra-low power subthreshold logic - Charecterised flip flops at 0.35V and studied the effects of radiation. \n \n \nPublished Book:  \nFault Tolerant Flip-Flop Design for Ultra-Low Power Subthreshold Logic (ISBN-13: 978-3639082265) The University of Texas at El Paso Master of Science (M.S.),  Computer Engineering , 4.0/4.0 GPA 2005  \u2013 2007 Attended courses in Advanced Digital System Design, Design and Analysis of Digital Integrated Circuits, Computer Architechture, VLSI Nanotechnology, Digital Electronics, Electronic Devices and Circuits, Integrated Circuits and Applications, Microprocessor Techniques, Microprocessor Applications, Electronic Design, VLSI Design, Digital Signal Processing, Image Processing \n \n \nIEEE Paper, Master\u2019s Thesis and Research: \nFault tolerant flip-flop design for ultra-low power subthreshold logic - Charecterised flip flops at 0.35V and studied the effects of radiation. \n \n \nPublished Book:  \nFault Tolerant Flip-Flop Design for Ultra-Low Power Subthreshold Logic (ISBN-13: 978-3639082265) University of Pune Bachelor of Engineering (B.E.),  Electronics and Telecommunication 2000  \u2013 2004 University of Pune Bachelor of Engineering (B.E.),  Electronics and Telecommunication 2000  \u2013 2004 University of Pune Bachelor of Engineering (B.E.),  Electronics and Telecommunication 2000  \u2013 2004 Babson College - Franklin W. Olin Graduate School of Business Babson College - Franklin W. Olin Graduate School of Business Babson College - Franklin W. Olin Graduate School of Business ", "Summary Highly motivated and talented ASIC/SOC verification engineer with over 15 plus years of experience in verifying multi-million gate designs using latest verification techniques and tools.  \n \nDemonstrated success with layered test bench architecture, development, debugging pre/post silicon issues and problem solving. \n \nExtensive knowledge in developing test plan, full chip and cluster constraint random verification environment, test development, functional coverage development, code coverage analysis and closure \n \nFast learner and able to adapt to varying work environments. Summary Highly motivated and talented ASIC/SOC verification engineer with over 15 plus years of experience in verifying multi-million gate designs using latest verification techniques and tools.  \n \nDemonstrated success with layered test bench architecture, development, debugging pre/post silicon issues and problem solving. \n \nExtensive knowledge in developing test plan, full chip and cluster constraint random verification environment, test development, functional coverage development, code coverage analysis and closure \n \nFast learner and able to adapt to varying work environments. Highly motivated and talented ASIC/SOC verification engineer with over 15 plus years of experience in verifying multi-million gate designs using latest verification techniques and tools.  \n \nDemonstrated success with layered test bench architecture, development, debugging pre/post silicon issues and problem solving. \n \nExtensive knowledge in developing test plan, full chip and cluster constraint random verification environment, test development, functional coverage development, code coverage analysis and closure \n \nFast learner and able to adapt to varying work environments. Highly motivated and talented ASIC/SOC verification engineer with over 15 plus years of experience in verifying multi-million gate designs using latest verification techniques and tools.  \n \nDemonstrated success with layered test bench architecture, development, debugging pre/post silicon issues and problem solving. \n \nExtensive knowledge in developing test plan, full chip and cluster constraint random verification environment, test development, functional coverage development, code coverage analysis and closure \n \nFast learner and able to adapt to varying work environments. Experience Senior Component Design Engineer Intel Corporation, Oregon USA October 2008  \u2013 Present (6 years 11 months) Portland, Oregon Area Verification Consultant Texas Instruments, SanDiego January 2007  \u2013  June 2008  (1 year 6 months) Greater San Diego Area Senior Design Engineer - I Infineon Technologies India May 2004  \u2013  January 2007  (2 years 9 months) Bangalore India System Analyst Satyam Computer Services Limited February 2003  \u2013  May 2004  (1 year 4 months) Bangalore India Member Technical Staff Inspiration Technologies India April 2000  \u2013  December 2002  (2 years 9 months) Senior Component Design Engineer Intel Corporation, Oregon USA October 2008  \u2013 Present (6 years 11 months) Portland, Oregon Area Senior Component Design Engineer Intel Corporation, Oregon USA October 2008  \u2013 Present (6 years 11 months) Portland, Oregon Area Verification Consultant Texas Instruments, SanDiego January 2007  \u2013  June 2008  (1 year 6 months) Greater San Diego Area Verification Consultant Texas Instruments, SanDiego January 2007  \u2013  June 2008  (1 year 6 months) Greater San Diego Area Senior Design Engineer - I Infineon Technologies India May 2004  \u2013  January 2007  (2 years 9 months) Bangalore India Senior Design Engineer - I Infineon Technologies India May 2004  \u2013  January 2007  (2 years 9 months) Bangalore India System Analyst Satyam Computer Services Limited February 2003  \u2013  May 2004  (1 year 4 months) Bangalore India System Analyst Satyam Computer Services Limited February 2003  \u2013  May 2004  (1 year 4 months) Bangalore India Member Technical Staff Inspiration Technologies India April 2000  \u2013  December 2002  (2 years 9 months) Member Technical Staff Inspiration Technologies India April 2000  \u2013  December 2002  (2 years 9 months) Languages Tamil, English Tamil, English Tamil, English Skills System Verilog OVM Functional Verification Gate Level Simulation Testbench Design Perl Script Verilog VERA VCS ModelSim CVS RCS GIT Test Planning testbench architecture Debugging Open Verification... Veritas Cluster Server See 3+ \u00a0 \u00a0 See less Skills  System Verilog OVM Functional Verification Gate Level Simulation Testbench Design Perl Script Verilog VERA VCS ModelSim CVS RCS GIT Test Planning testbench architecture Debugging Open Verification... Veritas Cluster Server See 3+ \u00a0 \u00a0 See less System Verilog OVM Functional Verification Gate Level Simulation Testbench Design Perl Script Verilog VERA VCS ModelSim CVS RCS GIT Test Planning testbench architecture Debugging Open Verification... Veritas Cluster Server See 3+ \u00a0 \u00a0 See less System Verilog OVM Functional Verification Gate Level Simulation Testbench Design Perl Script Verilog VERA VCS ModelSim CVS RCS GIT Test Planning testbench architecture Debugging Open Verification... Veritas Cluster Server See 3+ \u00a0 \u00a0 See less Education Bharathiar University BE 1993  \u2013 1997 SMHS school SSLC 1991  \u2013 1993 Bharathiar University BE 1993  \u2013 1997 Bharathiar University BE 1993  \u2013 1997 Bharathiar University BE 1993  \u2013 1997 SMHS school SSLC 1991  \u2013 1993 SMHS school SSLC 1991  \u2013 1993 SMHS school SSLC 1991  \u2013 1993 ", "Experience Senior Component Design Engineer Intel Corporation Senior Component Design Engineer Intel Corporation Senior Component Design Engineer Intel Corporation Skills ASIC VLSI Physical Design Research and Design Semiconductors CMOS SoC Verilog IC Circuit Design Skills  ASIC VLSI Physical Design Research and Design Semiconductors CMOS SoC Verilog IC Circuit Design ASIC VLSI Physical Design Research and Design Semiconductors CMOS SoC Verilog IC Circuit Design ASIC VLSI Physical Design Research and Design Semiconductors CMOS SoC Verilog IC Circuit Design Education DeVry Institute of Technology 1989  \u2013 1991 DeVry Institute of Technology 1989  \u2013 1991 DeVry Institute of Technology 1989  \u2013 1991 DeVry Institute of Technology 1989  \u2013 1991 ", "Experience Senior Component design engineer Intel Corporation Shift Manager Britannia Industries Limited 1997  \u2013  2000  (3 years) Senior Component design engineer Intel Corporation Senior Component design engineer Intel Corporation Shift Manager Britannia Industries Limited 1997  \u2013  2000  (3 years) Shift Manager Britannia Industries Limited 1997  \u2013  2000  (3 years) Skills Verilog ASIC VLSI Processors Computer Architecture Physical Design RTL design SoC Semiconductors Debugging Skills  Verilog ASIC VLSI Processors Computer Architecture Physical Design RTL design SoC Semiconductors Debugging Verilog ASIC VLSI Processors Computer Architecture Physical Design RTL design SoC Semiconductors Debugging Verilog ASIC VLSI Processors Computer Architecture Physical Design RTL design SoC Semiconductors Debugging Education The Ohio State University 2002  \u2013 2004 Indian Institute of Technology, Kanpur Btech 1993  \u2013 1997 The Ohio State University 2002  \u2013 2004 The Ohio State University 2002  \u2013 2004 The Ohio State University 2002  \u2013 2004 Indian Institute of Technology, Kanpur Btech 1993  \u2013 1997 Indian Institute of Technology, Kanpur Btech 1993  \u2013 1997 Indian Institute of Technology, Kanpur Btech 1993  \u2013 1997 ", "Languages Telugu Telugu Telugu Skills Semiconductors ASIC Verilog VLSI Embedded Systems EDA Microprocessors IC Debugging SystemVerilog RTL design Cross-functional Team... Logic Design Skills  Semiconductors ASIC Verilog VLSI Embedded Systems EDA Microprocessors IC Debugging SystemVerilog RTL design Cross-functional Team... Logic Design Semiconductors ASIC Verilog VLSI Embedded Systems EDA Microprocessors IC Debugging SystemVerilog RTL design Cross-functional Team... Logic Design Semiconductors ASIC Verilog VLSI Embedded Systems EDA Microprocessors IC Debugging SystemVerilog RTL design Cross-functional Team... Logic Design ", "Languages Specman Full professional proficiency c++ Professional working proficiency System-C Professional working proficiency SystemVerilog Limited working proficiency Specman Full professional proficiency c++ Professional working proficiency System-C Professional working proficiency SystemVerilog Limited working proficiency Specman Full professional proficiency c++ Professional working proficiency System-C Professional working proficiency SystemVerilog Limited working proficiency Full professional proficiency Professional working proficiency Professional working proficiency Limited working proficiency Skills Processors SystemVerilog Intel Validation Verilog Computer Architecture Debugging RTL design Functional Verification Microprocessors Perl Embedded Systems Logic Design C Microarchitecture Skills  Processors SystemVerilog Intel Validation Verilog Computer Architecture Debugging RTL design Functional Verification Microprocessors Perl Embedded Systems Logic Design C Microarchitecture Processors SystemVerilog Intel Validation Verilog Computer Architecture Debugging RTL design Functional Verification Microprocessors Perl Embedded Systems Logic Design C Microarchitecture Processors SystemVerilog Intel Validation Verilog Computer Architecture Debugging RTL design Functional Verification Microprocessors Perl Embedded Systems Logic Design C Microarchitecture ", "Summary Design, logic verification, extraction, characterization and modeling of digital standard cell libraries in deep sub micron process technologies for mobile, desktop and server microprocessor cores. Summary Design, logic verification, extraction, characterization and modeling of digital standard cell libraries in deep sub micron process technologies for mobile, desktop and server microprocessor cores. Design, logic verification, extraction, characterization and modeling of digital standard cell libraries in deep sub micron process technologies for mobile, desktop and server microprocessor cores. Design, logic verification, extraction, characterization and modeling of digital standard cell libraries in deep sub micron process technologies for mobile, desktop and server microprocessor cores. Experience Senior Component Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area -Functional verification for logic equivalence \n-Parasitic extraction: Device and Interconnect \n-Timing, Noise (NLDM and CCS models) and Reliability Characterization \n-Automation and validation of library models Component Design Engineer Intel Corporation October 2008  \u2013  March 2013  (4 years 6 months) San Francisco Bay Area Teaching Assistant - Department of ECE University of Florida January 2008  \u2013  May 2008  (5 months) Gainesville, Florida Area Research Trainee Waran Research Foundation July 2004  \u2013  June 2006  (2 years) Chennai Area, India Senior Component Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area -Functional verification for logic equivalence \n-Parasitic extraction: Device and Interconnect \n-Timing, Noise (NLDM and CCS models) and Reliability Characterization \n-Automation and validation of library models Senior Component Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) San Francisco Bay Area -Functional verification for logic equivalence \n-Parasitic extraction: Device and Interconnect \n-Timing, Noise (NLDM and CCS models) and Reliability Characterization \n-Automation and validation of library models Component Design Engineer Intel Corporation October 2008  \u2013  March 2013  (4 years 6 months) San Francisco Bay Area Component Design Engineer Intel Corporation October 2008  \u2013  March 2013  (4 years 6 months) San Francisco Bay Area Teaching Assistant - Department of ECE University of Florida January 2008  \u2013  May 2008  (5 months) Gainesville, Florida Area Teaching Assistant - Department of ECE University of Florida January 2008  \u2013  May 2008  (5 months) Gainesville, Florida Area Research Trainee Waran Research Foundation July 2004  \u2013  June 2006  (2 years) Chennai Area, India Research Trainee Waran Research Foundation July 2004  \u2013  June 2006  (2 years) Chennai Area, India Languages English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency Full professional proficiency Professional working proficiency Native or bilingual proficiency Skills VLSI Static Timing Analysis Circuit Design Standard Cell Cadence Virtuoso Gate Level Simulation Computer Architecture SRAM Python Shell Scripting Perl ASIC Verilog Mixed Signal TCL SoC Functional Verification IC CCS Noise See 4+ \u00a0 \u00a0 See less Skills  VLSI Static Timing Analysis Circuit Design Standard Cell Cadence Virtuoso Gate Level Simulation Computer Architecture SRAM Python Shell Scripting Perl ASIC Verilog Mixed Signal TCL SoC Functional Verification IC CCS Noise See 4+ \u00a0 \u00a0 See less VLSI Static Timing Analysis Circuit Design Standard Cell Cadence Virtuoso Gate Level Simulation Computer Architecture SRAM Python Shell Scripting Perl ASIC Verilog Mixed Signal TCL SoC Functional Verification IC CCS Noise See 4+ \u00a0 \u00a0 See less VLSI Static Timing Analysis Circuit Design Standard Cell Cadence Virtuoso Gate Level Simulation Computer Architecture SRAM Python Shell Scripting Perl ASIC Verilog Mixed Signal TCL SoC Functional Verification IC CCS Noise See 4+ \u00a0 \u00a0 See less Education University of Florida Master of Science (M.S.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2008 Sri Venkateswara College of Engineering Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2002  \u2013 2006 Mahatma Gandhi Centenary Vidyalaya 1999  \u2013 2000 University of Florida Master of Science (M.S.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2008 University of Florida Master of Science (M.S.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2008 University of Florida Master of Science (M.S.),  Electrical , Electronics and Communications Engineering 2006  \u2013 2008 Sri Venkateswara College of Engineering Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2002  \u2013 2006 Sri Venkateswara College of Engineering Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2002  \u2013 2006 Sri Venkateswara College of Engineering Bachelor of Engineering (B.E.),  Electrical , Electronics and Communications Engineering 2002  \u2013 2006 Mahatma Gandhi Centenary Vidyalaya 1999  \u2013 2000 Mahatma Gandhi Centenary Vidyalaya 1999  \u2013 2000 Mahatma Gandhi Centenary Vidyalaya 1999  \u2013 2000 ", "Summary I am driven to complete projects with high quality on schedule. \n \nI enjoy micro-architectural definition as it combines aspects of high-level and low-level definition and requires a good understanding of both. Summary I am driven to complete projects with high quality on schedule. \n \nI enjoy micro-architectural definition as it combines aspects of high-level and low-level definition and requires a good understanding of both. I am driven to complete projects with high quality on schedule. \n \nI enjoy micro-architectural definition as it combines aspects of high-level and low-level definition and requires a good understanding of both. I am driven to complete projects with high quality on schedule. \n \nI enjoy micro-architectural definition as it combines aspects of high-level and low-level definition and requires a good understanding of both. Experience Senior Component Design Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Micro-architect responsible for design and implementation of digital logic within Intel's PCH products. \n \nExperience with SPI/eSPI controllers, embedded subsystems (microprocessors, caches), host CPU interface, host CPU <-> memory data path, clocking, resets, design for testability (internal node observability), design for manufacturing (scan, BIST). Senior Component Design Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Micro-architect responsible for design and implementation of digital logic within Intel's PCH products. \n \nExperience with SPI/eSPI controllers, embedded subsystems (microprocessors, caches), host CPU interface, host CPU <-> memory data path, clocking, resets, design for testability (internal node observability), design for manufacturing (scan, BIST). Senior Component Design Engineer Intel Corporation June 1997  \u2013 Present (18 years 3 months) Micro-architect responsible for design and implementation of digital logic within Intel's PCH products. \n \nExperience with SPI/eSPI controllers, embedded subsystems (microprocessors, caches), host CPU interface, host CPU <-> memory data path, clocking, resets, design for testability (internal node observability), design for manufacturing (scan, BIST). Skills Logic Design RTL design Computer Architecture Verilog Intel ASIC SoC VHDL Validation SPI eSPI Cache Coherency Microprocessors Embedded Systems Processors SystemVerilog VLSI See 2+ \u00a0 \u00a0 See less Skills  Logic Design RTL design Computer Architecture Verilog Intel ASIC SoC VHDL Validation SPI eSPI Cache Coherency Microprocessors Embedded Systems Processors SystemVerilog VLSI See 2+ \u00a0 \u00a0 See less Logic Design RTL design Computer Architecture Verilog Intel ASIC SoC VHDL Validation SPI eSPI Cache Coherency Microprocessors Embedded Systems Processors SystemVerilog VLSI See 2+ \u00a0 \u00a0 See less Logic Design RTL design Computer Architecture Verilog Intel ASIC SoC VHDL Validation SPI eSPI Cache Coherency Microprocessors Embedded Systems Processors SystemVerilog VLSI See 2+ \u00a0 \u00a0 See less Education University of California, Davis M.S. (incomplete),  Electrical and Computer Engineering 2003  \u2013 2010 Worked with the VLSI Computation Lab: http://www.ece.ucdavis.edu/vcl/ University of California, Davis B.S.,  Electrical and Computer Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi\nMicromouse University of California, Davis M.S. (incomplete),  Electrical and Computer Engineering 2003  \u2013 2010 Worked with the VLSI Computation Lab: http://www.ece.ucdavis.edu/vcl/ University of California, Davis M.S. (incomplete),  Electrical and Computer Engineering 2003  \u2013 2010 Worked with the VLSI Computation Lab: http://www.ece.ucdavis.edu/vcl/ University of California, Davis M.S. (incomplete),  Electrical and Computer Engineering 2003  \u2013 2010 Worked with the VLSI Computation Lab: http://www.ece.ucdavis.edu/vcl/ University of California, Davis B.S.,  Electrical and Computer Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi\nMicromouse University of California, Davis B.S.,  Electrical and Computer Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi\nMicromouse University of California, Davis B.S.,  Electrical and Computer Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi\nMicromouse ", "Summary Specialties:design verification \nengineering management \ncomputer architecture Summary Specialties:design verification \nengineering management \ncomputer architecture Specialties:design verification \nengineering management \ncomputer architecture Specialties:design verification \nengineering management \ncomputer architecture Experience staff engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Design verification team lead for CPU cluster validation, DFT validation, mixed-signal validation, power management validation, and formal verification for several projects sold under the Atom brand name. Developed techniques and standards for DFT verification. Worked with post-silicon team members to establish requirements and provide training on features. Defined requirements for SoC-level power management validation. Drove development of checkers, test content, and firmware verification methodology. Redefined functional coverage methodology for whole team. Promoted adoption of industry-standard formal verification tools for use both by FV experts and by wider design community. senior component design engineer Intel Corporation May 2000  \u2013  December 2004  (4 years 8 months) Individual contributor, responsible for cluster-level design verification of x86 CPU project based on Pentium IV microarchitecture. Developed checkers and reference models in Specman E. Developed random test content and coverage monitors for coverage-driven verification. Provided technical direction and mentoring to junior team members. senior component design engineer Intel Corporation May 1996  \u2013  May 2000  (4 years 1 month) Individual contributor, working on full-chip design verification of products sold under Pentium II and Pentium III brand names. Extensive use of x86 assembly (real and protected mode) and coverage-driven verification. staff engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Design verification team lead for CPU cluster validation, DFT validation, mixed-signal validation, power management validation, and formal verification for several projects sold under the Atom brand name. Developed techniques and standards for DFT verification. Worked with post-silicon team members to establish requirements and provide training on features. Defined requirements for SoC-level power management validation. Drove development of checkers, test content, and firmware verification methodology. Redefined functional coverage methodology for whole team. Promoted adoption of industry-standard formal verification tools for use both by FV experts and by wider design community. staff engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) Design verification team lead for CPU cluster validation, DFT validation, mixed-signal validation, power management validation, and formal verification for several projects sold under the Atom brand name. Developed techniques and standards for DFT verification. Worked with post-silicon team members to establish requirements and provide training on features. Defined requirements for SoC-level power management validation. Drove development of checkers, test content, and firmware verification methodology. Redefined functional coverage methodology for whole team. Promoted adoption of industry-standard formal verification tools for use both by FV experts and by wider design community. senior component design engineer Intel Corporation May 2000  \u2013  December 2004  (4 years 8 months) Individual contributor, responsible for cluster-level design verification of x86 CPU project based on Pentium IV microarchitecture. Developed checkers and reference models in Specman E. Developed random test content and coverage monitors for coverage-driven verification. Provided technical direction and mentoring to junior team members. senior component design engineer Intel Corporation May 2000  \u2013  December 2004  (4 years 8 months) Individual contributor, responsible for cluster-level design verification of x86 CPU project based on Pentium IV microarchitecture. Developed checkers and reference models in Specman E. Developed random test content and coverage monitors for coverage-driven verification. Provided technical direction and mentoring to junior team members. senior component design engineer Intel Corporation May 1996  \u2013  May 2000  (4 years 1 month) Individual contributor, working on full-chip design verification of products sold under Pentium II and Pentium III brand names. Extensive use of x86 assembly (real and protected mode) and coverage-driven verification. senior component design engineer Intel Corporation May 1996  \u2013  May 2000  (4 years 1 month) Individual contributor, working on full-chip design verification of products sold under Pentium II and Pentium III brand names. Extensive use of x86 assembly (real and protected mode) and coverage-driven verification. Skills Engineering Management Computer Architecture Specman Microarchitecture Functional Verification DFT Processors Power Management Firmware x86 Assembly SystemVerilog Logic Design Formal Verification SoC RTL design RTL coding Verilog ASIC See 3+ \u00a0 \u00a0 See less Skills  Engineering Management Computer Architecture Specman Microarchitecture Functional Verification DFT Processors Power Management Firmware x86 Assembly SystemVerilog Logic Design Formal Verification SoC RTL design RTL coding Verilog ASIC See 3+ \u00a0 \u00a0 See less Engineering Management Computer Architecture Specman Microarchitecture Functional Verification DFT Processors Power Management Firmware x86 Assembly SystemVerilog Logic Design Formal Verification SoC RTL design RTL coding Verilog ASIC See 3+ \u00a0 \u00a0 See less Engineering Management Computer Architecture Specman Microarchitecture Functional Verification DFT Processors Power Management Firmware x86 Assembly SystemVerilog Logic Design Formal Verification SoC RTL design RTL coding Verilog ASIC See 3+ \u00a0 \u00a0 See less Education Clemson University MS,  computer engineering 1994  \u2013 1996 Activities and Societies:\u00a0 research assistant for Dr. Manoj Franklin in computer microarchitecture (instruction level parallelism) Rose-Hulman Institute of Technology BS,  electrical engineering 1988  \u2013 1992 Activities and Societies:\u00a0 pep band ,  jazz band Clemson University MS,  computer engineering 1994  \u2013 1996 Activities and Societies:\u00a0 research assistant for Dr. Manoj Franklin in computer microarchitecture (instruction level parallelism) Clemson University MS,  computer engineering 1994  \u2013 1996 Activities and Societies:\u00a0 research assistant for Dr. Manoj Franklin in computer microarchitecture (instruction level parallelism) Clemson University MS,  computer engineering 1994  \u2013 1996 Activities and Societies:\u00a0 research assistant for Dr. Manoj Franklin in computer microarchitecture (instruction level parallelism) Rose-Hulman Institute of Technology BS,  electrical engineering 1988  \u2013 1992 Activities and Societies:\u00a0 pep band ,  jazz band Rose-Hulman Institute of Technology BS,  electrical engineering 1988  \u2013 1992 Activities and Societies:\u00a0 pep band ,  jazz band Rose-Hulman Institute of Technology BS,  electrical engineering 1988  \u2013 1992 Activities and Societies:\u00a0 pep band ,  jazz band ", "Skills Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Skills  Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less Cadence Perl TCL Tcl-Tk C Cadence Skill Cadence Virtuoso XL Cadence Virtuoso Layout... Cadence Virtuoso Floorplanning Ciranova Helix LVS DRC Layout Shell Scripting Physical Design CMOS Physical Verification Analog Hercules Virtuoso ASIC CAD PLL Microprocessors Parasitic Extraction Mixed Signal Semiconductors Intel Circuit Design IC layout Computer Architecture Debugging SPICE Processors BiCMOS ModelSim Hardware Architecture Clock Tree Synthesis SRAM Power Management Silicon SERDES EDA IC SoC See 31+ \u00a0 \u00a0 See less ", "Languages English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency French Elementary proficiency English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency French Elementary proficiency English Full professional proficiency Hindi Professional working proficiency Tamil Native or bilingual proficiency French Elementary proficiency Full professional proficiency Professional working proficiency Native or bilingual proficiency Elementary proficiency Skills Testing CMOS ASIC SoC Test Planning VLSI Debugging RTL coding Verilog Processors Microprocessors Computer Architecture DFT Static Timing Analysis Logic Design Functional Verification RTL design SystemVerilog RTL Design See 4+ \u00a0 \u00a0 See less Skills  Testing CMOS ASIC SoC Test Planning VLSI Debugging RTL coding Verilog Processors Microprocessors Computer Architecture DFT Static Timing Analysis Logic Design Functional Verification RTL design SystemVerilog RTL Design See 4+ \u00a0 \u00a0 See less Testing CMOS ASIC SoC Test Planning VLSI Debugging RTL coding Verilog Processors Microprocessors Computer Architecture DFT Static Timing Analysis Logic Design Functional Verification RTL design SystemVerilog RTL Design See 4+ \u00a0 \u00a0 See less Testing CMOS ASIC SoC Test Planning VLSI Debugging RTL coding Verilog Processors Microprocessors Computer Architecture DFT Static Timing Analysis Logic Design Functional Verification RTL design SystemVerilog RTL Design See 4+ \u00a0 \u00a0 See less Honors & Awards ", "Skills VLSI ASIC SoC Verilog SystemVerilog RTL design Processors Debugging Static Timing Analysis DFT Organization Skills Semiconductors RTL Design Logic Synthesis Skills  VLSI ASIC SoC Verilog SystemVerilog RTL design Processors Debugging Static Timing Analysis DFT Organization Skills Semiconductors RTL Design Logic Synthesis VLSI ASIC SoC Verilog SystemVerilog RTL design Processors Debugging Static Timing Analysis DFT Organization Skills Semiconductors RTL Design Logic Synthesis VLSI ASIC SoC Verilog SystemVerilog RTL design Processors Debugging Static Timing Analysis DFT Organization Skills Semiconductors RTL Design Logic Synthesis Honors & Awards Cluster Recognition Award Project Leadership Team February 2015 Recognized the collaboration and extensive logic and physical design techniques used to converge an extremely timing critical and complex block related to the next generation QPI logic (point-to-point processor interconnect logic). SDG Ivytown Project Award Project Leadership Team June 2012 Recognized for defining, implementing, and validating a robust solution for a critical post tape-in bug that was resolved in such a way that there was no impact to post-silicon schedule. EMG Nehalem-EX Project Award Project Leadership Team June 2008 Recognized for going above and beyond block design ownership to converge the global repeaters by implementing all the timing edits and converging layout. EMG - Nehalem-EX Project Award Project Leadership Team December 2006 Recognized for implementing a large percentage of clock gating through logic and and circuit design edits which heavily reduced power.  Cluster Recognition Award Project Leadership Team February 2015 Recognized the collaboration and extensive logic and physical design techniques used to converge an extremely timing critical and complex block related to the next generation QPI logic (point-to-point processor interconnect logic). Cluster Recognition Award Project Leadership Team February 2015 Recognized the collaboration and extensive logic and physical design techniques used to converge an extremely timing critical and complex block related to the next generation QPI logic (point-to-point processor interconnect logic). Cluster Recognition Award Project Leadership Team February 2015 Recognized the collaboration and extensive logic and physical design techniques used to converge an extremely timing critical and complex block related to the next generation QPI logic (point-to-point processor interconnect logic). SDG Ivytown Project Award Project Leadership Team June 2012 Recognized for defining, implementing, and validating a robust solution for a critical post tape-in bug that was resolved in such a way that there was no impact to post-silicon schedule. SDG Ivytown Project Award Project Leadership Team June 2012 Recognized for defining, implementing, and validating a robust solution for a critical post tape-in bug that was resolved in such a way that there was no impact to post-silicon schedule. SDG Ivytown Project Award Project Leadership Team June 2012 Recognized for defining, implementing, and validating a robust solution for a critical post tape-in bug that was resolved in such a way that there was no impact to post-silicon schedule. EMG Nehalem-EX Project Award Project Leadership Team June 2008 Recognized for going above and beyond block design ownership to converge the global repeaters by implementing all the timing edits and converging layout. EMG Nehalem-EX Project Award Project Leadership Team June 2008 Recognized for going above and beyond block design ownership to converge the global repeaters by implementing all the timing edits and converging layout. EMG Nehalem-EX Project Award Project Leadership Team June 2008 Recognized for going above and beyond block design ownership to converge the global repeaters by implementing all the timing edits and converging layout. EMG - Nehalem-EX Project Award Project Leadership Team December 2006 Recognized for implementing a large percentage of clock gating through logic and and circuit design edits which heavily reduced power.  EMG - Nehalem-EX Project Award Project Leadership Team December 2006 Recognized for implementing a large percentage of clock gating through logic and and circuit design edits which heavily reduced power.  EMG - Nehalem-EX Project Award Project Leadership Team December 2006 Recognized for implementing a large percentage of clock gating through logic and and circuit design edits which heavily reduced power.  ", "Skills VLSI Embedded Systems FPGA Verilog Debugging C C++ Computer Architecture Semiconductors Algorithms Reliablity Verification Circuit Aging Transistor Aging Hot Carrier Injection Negative Bias... Interconnect Reliablity Semiconductor Reliablity ESD Apache Redhawk Apache Totem Cicruit Design Circuit Simulation Electromigration EM Self Heating Ipeak Reliability Design Rules Tool Flow Validation Perl Tk TCL NBTI See 17+ \u00a0 \u00a0 See less Skills  VLSI Embedded Systems FPGA Verilog Debugging C C++ Computer Architecture Semiconductors Algorithms Reliablity Verification Circuit Aging Transistor Aging Hot Carrier Injection Negative Bias... Interconnect Reliablity Semiconductor Reliablity ESD Apache Redhawk Apache Totem Cicruit Design Circuit Simulation Electromigration EM Self Heating Ipeak Reliability Design Rules Tool Flow Validation Perl Tk TCL NBTI See 17+ \u00a0 \u00a0 See less VLSI Embedded Systems FPGA Verilog Debugging C C++ Computer Architecture Semiconductors Algorithms Reliablity Verification Circuit Aging Transistor Aging Hot Carrier Injection Negative Bias... Interconnect Reliablity Semiconductor Reliablity ESD Apache Redhawk Apache Totem Cicruit Design Circuit Simulation Electromigration EM Self Heating Ipeak Reliability Design Rules Tool Flow Validation Perl Tk TCL NBTI See 17+ \u00a0 \u00a0 See less VLSI Embedded Systems FPGA Verilog Debugging C C++ Computer Architecture Semiconductors Algorithms Reliablity Verification Circuit Aging Transistor Aging Hot Carrier Injection Negative Bias... Interconnect Reliablity Semiconductor Reliablity ESD Apache Redhawk Apache Totem Cicruit Design Circuit Simulation Electromigration EM Self Heating Ipeak Reliability Design Rules Tool Flow Validation Perl Tk TCL NBTI See 17+ \u00a0 \u00a0 See less ", "Experience Engineering Manager Intel Corporation January 2009  \u2013 Present (6 years 8 months) Hudson, MA Xeon (Haswell Server) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on uncore for multiple steppings \no\tStarting from RTL, the team is responsible for implementation, timing convergence, formal equivalence, power convergence, layout cleanup, signal integrity/metal reliability analysis & fixes \n\u2022\tBuilt and managed an highly efficient team of physical designers capable of delivering challenging designs using a combination of both structured datapath and synthesis blocks \no\tIncluding a vertical design team that was responsible for the uArch definition, RTL coding, Functional Verification and Physical Implementation of QPI-Agent section \n\u2022\tSuccessfully managed the execution of the ONLY pioneering section in the uncore. This was one of the big efficiency gaining tactics that the project relied on \no\tCoordinated with the DA, Logic/Val and the Methodology teams to make the execution of the pioneering section stay ahead of the bulk of the program by at least 1Q \n\u2022\tTools Used: Synopsys DC-T, DC-Ultra, IC Compiler, Power Compiler, ICC-LR, StarRC, Conformal, Airstream \u00a0etc. industry standard tools and several other proprietary tools \n \nItanium (Poulson) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on Poulson uncore \n\u2022\tManaged a team of designers that delivered complex units including structured datapath and large synthesis blocks \n\u2022\tBuilt a strong team that embraced challenges at every level and that executed almost flawlessly, thereby standing as a role-model team for others in the organization \n\u2022\tPlanned and managed the execution of the tasks all the way from initial RTL drop to the tapeout Engineering Manager Intel Corporation January 2009  \u2013 Present (6 years 8 months) Hudson, MA Xeon (Haswell Server) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on uncore for multiple steppings \no\tStarting from RTL, the team is responsible for implementation, timing convergence, formal equivalence, power convergence, layout cleanup, signal integrity/metal reliability analysis & fixes \n\u2022\tBuilt and managed an highly efficient team of physical designers capable of delivering challenging designs using a combination of both structured datapath and synthesis blocks \no\tIncluding a vertical design team that was responsible for the uArch definition, RTL coding, Functional Verification and Physical Implementation of QPI-Agent section \n\u2022\tSuccessfully managed the execution of the ONLY pioneering section in the uncore. This was one of the big efficiency gaining tactics that the project relied on \no\tCoordinated with the DA, Logic/Val and the Methodology teams to make the execution of the pioneering section stay ahead of the bulk of the program by at least 1Q \n\u2022\tTools Used: Synopsys DC-T, DC-Ultra, IC Compiler, Power Compiler, ICC-LR, StarRC, Conformal, Airstream \u00a0etc. industry standard tools and several other proprietary tools \n \nItanium (Poulson) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on Poulson uncore \n\u2022\tManaged a team of designers that delivered complex units including structured datapath and large synthesis blocks \n\u2022\tBuilt a strong team that embraced challenges at every level and that executed almost flawlessly, thereby standing as a role-model team for others in the organization \n\u2022\tPlanned and managed the execution of the tasks all the way from initial RTL drop to the tapeout Engineering Manager Intel Corporation January 2009  \u2013 Present (6 years 8 months) Hudson, MA Xeon (Haswell Server) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on uncore for multiple steppings \no\tStarting from RTL, the team is responsible for implementation, timing convergence, formal equivalence, power convergence, layout cleanup, signal integrity/metal reliability analysis & fixes \n\u2022\tBuilt and managed an highly efficient team of physical designers capable of delivering challenging designs using a combination of both structured datapath and synthesis blocks \no\tIncluding a vertical design team that was responsible for the uArch definition, RTL coding, Functional Verification and Physical Implementation of QPI-Agent section \n\u2022\tSuccessfully managed the execution of the ONLY pioneering section in the uncore. This was one of the big efficiency gaining tactics that the project relied on \no\tCoordinated with the DA, Logic/Val and the Methodology teams to make the execution of the pioneering section stay ahead of the bulk of the program by at least 1Q \n\u2022\tTools Used: Synopsys DC-T, DC-Ultra, IC Compiler, Power Compiler, ICC-LR, StarRC, Conformal, Airstream \u00a0etc. industry standard tools and several other proprietary tools \n \nItanium (Poulson) Uncore \n\u2022\tResponsible for the physical implementation of multiple sections on Poulson uncore \n\u2022\tManaged a team of designers that delivered complex units including structured datapath and large synthesis blocks \n\u2022\tBuilt a strong team that embraced challenges at every level and that executed almost flawlessly, thereby standing as a role-model team for others in the organization \n\u2022\tPlanned and managed the execution of the tasks all the way from initial RTL drop to the tapeout Languages English Full professional proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Full professional proficiency Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills ASIC SoC Processors RTL design Microprocessors Static Timing Analysis VLSI Verilog Intel Semiconductors Computer Architecture Timing Closure Circuit Design Physical Design Functional Verification IC SystemVerilog LVS EDA Product Development Project Management DFT DRC Silicon Logic Synthesis Hardware Architecture Logic Design Integrated Circuit... Synopsys tools Low-power Design Microarchitecture PCIe CMOS Formal Verification Primetime Place & Route Electrical Engineering RTL coding TCL Timing SATA ModelSim VHDL Engineering Management Floorplanning Computer Engineering Hardware Semiconductor Industry Digital Circuit Design Microcontrollers See 35+ \u00a0 \u00a0 See less Skills  ASIC SoC Processors RTL design Microprocessors Static Timing Analysis VLSI Verilog Intel Semiconductors Computer Architecture Timing Closure Circuit Design Physical Design Functional Verification IC SystemVerilog LVS EDA Product Development Project Management DFT DRC Silicon Logic Synthesis Hardware Architecture Logic Design Integrated Circuit... Synopsys tools Low-power Design Microarchitecture PCIe CMOS Formal Verification Primetime Place & Route Electrical Engineering RTL coding TCL Timing SATA ModelSim VHDL Engineering Management Floorplanning Computer Engineering Hardware Semiconductor Industry Digital Circuit Design Microcontrollers See 35+ \u00a0 \u00a0 See less ASIC SoC Processors RTL design Microprocessors Static Timing Analysis VLSI Verilog Intel Semiconductors Computer Architecture Timing Closure Circuit Design Physical Design Functional Verification IC SystemVerilog LVS EDA Product Development Project Management DFT DRC Silicon Logic Synthesis Hardware Architecture Logic Design Integrated Circuit... Synopsys tools Low-power Design Microarchitecture PCIe CMOS Formal Verification Primetime Place & Route Electrical Engineering RTL coding TCL Timing SATA ModelSim VHDL Engineering Management Floorplanning Computer Engineering Hardware Semiconductor Industry Digital Circuit Design Microcontrollers See 35+ \u00a0 \u00a0 See less ASIC SoC Processors RTL design Microprocessors Static Timing Analysis VLSI Verilog Intel Semiconductors Computer Architecture Timing Closure Circuit Design Physical Design Functional Verification IC SystemVerilog LVS EDA Product Development Project Management DFT DRC Silicon Logic Synthesis Hardware Architecture Logic Design Integrated Circuit... Synopsys tools Low-power Design Microarchitecture PCIe CMOS Formal Verification Primetime Place & Route Electrical Engineering RTL coding TCL Timing SATA ModelSim VHDL Engineering Management Floorplanning Computer Engineering Hardware Semiconductor Industry Digital Circuit Design Microcontrollers See 35+ \u00a0 \u00a0 See less Education Babson College - Franklin W. Olin Graduate School of Business MBA,  Entrepreneurship , Strategy 2006  \u2013 2008 Arizona State University MSEE,  VLSI Design ,  Solid State Electronics 1995  \u2013 1997 Kakatiya University B. Tech,  Electronics & Instrumentation Engg. 1991  \u2013 1995 Government Junior College, Hanamkonda Intermediate,  Maths ,  Physics ,  Chemistry 1989  \u2013 1991 St. Paul's English Medium School, Hanamkonda, India Secondary School Certificate,  Maths & Sciences 1981  \u2013 1989 Babson College - Franklin W. Olin Graduate School of Business MBA,  Entrepreneurship , Strategy 2006  \u2013 2008 Babson College - Franklin W. Olin Graduate School of Business MBA,  Entrepreneurship , Strategy 2006  \u2013 2008 Babson College - Franklin W. Olin Graduate School of Business MBA,  Entrepreneurship , Strategy 2006  \u2013 2008 Arizona State University MSEE,  VLSI Design ,  Solid State Electronics 1995  \u2013 1997 Arizona State University MSEE,  VLSI Design ,  Solid State Electronics 1995  \u2013 1997 Arizona State University MSEE,  VLSI Design ,  Solid State Electronics 1995  \u2013 1997 Kakatiya University B. Tech,  Electronics & Instrumentation Engg. 1991  \u2013 1995 Kakatiya University B. Tech,  Electronics & Instrumentation Engg. 1991  \u2013 1995 Kakatiya University B. Tech,  Electronics & Instrumentation Engg. 1991  \u2013 1995 Government Junior College, Hanamkonda Intermediate,  Maths ,  Physics ,  Chemistry 1989  \u2013 1991 Government Junior College, Hanamkonda Intermediate,  Maths ,  Physics ,  Chemistry 1989  \u2013 1991 Government Junior College, Hanamkonda Intermediate,  Maths ,  Physics ,  Chemistry 1989  \u2013 1991 St. Paul's English Medium School, Hanamkonda, India Secondary School Certificate,  Maths & Sciences 1981  \u2013 1989 St. Paul's English Medium School, Hanamkonda, India Secondary School Certificate,  Maths & Sciences 1981  \u2013 1989 St. Paul's English Medium School, Hanamkonda, India Secondary School Certificate,  Maths & Sciences 1981  \u2013 1989 ", "Summary Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Summary Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Processor architect and micro-architect, with two decades of industry experience and over fifty patents. Experience Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor November 2006  \u2013 Present (8 years 10 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor June 2014  \u2013  August 2015  (1 year 3 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Principal Processor Architect Marvell Semiconductor March 2011  \u2013  June 2014  (3 years 4 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2008  \u2013  November 2011  (3 years) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor December 2007  \u2013  February 2009  (1 year 3 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor June 2007  \u2013  February 2009  (1 year 9 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Processor Architect Marvell Semiconductor November 2006  \u2013  June 2007  (8 months) Chandler, AZ Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Sr Staff Component Design Engineer Intel December 2005  \u2013  November 2006  (1 year) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Engineer Qualcomm November 2004  \u2013  December 2005  (1 year 2 months) Austin, TX Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel November 2003  \u2013  November 2004  (1 year 1 month) Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Staff Component Design Engineer Intel Corporation March 2001  \u2013  January 2004  (2 years 11 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation June 1999  \u2013  February 2001  (1 year 9 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Senior Component Design Engineer Intel Corporation November 1995  \u2013  June 1999  (3 years 8 months) Chandler, AZ Languages English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency English Native or bilingual proficiency Bengali Native or bilingual proficiency French Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Skills  Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Processors ARM Logic Design RTL design Static Timing Analysis Computer Architecture ASIC Verilog VLSI Digital Signal... Low-power Design Education University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 Brigham Young University Bachelor of Science 1989  \u2013 1992 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 University of Minnesota-Twin Cities Master of Science 1992  \u2013 1994 Brigham Young University Bachelor of Science 1989  \u2013 1992 Brigham Young University Bachelor of Science 1989  \u2013 1992 Brigham Young University Bachelor of Science 1989  \u2013 1992 ", "Languages Tagalog Tagalog Tagalog Skills SoC Debugging RTL design Processors Computer Architecture SystemVerilog VLSI Intel Microprocessors Semiconductors Logic Design EDA PCIe Perl Skills  SoC Debugging RTL design Processors Computer Architecture SystemVerilog VLSI Intel Microprocessors Semiconductors Logic Design EDA PCIe Perl SoC Debugging RTL design Processors Computer Architecture SystemVerilog VLSI Intel Microprocessors Semiconductors Logic Design EDA PCIe Perl SoC Debugging RTL design Processors Computer Architecture SystemVerilog VLSI Intel Microprocessors Semiconductors Logic Design EDA PCIe Perl ", "Summary Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Summary Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Pre-silicon Verification Engineer with more than 20 years of experience working on four generations of flagship microprocessors and recent phone/tablet System on Chip project. In-depth knowledge and experience with full pre-silicon verification process, including verification and validation methodologies, test plan creation, testbench development, directed and constrained-random testing, coverage metrics, script writing, and debug. Highly motivated, quick learner with creative and results-oriented approach to solving complex validation problems. \n \nTechnical Skills: Pre-Silicon Validation, Functional Verification, RTL validation, Debugging, Logic Design, Microarchitecture, SoC, PCIe, Specman/e, SystemVerilog/SVTB, OVM/UVM, BFM, Verilog, VHDL, Verification Testbench, VLSI, Microprocessors, Computer Architecture, Bus Validation, Perl, C/SystemC, Git/BitKeeper, Firmware \n \n Experience Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Silicon Architecture Engineer Intel Corporation November 2012  \u2013  July 2015  (2 years 9 months) Hillsboro, Oregon Owned integration and validation of a complex audio IP for a flagship SoC phone/tablet design. \nWorked with IP design team to integrate IP, embedded FW, and associated OVM-based testbench components, define comprehensive testplan, and create regression suite for SoC model. \nCreated complex SoC-level test flows based on usage models with special emphasis on reset and low-power scenarios. \nExecuted test flows on RTL simulation, emulation, and silicon platforms. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2008  \u2013  November 2012  (4 years 11 months) Hillsboro, Oregon Architected and implemented a Specman-based PCIe GEN3 RTL test bench for the Haswell microprocessor family and later enhanced it to include switchable AFE/OPIO CPU-to-PCH physical interconnect for lower-power products. \nValidated PCIe on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior Component Design Engineer Intel Corporation January 2004  \u2013  January 2008  (4 years 1 month) Hillsboro, Oregon Architected and implemented a Specman-based QuickPath Interconnect (QPI) RTL test bench for the Nehalem microprocessor family. \nWorked closely with SystemC-based BFM development team to develop test bench architecture and championed to rest of company via internal conference paper. \nContributed to QPI micro-architecture definition through early design verification activities. \nValidated QPI on pre-silicon RTL. Developed random-testing infrastructure, drove coverage, debugged failures, and supported post-silicon debug efforts. \n \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior RTL/Logic Design Automation Engineer Intel Corporation January 2000  \u2013  January 2004  (4 years 1 month) Hillsboro, Oregon Tech lead for methodology development, coding, and deployment of a high-performance switch-level, logic verification tool flow. Coded significant portions of the Perl-based flow. \nLead project-level switch-level logic verification execution team for a Pentium 4 family product. \nCreated and taught class on switch-level logic verification methodology to project group. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n Senior Component Design Engineer Intel Corporation January 1997  \u2013  January 2000  (3 years 1 month) Hillsboro, Oregon Architected and implemented a Front-Side Bus (FSB) RTL test bench (in Perl and synthesizable HDL) for the Willamette microprocessor family. Supported many FSB Bus cluster validation efforts (multiprocessor, platform, system validation, DFx, power, emulation, silicon, etc), acting as test bench and FSB protocol expert. \nLead switch-level logic verification effort for FSB Bus Cluster. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n P6 RTL Model Builder Intel Corporation January 1992  \u2013  January 1997  (5 years 1 month) Hillsboro, Oregon Owner of Pentium Pro microprocessor (P6) RTL model builds. Developed model build methodology and built full-chip models through tape-out. Co-authored DTTC paper on RTL build and configuration management technology. Presented methodology to other design groups to propagate the methodology throughout Intel. \nOwned P6 Bus cluster micro-architecture RTL validation for B-step. Wrote directed and random tests and drove coverage metrics at cluster and full-chip levels. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Component Design Engineer Intel Corporation July 1986  \u2013  July 1990  (4 years 1 month) Hillsboro, Oregon Designed micro-architecture, coded RTL, designed circuits, validated, and directed layout of significant portions of the communications unit for the iWarp general purpose systolic-array processor. \nDebugged iWarp silicon in lab during 1991 summer internship. \n Languages   Skills Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Skills  Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Functional Verification Debugging Semiconductors Logic Design Microarchitecture RTL Design SoC PCIe Specman SystemVerilog Perl Software Development VLSI Microprocessors Computer Architecture Intel Cache Coherency See 2+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Wisconsin-Madison Master's degree,  Computer Science 1990  \u2013 1992 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 University of Illinois at Urbana-Champaign Bachelor's degree,  Computer Engineering 1982  \u2013 1986 Honors & Awards ", "Experience Senior Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Sr. Design Engineer Renesas Mobile Corporation July 2010  \u2013  June 2011  (1 year) Applications Engineer Magma Design Automation June 2007  \u2013  July 2010  (3 years 2 months) Research Assistant CG CoreEl 2006  \u2013  2007  (1 year) Project Assistant IISc 2005  \u2013  2006  (1 year) Senior Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Senior Component Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Sr. Design Engineer Renesas Mobile Corporation July 2010  \u2013  June 2011  (1 year) Sr. Design Engineer Renesas Mobile Corporation July 2010  \u2013  June 2011  (1 year) Applications Engineer Magma Design Automation June 2007  \u2013  July 2010  (3 years 2 months) Applications Engineer Magma Design Automation June 2007  \u2013  July 2010  (3 years 2 months) Research Assistant CG CoreEl 2006  \u2013  2007  (1 year) Research Assistant CG CoreEl 2006  \u2013  2007  (1 year) Project Assistant IISc 2005  \u2013  2006  (1 year) Project Assistant IISc 2005  \u2013  2006  (1 year) Skills EDA Static Timing Analysis Physical Design Timing Closure ASIC Low-power Design TCL Verilog VLSI SoC RTL design SystemVerilog Formal Verification DRC Primetime Clock Tree Synthesis Integrated Circuit... Physical Verification Logic Synthesis Functional Verification ModelSim DFT Cadence Virtuoso RTL coding CMOS LVS Logic Design Signal Integrity IC Floorplanning Timing See 16+ \u00a0 \u00a0 See less Skills  EDA Static Timing Analysis Physical Design Timing Closure ASIC Low-power Design TCL Verilog VLSI SoC RTL design SystemVerilog Formal Verification DRC Primetime Clock Tree Synthesis Integrated Circuit... Physical Verification Logic Synthesis Functional Verification ModelSim DFT Cadence Virtuoso RTL coding CMOS LVS Logic Design Signal Integrity IC Floorplanning Timing See 16+ \u00a0 \u00a0 See less EDA Static Timing Analysis Physical Design Timing Closure ASIC Low-power Design TCL Verilog VLSI SoC RTL design SystemVerilog Formal Verification DRC Primetime Clock Tree Synthesis Integrated Circuit... Physical Verification Logic Synthesis Functional Verification ModelSim DFT Cadence Virtuoso RTL coding CMOS LVS Logic Design Signal Integrity IC Floorplanning Timing See 16+ \u00a0 \u00a0 See less EDA Static Timing Analysis Physical Design Timing Closure ASIC Low-power Design TCL Verilog VLSI SoC RTL design SystemVerilog Formal Verification DRC Primetime Clock Tree Synthesis Integrated Circuit... Physical Verification Logic Synthesis Functional Verification ModelSim DFT Cadence Virtuoso RTL coding CMOS LVS Logic Design Signal Integrity IC Floorplanning Timing See 16+ \u00a0 \u00a0 See less Education Visvesvaraya Technological University Visvesvaraya Technological University Visvesvaraya Technological University Visvesvaraya Technological University ", "Experience Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR Sr. Component Design Engineer Intel December 1992  \u2013  July 2015  (22 years 8 months) Hillsboro, OR SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. SOC Integration Engineer Intel Corporation 2013  \u2013  2015  (2 years) Hillsboro, OR In change of USB SIP and HIP integration into Lewisberg SOC. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2010  \u2013  2013  (3 years) Hillsboro, OR Senior Component Design Engineer on Centerton SOC working on new CBDMA design adding RAID and DIF. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2007  \u2013  2009  (2 years) Hillsboro, OR Senior Component Design Engineer on Jaketown Processor adding CBDMA functionality. Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Hillsboro, OR Senior Component Design Engineer on Seaburg Chipset Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Component Design Engineer Intel Corporation 2000  \u2013  2005  (5 years) Hillsboro, OR Senior Component Design Engineer on Cayuse Chipset \n\uf0a7\tUnit Lead for Cayuse H-unit (FSB interface) including Micro-Architectural Definition, RTL Design, CLV test development, validation support, structural design support, bug fixes, work-arounds, and ECOs \n\uf0a7\tDefine and implement the generic configuration ring target (cfgtrg) used in all units, configuration master, System Management Bus interface (SM-unit), and PCI-Express hot-plug controller \n\uf0a7\tAnalyze the impacts of centralized vs. distributed configuration and Architect the distribution of registers, orientation of the ring, shadowing of registers in multiple units, shadowed register testing method, and new ring encoding to support PCI-Express enhanced configuration cycles \n\uf0a7\tManage a Post-Silicon Debug (PSD) lab and provide sighting support \n\uf0a7\tKey player in bringing up the CLV environment for Cayuse \n\uf0a7\tAssist the emulation team in debugging of the environment and failures \n\uf0a7\tRepresent Cayuse Architecture in Processor Readiness meetings \n\uf0a7\tReview peers MAS and RTL, project validation plans, and test plans \n\uf0a7\tFront Side Bus (FSB) knowledge source for the Cayuse project, the chipset teams, and even the division Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Engineer Intel Corporation 1996  \u2013  2000  (4 years) Aloha, OR Senior Hardware Engineer on 460GX Chipset  \n\uf0a7\tTechnical lead of a team of 5 engineers \n\uf0a7\tDesigned and validated the target portion of the SAC\u2019s (System Address Controller) SPI Unit (Merced\u2122 processor interface) \n\uf0a7\tCo-team lead for the SPI unit on the SAC \n\uf0a7\tBug Master for SPI FUB, assigned bug priorities, assigned bugs to engineers, and coordinated getting the fixed RTL into the model build \n\uf0a7\tKey contributor to the delivery of a bug free ASIC design prior to the Itanium\u00ae Processor enabling fast delivery of engineering sample systems \n\uf0a7\tExecuted Post-Silicon system debug and developed work-around solutions for the first Itanium\u00ae-based systems \n\uf0a7\tInstrumental in the quick planning and execution of PSD testing on systems without the Data chip to preserve schedule despite silicon slip \n\uf0a7\tDeveloped structural models for pads, found and resolved timing issue \n\uf0a7\tAssumed the Fault grading for SAC using Blast Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Senior Hardware Designer Intel Corporation 1992  \u2013  1996  (4 years) Hillsboro, OR Senior Hardware Designer in Video Business Area \n\uf0a7\tSetup simulation environment for CGA (Capture Gate Array) ASIC \n\uf0a7\tResponsible for \u201cImage test\u201d of CGA, using prototype hardware, LA, and RTL simulation to verify the pre-silicon operation of the ASIC on a real data stream from a Philips part and verify the image output of the CGA \n\uf0a7\tPerform CGA functional evaluation and generate the evaluation report \n\uf0a7\tMentor level and lab validation of the Borg ASIC \n\uf0a7\tDesign and board validation of the Aspen board \n\uf0a7\tDirected the four corners, strife, and reliability testing of the Aspen board \n\uf0a7\tResponsible for the front panel bracket design on the Aspen board \n\uf0a7\tAssisted with EMC testing of the Aspen board at Northwest EMC \n\uf0a7\tSetup a two day VHDL training class for the entire group \n\uf0a7\tDesign and validation of the Bobcat ASIC \n\uf0a7\tEvaluated Kosh and Kosh2 ASICs, wrote evaluation plan, setup lab, worked with Cardbus bridge vendors, assisted in the COMDEX demo of Mobile ProShare\u2122 and Cardbus, interfaced with software team  \n\uf0a7\tProvided guidance to the software team relative to the Kosh ASIC and showed an in-depth understanding of the software driver issues \n Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Hardware Engineer II Data General Corporation 1988  \u2013  December 1992  (4 years) Westborough, MA \uf0a7\tDesigned portion of ALU for multi-million dollar Mainframe (MV/60000) \n\uf0a7\tPlaced and routed ALU (Arithmetic Logic Unit) using ASIC vendor\u2019s tools \n\uf0a7\tDebugged the Platform and trained Manufacturing and Test Engineers Skills RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less Skills  RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less RTL Design Debugging RTL Coding ASIC RTL Verification Microarchitecture Verilog VHDL Static Timing Analysis Logic Synthesis RTL Development SoC Computer Architecture Simulations Validation VLSI Semiconductors Hardware Bring-up Embedded Systems SystemVerilog IC See 6+ \u00a0 \u00a0 See less Education Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Master's degree,  Computer Engineering , Minor Business Administrative Science 1987  \u2013 1988 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 Iowa State University Bachelor's degree,  Computer Engineering 1983  \u2013 1987 ", "Languages English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Marathi Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Full professional proficiency Skills VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less Skills  VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less VLSI Low-power Design Microprocessors Circuit Design Algorithms Physical Design ASIC SoC Processors EDA DFT Verilog Static Timing Analysis IC Logic Synthesis RTL design See 1+ \u00a0 \u00a0 See less ", "Skills ASIC Skills  ASIC ASIC ASIC ", "Experience Senior Component Design Engineer Intel Corporation Senior Component Design Engineer Intel Corporation Senior Component Design Engineer Intel Corporation Education Syracuse University 1992  \u2013 1996 Syracuse University 1992  \u2013 1996 Syracuse University 1992  \u2013 1996 Syracuse University 1992  \u2013 1996 ", "Summary Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Summary Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Senior Component Design Engineer. Leads SRAM design team in defining the TR and design specifications for SRAM designs that Intel teams use in CPU and SOC projects. Works with the SRAM team on creating circuit solutions for SRAMs on leading process technologies. Formal verification owner of all memory SRAM blocks on several CPU projects. Owned SRAM/standard datapath block designs for several Intel CPU projects (Westmere-6 cores, Haswell, and Broadwell) on cutting edge process technologies. Previously was involved in the design automation (parasitics, Static Timing Analysis, regression system, Amps power flow) for several projects (Cedarmill, Nehallem, Westmere). \n \n Experience Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2014  \u2013 Present (1 year) Hillsboro OR \u2022\tLeads the team in defining the TR definition  \n\u2022\tWorks with management on defining the scope of the speciation\u2019s for the SRAM designs.  \n\u2022\tWorks with the team on generating SRAM designs for our Intel Teams. \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Senior Component Design Engineer Intel Corporation 2013  \u2013  2014  (1 year) Hillsboro OR \u2022\tOwned Spec definition and TR for SRAM designs on several SOC projects  \n\u2022\tCreated TR tool to estimate area cost for SRAM blocks based on design features.  \n\u2022\tOwned RTL for SRAM designs, including RTL simulations and verification. \n\u2022\tCreated UPF (Unified Power File) for SRAM designs.  \n\u2022\tManaged RTL code (generation and simulation) through Perl Scripts \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2009  \u2013  2013  (4 years) Hillsboro, OR \u2022\tFormal Verification owner of all SRAM designs in several CPU projects (such as Haswell, Broadwell and Crystalwell).  \n\u2022\tWorked with the SRAM designers on converging their design against RTL  \n\u2022\tWorked with the DA team on resolving issues with the Formal Verification tool. \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2011  \u2013  2012  (1 year) Hillsboro, OR \u2022\tSRAM Designer for Haswell/Broadwell. Converging timing through standard STA and timing races through dynamic simualtions. \n\u2022\tSRAM designer for Crystalwell and converged design on very tight schedule by utilizing excessive reuse. \n\u2022\tWorked on UNIT level planning (floorplan, placement and SRAM spec definition, track allocation).  \n\u2022\tWorked with UNIT owner on timing convergence across multiple units \n Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. Component Design Engineer Intel Corporation 2008  \u2013  2009  (1 year) Hillsboro, OR \u2022\tStandard Datapath logic designer for WSM - 6 cores with responsibilities to converge the performance, power, noise, and ERC. CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n CAD Engineer Intel January 2004  \u2013  2008  (4 years) Hillsboro, OR v\u2022\tLarge number of Projects supported (mainly CDM, NHM, and WSM) \n\u2022\tAmps power flow for custom blocks created perl scripts that integrate Synopsys Amps power flow to Intel custom EBB methodology for CDM. \n\u2022\tFirst line support for Pathmil based flow for custom EBBs CDM. \n\u2022\tHeuristics tool for CDM post Si data mining \n\u2022\tRegressions system that tests the EBB tools contours and provide reports with summaries for CDM, NHM and WSM. Wrote numerous scripts to parse output files and compare results. \n\u2022\tIn house STA first line support in NHM and WSM \n\u2022\tParasistics handling owner for NHM and WSM projects. \n Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Research and Teaching Assistant University of Louisiana at Lafayette 2000  \u2013  2003  (3 years) Lafayette, Louisiana Area Center for Advanced Computer Studies \n \n- Teaching assistant for undergraduate school for classes in circuit design, electronic design and digital logic design. \n- Teaching assistant for graduate school in VLSI and advanced VLSI classes \n- Supervised graduate students on various projects ranging from architecture level down to circuit level. Some of the work resulted in technical journals/conference papers. Languages English Arabic English Arabic English Arabic Skills VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less Skills  VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less VLSI Computer Architecture Logic Design Circuit Design RTL Verification Perl TCL SRAM Back-end Verilog RTL Coding ASIC Simulations SoC Debugging RTL Design Static Timing Analysis Processors Semiconductors IC Intel Microprocessors CMOS C Integrated Circuit... See 10+ \u00a0 \u00a0 See less Education University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) University of Louisiana at Lafayette PhD,  Computer Engineering , 4.00 2000  \u2013 2003 VLSI research on Video processing (specifically low power DCT architectures) and circuit designs (adder cells, latches, dynamic circuits) Activities and Societies:\u00a0 GSO (Graduate Student Organization) "]}