
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {U:/My Documents/Lab6/pa.fromHdl.tcl}
# create_project -name Lab6 -dir "U:/My Documents/Lab6/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MusicSynthesizer.ucf" [current_fileset -constrset]
Adding file 'U:/My Documents/Lab6/MusicSynthesizer.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sound_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {song_library.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Pulse_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Keyboard.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Duration_FSM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MusicSynthesizer.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top MusicSynthesizer $srcset
# add_files [list {MusicSynthesizer.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "U:/My Documents/Lab6/sound_generator.v" into library work
Analyzing Verilog file "U:/My Documents/Lab6/song_library.v" into library work
Analyzing Verilog file "U:/My Documents/Lab6/Pulse_generator.v" into library work
Analyzing Verilog file "U:/My Documents/Lab6/Keyboard.v" into library work
Analyzing Verilog file "U:/My Documents/Lab6/Duration_FSM.v" into library work
Analyzing Verilog file "U:/My Documents/Lab6/MusicSynthesizer.vf" into library work
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [U:/My Documents/Lab6/MusicSynthesizer.ucf]
Finished Parsing UCF File [U:/My Documents/Lab6/MusicSynthesizer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 6da45d3f
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 597.934 ; gain = 169.059
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {keys[2]} {keys[1]} {keys[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list clr]]
set_property iostandard LVCMOS33 [get_ports [list sound]]
set_property iostandard LVCMOS33 [get_ports [list toggle_mode]]
startgroup
set_property package_pin C4 [get_ports {keys[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {keys[1]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {keys[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports toggle_mode]
endgroup
set_property package_pin "" [get_ports [list  sound]]
startgroup
set_property package_pin C9 [get_ports clr]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin G11 [get_ports sound]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Apr 24 18:05:53 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
