vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:50:05 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Fatal: (vsim-3365) Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# FATAL ERROR while loading design
# Error loading design
# End time: 18:50:05 on Aug 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:50:46 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Fatal: (vsim-3365) Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# FATAL ERROR while loading design
# Error loading design
# End time: 18:50:46 on Aug 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:51:36 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Fatal: (vsim-3365) Too many port connections. Expected 3, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# FATAL ERROR while loading design
# Error loading design
# End time: 18:51:37 on Aug 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of cpu_add.v was successful.
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:53:47 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'WriteReg'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Write_data'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_datasrc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxA_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 93
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'MuxB_'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend_shift_left'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3722) C:/Users/ladvo/infrahard/cpu_add.v(101): [TFMPC] - Missing connection for port 'Scr_B'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_pcsource.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxPC_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 108
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'Address' does not match the width (1) of its Verilog connection (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MEM_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 127
# FATAL ERROR while loading design
# Error loading design
# End time: 18:53:48 on Aug 05,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 10
# Compile of mux_ulaB.v was successful.
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:56:25 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'WriteReg'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Write_data'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_datasrc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxA_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 93
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'MuxB_'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend_shift_left'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3722) C:/Users/ladvo/infrahard/cpu_add.v(101): [TFMPC] - Missing connection for port 'Scr_B'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_pcsource.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxPC_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 108
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'Address' does not match the width (1) of its Verilog connection (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MEM_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 127
# FATAL ERROR while loading design
# Error loading design
# End time: 18:56:26 on Aug 05,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 10
# Compile of cpu_add.v was successful.
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:56:48 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'WriteReg'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Write_data'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_datasrc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxA_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend_shift_left'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_pcsource.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxPC_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 109
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'Address' does not match the width (1) of its Verilog connection (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MEM_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 128
# FATAL ERROR while loading design
# Error loading design
# End time: 18:56:48 on Aug 05,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 8
# Compile of mux_ulaB.v was successful.
# Compile of cpu_add.v was successful.
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:57:46 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Write_data'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_datasrc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaA.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxA_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend_shift_left'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'MDR'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_pcsource.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxPC_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 109
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'Address' does not match the width (1) of its Verilog connection (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MEM_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 128
# FATAL ERROR while loading design
# Error loading design
# End time: 18:57:46 on Aug 05,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# Compile of cpu_add.v was successful.
vsim -gui work.cpu_add
# vsim -gui work.cpu_add 
# Start time: 18:59:37 on Aug 05,2023
# Loading work.cpu_add
# Loading work.mux_iord
# Loading work.mux_regdst
# Loading work.mux_datasrc
# Loading work.mux_ulaA
# Loading work.mux_ulaB
# Loading work.mux_pcsource
# Loading work.ctrl_unit
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registrador(behavioral_arch)
# Loading ieee.numeric_std(body)
# Loading lpm.lpm_components
# Loading work.ram_constants
# Loading work.memoria(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_device_families(body)
# Loading lpm.lpm_ram_dq(lpm_syn)
# Loading work.instr_reg(behavioral_arch)
# Loading work.banco_reg(behavioral_arch)
# Loading work.ula32(behavioral)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (16) for port 'instruction_15_11'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_regdst.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxRegDst_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Write_data'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_datasrc.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxDataSrc_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'sign_extend_shift_left'. The port definition is at: C:/Users/ladvo/infrahard/parts_made/mux_ulaB.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MuxB_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 101
# ** Fatal: (vsim-3363) The array length (32) of VHDL port 'Address' does not match the width (1) of its Verilog connection (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_add/MEM_ File: C:/Users/ladvo/infrahard/cpu_add.v Line: 128
# FATAL ERROR while loading design
# Error loading design
# End time: 18:59:38 on Aug 05,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
