<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Xst" num="0" delta="new" >Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1113: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1117: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3499: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3516: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 615: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 616: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 619: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 620: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 624: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 625: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 629: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 630: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 631: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 665: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 751: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 798: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 811: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 820: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 889: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3803: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3804: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3805: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3806: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3807: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3811: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3812: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3877: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3956: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4013: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4016: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4021: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4060: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4071: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4412: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 4414: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3939: Assignment to <arg fmt="%s" index="1">blanking_cnt_start</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5652: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1294: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3970: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3970: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3987: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3987: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 122: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 125: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 138: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 138: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 140: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 140: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5992: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 6095: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\buff.vhd" Line 86: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\calc.vhd" Line 123: Net &lt;<arg fmt="%s" index="1">gen_virtex.ac_in[29]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\calc.vhd" Line 126: Net &lt;<arg fmt="%s" index="1">gen_virtex.bc_in[17]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\calc.vhd" Line 141: Net &lt;<arg fmt="%s" index="1">gen_virtex.pre_addsub_src</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\rounder.vhd" Line 125: Net &lt;<arg fmt="%s" index="1">carryin</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 7114: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 7982: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8010: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8016: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8022: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8022: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8036: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8040: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 8040: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 745: Net &lt;<arg fmt="%s" index="1">sclr_end</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3823: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.address[1][12]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3834: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_data[1][0]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3835: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_data_sym[1][0]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3836: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_src[2]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 3837: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.sym_cntrl_src[2]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5729: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_addr[2][0][4]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5741: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_datain[3][0][17]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5745: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_we[2][0]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_0\tmp\_cg\_dbg\fir_compiler_v6_3\polyphase_interpolation.vhd" Line 5823: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].p_casc[0]_casc[52]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6496</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_first_phase_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6517</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_phase_max_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6538</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_phase_2lst_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6559</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_first_chan_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6601</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_accumulate_last</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6953</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.g_latch_op_norm.i_opbuff_phase_max</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">6974</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.g_latch_op_norm.i_num_ops_for_ip_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">polyphase_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%d" index="2">472</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">calc_2</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">m_axis_data_tuser</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">s_axis_config_tready</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">s_axis_reload_tready</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">m_axis_data_tlast</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_chanid_incorrect</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_config_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_config_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_reload_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/duc_srrc.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_reload_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tuser&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tdata&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tdata&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">aclken</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tvalid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tvalid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">m_axis_data_tready</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">add</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">rd_avail</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">rd_valid</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">full</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">empty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">aempty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">not_full</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">987</arg>: Output port &lt;<arg fmt="%s" index="3">not_aempty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5191</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_data_in</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5228</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_data_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5290</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_coef_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5310</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_data_sym_addr.i_cntrl_data_sym_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5391</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_src</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5419</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_sym_cntrl_src</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5467</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5489</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_sclr.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_sclr.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_sclr.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_sclr.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.mem_we.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.mem_we.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5567</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.g_others.i_delay_cntrl_data</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5592</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.g_others.i_delay_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5630</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.addsup.g_addsup.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5609</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.addsub.g_addsub.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">5878</arg>: Output port &lt;<arg fmt="%s" index="3">DOUTB</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6008</arg>: Output port &lt;<arg fmt="%s" index="3">CNTRL_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6022</arg>: Output port &lt;<arg fmt="%s" index="3">ADDR_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6403</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6443</arg>: Output port &lt;<arg fmt="%s" index="3">POUT_casc</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6443</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_rounder.i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6008</arg>: Output port &lt;<arg fmt="%s" index="3">CNTRL_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_and_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6022</arg>: Output port &lt;<arg fmt="%s" index="3">ADDR_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_data_sym</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6403</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6443</arg>: Output port &lt;<arg fmt="%s" index="3">POUT_casc</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6443</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_rounder.i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6471</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_load</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6496</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_first_phase_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6496</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_first_phase_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6517</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_phase_max_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6538</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_phase_2lst_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6538</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_phase_2lst_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6559</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_first_chan_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6559</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_first_chan_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6580</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_accumulate</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6601</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_accumulate_last</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6601</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_accumulate_last</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6953</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_latch_op_norm.i_opbuff_phase_max</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6953</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_latch_op_norm.i_opbuff_phase_max</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6974</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_latch_op_norm.i_num_ops_for_ip_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/polyphase_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">6974</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_latch_op_norm.i_num_ops_for_ip_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">m_axis_data_tuser</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.address&lt;1&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_data&lt;1&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_data_sym&lt;1&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_data_sym&lt;0&gt;&lt;9:10&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_src&lt;2:3&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl_src&lt;8&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.sym_cntrl_src&lt;2:3&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.sym_cntrl_src&lt;8&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_addr&lt;2&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_addr&lt;1&gt;&lt;0&gt;&lt;4&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_addr&lt;0&gt;&lt;0&gt;&lt;4&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;3&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;2&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;1&gt;&lt;0&gt;&lt;17:16&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;0&gt;&lt;0&gt;&lt;17:16&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_we&lt;2&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].p_casc[0]_casc</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_addr&lt;1&gt;&lt;0&gt;&lt;4&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_addr&lt;0&gt;&lt;0&gt;&lt;4&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_datain&lt;1&gt;&lt;0&gt;&lt;17:16&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_datain&lt;0&gt;&lt;0&gt;&lt;17:16&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[1].p_casc[0]_casc</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">s_axis_config_tready</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">1</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">s_axis_reload_tready</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">1</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_config_tlast_missing</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_config_tlast_unexpected</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_reload_tlast_missing</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_reload_tlast_unexpected</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">sclr_end</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">polyphase_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/axi_utils_v1_1/glb_ifx_slave.vhd</arg>&quot; line <arg fmt="%s" index="2">141</arg>: Output port &lt;<arg fmt="%s" index="3">afull</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">fifo0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3019" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">512</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">fifo_1</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">ADDRA&lt;4:4&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINA&lt;17:16&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">ADDRB&lt;4:4&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINB&lt;17:16&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3019" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">256</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">gen_srl16.gen_mem.mem</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="info" file="Xst" num="3019" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">256</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">gen_srl16.gen_mem.mem</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">ADDRB&lt;4:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINB&lt;17:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WEB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_A</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DATA_IN&lt;17:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">rom</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">sp_mem_2</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">RE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/buff.vhd</arg>&quot; line <arg fmt="%s" index="2">103</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_buff.i_buff</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_fab&lt;47:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_casc&lt;52:48&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">167</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cntrl_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">186</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">207</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_datain_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">221</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_data_symin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">235</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_coefin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">AC</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET_B</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">POUT_casc&lt;52:48&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADDSUB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CED</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">193</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_b_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">337</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_a_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.ac_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.bc_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_fab&lt;47:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_casc&lt;52:48&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/rounder.vhd</arg>&quot; line <arg fmt="%s" index="2">160</arg>: Output port &lt;<arg fmt="%s" index="3">AC</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/rounder.vhd</arg>&quot; line <arg fmt="%s" index="2">160</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET_B</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_rounder</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">POUT_casc&lt;52:48&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">carryin</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">rounder</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADDSUB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADD_BYPASS</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CED</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">193</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_b_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">337</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_a_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">AC</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.ac_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.bc_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.pre_addsub_src</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_fab&lt;47:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_casc&lt;52:48&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">167</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cntrl_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">186</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">207</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_datain_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">221</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_data_symin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">235</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_coefin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">AC</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET_B</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">POUT_casc&lt;52:48&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADDSUB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CED</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">193</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_b_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">337</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_a_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_0/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.ac_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.bc_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="1767" delta="new" >HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
</msg>

<msg type="info" file="Xst" num="3216" delta="new" >HDL ADVISOR - LUT implementation is currently selected for the RAM &lt;<arg fmt="%s" index="1">Mram_rom</arg>&gt;. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_tlast_missing</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_tlast_unexpected</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_chanid_incorrect</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_m_data_chan_no_fifo.m_axis_data_tlast_int</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_10</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_9</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_10</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_9</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">polyphase_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">not_aempty_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">glb_srl_fifo</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">base_en</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;base_en_cntrl&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;accum_opcode_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.mem_we.g_others.i_delay_cntrl_data_sym/gen_reg.d_reg_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.mem_we.g_others.i_delay_cntrl_data/gen_reg.d_reg_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.g_others.i_delay_cntrl_data_sym/gen_reg.d_reg_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.g_others.i_delay_cntrl_data/gen_reg.d_reg_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.sym_first_flush</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.last_flush</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">flush_sym_datax2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;2&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;2&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;3&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">polyphase_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data/gen_dly.delay_bus&lt;3&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_out_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sp_mem_2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_out_17&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;2&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;3&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.mem_we.g_others.i_delay_cntrl_data_sym/gen_reg.d_reg_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_re.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_we.g_others.i_delay_cntrl_data_sym/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.addsub.g_addsub.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.addsub.g_addsub.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_sym_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_data_0_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_sym_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_data_0_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/addsub_gen</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/we_flush</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/flush_sym_data</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.sym_first_cntrl</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.last_cntrl</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">rd_avail_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">not_full_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">afull_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">full_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">rd_valid_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_sclr_pipe.sclr_count_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.sclr_cntrl_algn_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">duc_srrc</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/we_gen_cntrl</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/we_gen&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_max_cntrl</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_max&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/phase_cnt_0_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/phase_max&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/accum_opcode_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/accum_opcode_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/phase_cnt_0_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_srrc</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/first_phase&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2169" delta="new" >HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
</msg>

</messages>

