module Or_Simulate;
wire ou;
reg in1,in2;
or_gate or_gate_1(ou,in1,in2);
initial
begin
in1 = 0;in2=0;
#120 in1 = 0;in2=1;
#120 in1 = 1;in2=0;
#120 in1 = 1;in2=1;
#120 in1 = 0;in2=0;
end
endmodule 