#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 12 17:58:31 2015
# Process ID: 3216
# Log file: C:/Xilinx/Lab2_2/planAhead_run_1/planAhead.log
# Journal file: C:/Xilinx/Lab2_2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Xilinx/Lab2_2/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {display[14]}]]
startgroup
set_property package_pin P6 [get_ports {display[0]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {display[1]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {display[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {display[3]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {display[4]}]
endgroup
startgroup
set_property package_pin R3 [get_ports {display[5]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {display[6]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {display[7]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {display[8]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {display[9]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {display[10]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {display[11]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {display[12]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {display[13]}]
endgroup
startgroup
set_property package_pin U5 [get_ports {display[14]}]
endgroup
startgroup
set_property package_pin T1 [get_ports {bcd[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {bcd[1]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {bcd[2]}]
endgroup
save_constraints
