<profile>

<section name = "Vitis HLS Report for 'fft_streaming'" level="0">
<item name = "Date">Fri Jun 30 11:19:46 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">fft_baseline</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7280, 7280, 72.800 us, 72.800 us, 2051, 2051, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="bit_reverse_U0">bit_reverse, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="fft_stage_U0">fft_stage, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_1_U0">fft_stage_1, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_2_U0">fft_stage_2, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_3_U0">fft_stage_3, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_4_U0">fft_stage_4, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_5_U0">fft_stage_5, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_6_U0">fft_stage_6, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_7_U0">fft_stage_7, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_8_U0">fft_stage_8, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
<column name="fft_stage_9_U0">fft_stage_9, 522, 522, 5.220 us, 5.220 us, 522, 522, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">18, 234, 22106, 19414, -</column>
<column name="Memory">80, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 20, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">7, 7, 2, 4, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">2, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="bit_reverse_U0">bit_reverse, 0, 0, 103, 171, 0</column>
<column name="fft_stage_U0">fft_stage, 0, 18, 2081, 1768, 0</column>
<column name="fft_stage_1_U0">fft_stage_1, 2, 24, 2223, 1957, 0</column>
<column name="fft_stage_2_U0">fft_stage_2, 2, 24, 2223, 1957, 0</column>
<column name="fft_stage_3_U0">fft_stage_3, 2, 24, 2223, 1958, 0</column>
<column name="fft_stage_4_U0">fft_stage_4, 2, 24, 2223, 1956, 0</column>
<column name="fft_stage_5_U0">fft_stage_5, 2, 24, 2223, 1956, 0</column>
<column name="fft_stage_6_U0">fft_stage_6, 2, 24, 2223, 1956, 0</column>
<column name="fft_stage_7_U0">fft_stage_7, 2, 24, 2223, 1955, 0</column>
<column name="fft_stage_8_U0">fft_stage_8, 2, 24, 2223, 1953, 0</column>
<column name="fft_stage_9_U0">fft_stage_9, 2, 24, 2138, 1827, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Stage_R_1_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_2_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_3_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_4_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_5_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_6_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_7_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_8_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_9_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_1_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_2_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_3_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_4_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_5_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_6_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_7_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_8_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_9_U">Stage_R_1_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_R_U">Stage_R_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="Stage_I_U">Stage_R_RAM_AUTO_1R1W, 4, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_Stage_I">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_I_9">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_Stage_R_9">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="bit_reverse_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_1_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_1_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_2_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_2_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_3_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_4_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_4_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_5_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_5_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_6_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_6_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_7_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_7_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_8_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_8_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_9_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="fft_stage_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_I_9">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_Stage_R_9">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_Stage_I">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_I_9">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_Stage_R_9">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_Stage_I">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_I_9">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_Stage_R_9">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_streaming, return value</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_d0">out, 32, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="X_R_we0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_address1">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce1">out, 1, ap_memory, X_R, array</column>
<column name="X_R_d1">out, 32, ap_memory, X_R, array</column>
<column name="X_R_q1">in, 32, ap_memory, X_R, array</column>
<column name="X_R_we1">out, 1, ap_memory, X_R, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_d0">out, 32, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
<column name="X_I_we0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_address1">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce1">out, 1, ap_memory, X_I, array</column>
<column name="X_I_d1">out, 32, ap_memory, X_I, array</column>
<column name="X_I_q1">in, 32, ap_memory, X_I, array</column>
<column name="X_I_we1">out, 1, ap_memory, X_I, array</column>
<column name="OUT_R_address0">out, 10, ap_memory, OUT_R, array</column>
<column name="OUT_R_ce0">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_d0">out, 32, ap_memory, OUT_R, array</column>
<column name="OUT_R_q0">in, 32, ap_memory, OUT_R, array</column>
<column name="OUT_R_we0">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_address1">out, 10, ap_memory, OUT_R, array</column>
<column name="OUT_R_ce1">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_d1">out, 32, ap_memory, OUT_R, array</column>
<column name="OUT_R_q1">in, 32, ap_memory, OUT_R, array</column>
<column name="OUT_R_we1">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_I_address0">out, 10, ap_memory, OUT_I, array</column>
<column name="OUT_I_ce0">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_d0">out, 32, ap_memory, OUT_I, array</column>
<column name="OUT_I_q0">in, 32, ap_memory, OUT_I, array</column>
<column name="OUT_I_we0">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_address1">out, 10, ap_memory, OUT_I, array</column>
<column name="OUT_I_ce1">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_d1">out, 32, ap_memory, OUT_I, array</column>
<column name="OUT_I_q1">in, 32, ap_memory, OUT_I, array</column>
<column name="OUT_I_we1">out, 1, ap_memory, OUT_I, array</column>
</table>
</item>
</section>
</profile>
