Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||envelope_layout_log.log;liberoaction://open_report/file/envelope_layout_log.log||(null);(null)
HelpInfo,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||top.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||top.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.||top.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.||top.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||top.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||top.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||top.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||top.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||top.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||top.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||top.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||top.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||top.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||top.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||top.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||top.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'.||top.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/71||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/107||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/109||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/111||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/113||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/115||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/117||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/119||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/121||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/123||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/125||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/127||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/129||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/131||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/133||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/135||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/137||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/139||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/141||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/143||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/145||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/147||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/149||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/151||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/153||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/155||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/157||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/159||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/161||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/163||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/165||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/167||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/169||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/171||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/173||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/175||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/177||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/179||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/181||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/183||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/185||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/187||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/189||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/191||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/193||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/195||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/197||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/199||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/201||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/203||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/205||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/207||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/209||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/211||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/213||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/215||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/217||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/219||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/221||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/223||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/225||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/227||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/229||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/231||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/233||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/235||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/237||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/239||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/241||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/243||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/245||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/247||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/270||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/288||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/290||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/292||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/294||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/296||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/298||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/300||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/302||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/304||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/306||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/308||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/310||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/312||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/314||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/316||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/318||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/320||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/322||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/324||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/326||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/328||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/330||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/332||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/334||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/336||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/338||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/340||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/342||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/344||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/346||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/348||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/350||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/352||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/354||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/356||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/358||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/360||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/362||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/364||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/366||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/368||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/370||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/372||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/374||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/376||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/378||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/380||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/382||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/384||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/386||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/388||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/390||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/392||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/394||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/396||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/398||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/400||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/402||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/404||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/406||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/408||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/410||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/412||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/414||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/416||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/418||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/420||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/422||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/424||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/426||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/428||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/451||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>/component/MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB||top.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/467||CORECORDIC.v(66);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/66
Implementation;Synthesis||CG360||@W:Removing wire x2u_w, as there is no assignment to it.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/513||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire y2u_w, as there is no assignment to it.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/514||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire a2u_w, as there is no assignment to it.||top.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/515||cordic_kit.v(621);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||top.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/516||cordic_kit.v(622);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/622
Implementation;Synthesis||CG360||@W:Removing wire u_sB, as there is no assignment to it.||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/533||cordic_kit.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/797
Implementation;Synthesis||CL318||@W:*Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/871||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||CG360||@W:Removing wire x_w, as there is no assignment to it.||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/879||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire y_w, as there is no assignment to it.||top.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/880||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire a_w, as there is no assignment to it.||top.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/881||cordic_kit.v(722);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/722
Implementation;Synthesis||CG360||@W:Removing wire coarse_flag_w, as there is no assignment to it.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/882||cordic_kit.v(725);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/725
Implementation;Synthesis||CG781||@W:Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/903||cordic_par.v(189);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/189
Implementation;Synthesis||CG781||@W:Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/904||cordic_par.v(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/194
Implementation;Synthesis||CG360||@W:Removing wire iter_count, as there is no assignment to it.||top.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/905||cordic_par.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/128
Implementation;Synthesis||CG360||@W:Removing wire romAngle, as there is no assignment to it.||top.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/906||cordic_par.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/129
Implementation;Synthesis||CG360||@W:Removing wire ld_data2calc, as there is no assignment to it.||top.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/907||cordic_par.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/132
Implementation;Synthesis||CG794||@N: Using module fir_hilbert from library work||top.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/919||envelope.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/work/envelope/envelope.v'/linenumber/101
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/930||readrf_vals.v(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/17
Implementation;Synthesis||CL189||@N: Register bit val1[15] is always 0.||top.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/933||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[14] is always 0.||top.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/934||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[13] is always 0.||top.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/935||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[12] is always 0.||top.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/936||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[11] is always 0.||top.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/937||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[10] is always 0.||top.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/938||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[9] is always 0.||top.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/939||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val1[8] is always 0.||top.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/940||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[15] is always 0.||top.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/941||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[14] is always 0.||top.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/942||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[13] is always 0.||top.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/943||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[12] is always 0.||top.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/944||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[11] is always 0.||top.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/945||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[10] is always 0.||top.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/946||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[9] is always 0.||top.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/947||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val2[8] is always 0.||top.srr(948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/948||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[15] is always 0.||top.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/949||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[14] is always 0.||top.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/950||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[13] is always 0.||top.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/951||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[12] is always 0.||top.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/952||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[11] is always 0.||top.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/953||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[10] is always 0.||top.srr(954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/954||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[9] is always 0.||top.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/955||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val3[8] is always 0.||top.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/956||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[15] is always 0.||top.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/957||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[14] is always 0.||top.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/958||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[13] is always 0.||top.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/959||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[12] is always 0.||top.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/960||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[11] is always 0.||top.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/961||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[10] is always 0.||top.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/962||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[9] is always 0.||top.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/963||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL189||@N: Register bit val4[8] is always 0.||top.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/964||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of val1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/965||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of val2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/966||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of val3[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/967||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of val4[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/968||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/977||coord_rom.v(14);liberoaction://cross_probe/hdl/file/'<project>/hdl/coord_rom.v'/linenumber/14
Implementation;Synthesis||CL265||@W:Removing unused bit 16 of r[17:0]. Either assign all bits or reduce the width of the signal.||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/995||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.||top.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/999||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||CL134||@N: Found RAM buffer, depth=256, width=16||top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1008||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[15][15:0]; possible missing assignment in an if or case statement.||top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1011||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[14][15:0]; possible missing assignment in an if or case statement.||top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1012||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[13][15:0]; possible missing assignment in an if or case statement.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1013||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[12][15:0]; possible missing assignment in an if or case statement.||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1014||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[11][15:0]; possible missing assignment in an if or case statement.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1015||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[10][15:0]; possible missing assignment in an if or case statement.||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1016||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[9][15:0]; possible missing assignment in an if or case statement.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1017||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[8][15:0]; possible missing assignment in an if or case statement.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1018||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[7][15:0]; possible missing assignment in an if or case statement.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1019||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[6][15:0]; possible missing assignment in an if or case statement.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1020||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[5][15:0]; possible missing assignment in an if or case statement.||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1021||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[4][15:0]; possible missing assignment in an if or case statement.||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1022||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[3][15:0]; possible missing assignment in an if or case statement.||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1023||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[2][15:0]; possible missing assignment in an if or case statement.||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1024||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[1][15:0]; possible missing assignment in an if or case statement.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1025||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal z_ic[0][15:0]; possible missing assignment in an if or case statement.||top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1026||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[15][15:0]; possible missing assignment in an if or case statement.||top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1027||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[14][15:0]; possible missing assignment in an if or case statement.||top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1028||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[13][15:0]; possible missing assignment in an if or case statement.||top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1029||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[12][15:0]; possible missing assignment in an if or case statement.||top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1030||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[11][15:0]; possible missing assignment in an if or case statement.||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1031||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[10][15:0]; possible missing assignment in an if or case statement.||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1032||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[9][15:0]; possible missing assignment in an if or case statement.||top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1033||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[8][15:0]; possible missing assignment in an if or case statement.||top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1034||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[7][15:0]; possible missing assignment in an if or case statement.||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1035||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[6][15:0]; possible missing assignment in an if or case statement.||top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1036||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[5][15:0]; possible missing assignment in an if or case statement.||top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1037||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[4][15:0]; possible missing assignment in an if or case statement.||top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1038||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[3][15:0]; possible missing assignment in an if or case statement.||top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1039||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[2][15:0]; possible missing assignment in an if or case statement.||top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1040||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[1][15:0]; possible missing assignment in an if or case statement.||top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1041||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal x_ic[0][15:0]; possible missing assignment in an if or case statement.||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1042||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||CG133||@W:Object x_f_reg is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1053||top_bf.v(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/13
Implementation;Synthesis||CG133||@W:Object z_f_reg is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1054||top_bf.v(13);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/13
Implementation;Synthesis||CL271||@W:Pruning unused bits 47 to 16 of shift_reg[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1072||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1085||log_frac_calc.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/19
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1086||log_frac_calc.v(38);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/38
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1100||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1108||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||CL177||@W:Sharing sequential element sum_en_reg and merging start_sum_reg. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1119||top_bf.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/39
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1120||top_bf.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/39
Implementation;Synthesis||CL159||@N: Input start_sum is unused.||top.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1131||summ_sa.v(8);liberoaction://cross_probe/hdl/file/'<project>/hdl/summ_sa.v'/linenumber/8
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1138||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||top.srr(1146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1146||delay_con.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/36
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 1 of enable_buff[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1154||delay_con.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1157||coord_rom.v(5);liberoaction://cross_probe/hdl/file/'<project>/hdl/coord_rom.v'/linenumber/5
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1162||start_pulse_generator.v(2);liberoaction://cross_probe/hdl/file/'<project>/hdl/start_pulse_generator.v'/linenumber/2
Implementation;Synthesis||CL159||@N: Input reset is unused.||top.srr(1163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1163||start_pulse_generator.v(3);liberoaction://cross_probe/hdl/file/'<project>/hdl/start_pulse_generator.v'/linenumber/3
Implementation;Synthesis||CL135||@N: Found sequential shift shift_reg with address depth of 9 words and data bit width of 48.||top.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1168||delay.v(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/17
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||top.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1175||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input rst is unused.||top.srr(1176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1176||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(1177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1177||cordic_kit.v(716);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/716
Implementation;Synthesis||CL159||@N: Input coarse_flag is unused.||top.srr(1178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1178||cordic_kit.v(717);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/717
Implementation;Synthesis||CL159||@N: Input validi is unused.||top.srr(1181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1181||cordic_kit.v(373);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/373
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1266||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input rst is unused.||top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1267||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1268||cordic_kit.v(615);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/615
Implementation;Synthesis||CL159||@N: Input DIN_A is unused.||top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1271||CORECORDIC.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v'/linenumber/116
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'.||top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1295||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'.||top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1296||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'.||top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1297||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'.||top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1298||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'.||top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1299||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'.||top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1300||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'.||top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1301||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'.||top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1302||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'.||top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1303||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'.||top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1304||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'.||top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1305||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'.||top.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1306||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'.||top.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1307||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'.||top.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1308||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'.||top.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1309||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'.||top.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1310||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'.||top.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1311||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1313||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.fir_hilbert.rtl.||top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1314||fir_hilbert.vhd(92);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/92
Implementation;Synthesis||CD276||@W:Map for port coef_on_slot of component fir_hilbert_fir_hilbert_0_corefir_pf not found||top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1315||COREFIR.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/68
Implementation;Synthesis||CD730||@W:Component declaration has 30 ports but entity declares 31 ports||top.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1316||fir_hilbert.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/214
Implementation;Synthesis||CD326||@W:Port coef_on_slot of entity corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1317||fir_hilbert.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert.vhd'/linenumber/214
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl.||top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1318||COREFIR.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/20
Implementation;Synthesis||CD638||@W:Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1319||COREFIR.vhd(142);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/142
Implementation;Synthesis||CD638||@W:Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1320||COREFIR.vhd(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/145
Implementation;Synthesis||CD638||@W:Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1321||COREFIR.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/146
Implementation;Synthesis||CD638||@W:Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1322||COREFIR.vhd(147);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/147
Implementation;Synthesis||CD638||@W:Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1323||COREFIR.vhd(148);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/148
Implementation;Synthesis||CD638||@W:Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1324||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1325||COREFIR.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1326||COREFIR.vhd(150);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl.||top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1327||enum_fir_g5.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.||top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1328||enum_fir_adv_g5.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1329||enum_fir_adv_g5.vhd(231);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/231
Implementation;Synthesis||CD638||@W:Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1330||enum_fir_adv_g5.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/232
Implementation;Synthesis||CD638||@W:Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1331||enum_fir_adv_g5.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/235
Implementation;Synthesis||CD638||@W:Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1332||enum_fir_adv_g5.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1333||enum_fir_adv_g5.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/238
Implementation;Synthesis||CD638||@W:Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1334||enum_fir_adv_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/239
Implementation;Synthesis||CD638||@W:Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1335||enum_fir_adv_g5.vhd(244);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/244
Implementation;Synthesis||CD638||@W:Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1336||enum_fir_adv_g5.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1337||enum_fir_adv_g5.vhd(247);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/247
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1338||enum_fir_adv_g5.vhd(471);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/471
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitcounts.rtl.||top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1339||enum_kit.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/297
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1343||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitedge.rtl.||top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1347||enum_kit.vhd(386);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/386
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1351||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1358||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1359||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1360||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CL252||@W:Bit 0 of signal dout is floating -- simulation mismatch possible.||top.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1363||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 1 of signal dout is floating -- simulation mismatch possible.||top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1364||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 2 of signal dout is floating -- simulation mismatch possible.||top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1365||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 3 of signal dout is floating -- simulation mismatch possible.||top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1366||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 4 of signal dout is floating -- simulation mismatch possible.||top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1367||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 5 of signal dout is floating -- simulation mismatch possible.||top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1368||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 6 of signal dout is floating -- simulation mismatch possible.||top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1369||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 7 of signal dout is floating -- simulation mismatch possible.||top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1370||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 8 of signal dout is floating -- simulation mismatch possible.||top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1371||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 9 of signal dout is floating -- simulation mismatch possible.||top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1372||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 10 of signal dout is floating -- simulation mismatch possible.||top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1373||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 11 of signal dout is floating -- simulation mismatch possible.||top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1374||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 12 of signal dout is floating -- simulation mismatch possible.||top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1375||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 13 of signal dout is floating -- simulation mismatch possible.||top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1376||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 14 of signal dout is floating -- simulation mismatch possible.||top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1377||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 15 of signal dout is floating -- simulation mismatch possible.||top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1378||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 16 of signal dout is floating -- simulation mismatch possible.||top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1379||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CL252||@W:Bit 17 of signal dout is floating -- simulation mismatch possible.||top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1380||adv_dly_line.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/47
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1382||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1383||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1384||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1385||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.||top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1392||adv_dly_line.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1393||adv_dly_line.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1394||adv_dly_line.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/79
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1395||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1402||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1403||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1404||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1408||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.||top.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1412||enum_kit.vhd(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/153
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1416||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1417||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||top.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1418||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1419||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_3 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1420||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1421||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1422||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1423||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1424||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1425||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1426||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1427||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1433||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1434||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1440||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1441||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1442||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1443||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1444||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1445||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1446||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1447||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1448||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1449||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1450||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1451||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1452||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1453||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1454||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1455||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1456||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1457||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1458||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1459||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1460||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1461||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1462||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1463||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1464||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1465||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1466||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1467||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1468||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1469||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1470||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1471||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1472||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1473||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1474||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1475||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1477||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1478||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1479||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1480||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1481||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1482||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1483||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1489||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1490||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1491||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1492||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1493||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1494||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1495||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1496||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1497||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1498||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1499||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1500||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1501||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1502||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1503||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1504||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1505||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1506||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1507||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1508||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1509||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1510||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1511||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1512||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1513||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1514||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1515||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1516||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1517||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1518||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1519||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1520||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1521||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1522||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1523||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1524||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1526||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1527||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1528||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1529||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1530||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1531||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1532||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CL245||@W:Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1538||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1539||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1540||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1541||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1542||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1543||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1544||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1545||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1546||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1547||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1548||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1549||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1550||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1551||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1552||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1553||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1554||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1555||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1556||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1557||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1558||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1559||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1560||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1561||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1562||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1563||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1564||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CL245||@W:Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(1565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1565||enum_tap_g5.vhd(181);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/181
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||top.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1569||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||top.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1570||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1576||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1577||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1578||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1579||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1580||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1581||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1582||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1583||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1584||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1585||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1586||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1587||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1588||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1589||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1590||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1591||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1592||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_3 is floating -- simulation mismatch possible.||top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1593||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1594||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1595||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1596||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1597||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1598||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1599||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1600||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1601||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1602||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1603||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 10 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1604||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 11 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1605||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 12 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1606||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 13 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1607||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 14 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1608||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 15 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1609||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 16 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1610||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 17 of signal coef_w_3 is floating -- simulation mismatch possible.||top.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1611||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 0 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1618||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 1 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1619||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 2 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1620||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 3 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1621||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 4 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1622||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 5 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1623||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 6 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1624||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 7 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1625||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 8 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1626||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 9 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1627||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 10 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1628||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 11 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1629||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 12 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1630||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 13 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1631||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 14 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1632||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 15 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1633||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 16 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1634||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CL252||@W:Bit 17 of signal row_datao is floating -- simulation mismatch possible.||top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1635||enum_row_g5.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1637||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1638||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1639||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1640||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1641||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1642||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1643||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1644||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1645||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1646||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1647||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1648||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1649||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1653||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1654||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1655||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1656||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1657||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1658||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1659||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1666||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1667||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1668||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1669||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1670||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1671||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1672||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1679||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1680||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1681||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1682||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1683||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1684||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1685||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.debug_init.rtl.||top.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1692||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CD286||@W:Creating black box for empty architecture debug_INIT ||top.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1693||enum_kit.vhd(434);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/434
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1699||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1700||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1701||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1702||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1703||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1704||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1705||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1706||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 8 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1707||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 9 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1708||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 10 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1709||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 11 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1710||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 12 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1711||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 13 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1712||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 14 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1713||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 15 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1714||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 16 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1715||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 17 of signal data_w_6 is floating -- simulation mismatch possible.||top.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1716||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CL252||@W:Bit 0 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1717||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 1 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1718||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 2 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1719||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 3 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1720||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 4 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1721||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 5 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1722||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 6 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1723||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 7 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1724||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 8 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1725||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CL252||@W:Bit 9 of signal coef_w_6 is floating -- simulation mismatch possible.||top.srr(1726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1726||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_row_g5.rtl.||top.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1736||enum_row_g5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/39
Implementation;Synthesis||CD638||@W:Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1737||enum_row_g5.vhd(166);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.||top.srr(1738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1738||enum_nibble_g5.vhd(37);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/37
Implementation;Synthesis||CD638||@W:Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1739||enum_nibble_g5.vhd(246);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/246
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.||top.srr(1740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1740||enum_undernibble_g5.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/367
Implementation;Synthesis||CD638||@W:Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1741||enum_undernibble_g5.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/481
Implementation;Synthesis||CD638||@W:Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1742||enum_undernibble_g5.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/482
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1743||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1744||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1745||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1746||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1747||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1748||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1749||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1756||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1757||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1758||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1759||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1760||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1761||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1762||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_tap_g5.rtl.||top.srr(1769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1769||enum_tap_g5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1770||enum_tap_g5.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1771||enum_tap_g5.vhd(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/129
Implementation;Synthesis||CD638||@W:Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1772||enum_tap_g5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/132
Implementation;Synthesis||CD638||@W:Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1773||enum_tap_g5.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/134
Implementation;Synthesis||CD638||@W:Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1774||enum_tap_g5.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/135
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.||top.srr(1775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1775||enum_macc_lib_g5.vhd(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/117
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_pad_g5.rtl.||top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1791||enum_pad_g5.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1792||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.||top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1796||enum_kit.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1800||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.||top.srr(1806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1806||enum_pad_g5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/73
Implementation;Synthesis||CD630||@N: Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.||top.srr(1808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1808||enum_kit.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.||top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1820||COREFIR.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/86
Implementation;Synthesis||CL240||@W:Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.||top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1821||COREFIR.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/83
Implementation;Synthesis||CL240||@W:Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.||top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1822||COREFIR.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.||top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1823||COREFIR.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/74
Implementation;Synthesis||CL240||@W:Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.||top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1824||COREFIR.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/71
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 18.||top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1834||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 7 words and data bit width of 4.||top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1837||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1840||enum_pad_g5.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1841||enum_pad_g5.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1844||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1847||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1848||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1849||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1850||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1853||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1856||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1857||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1858||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1859||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1862||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1865);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1865||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1866||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1867||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1868||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||top.srr(1873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1873||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||top.srr(1876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1876||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1881||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1884||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1885||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1886||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1887||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1890||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1893);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1893||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1894);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1894||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1895||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1896||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1899||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1902||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1903||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1904||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1905||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1908||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1909||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1910||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1911||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||top.srr(1916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1916||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||top.srr(1919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1919||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1924||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1927||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1928||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1929||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1930||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1933||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1936||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1937||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1938||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1939||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input nGrst_B2 is unused.||top.srr(1946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1946||enum_macc_lib_g5.vhd(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input coefi_valid is unused.||top.srr(1949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1949||enum_tap_g5.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/54
Implementation;Synthesis||CL159||@N: Input symm_datai is unused.||top.srr(1950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1950||enum_tap_g5.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input coefi is unused.||top.srr(1951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1951||enum_tap_g5.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input coef_sel is unused.||top.srr(1952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1952||enum_tap_g5.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input symm_datai_minus_nibble is unused.||top.srr(1957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1957||enum_nibble_g5.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input symm_data_minus_row is unused.||top.srr(1966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1966||enum_row_g5.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/76
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 10 words and data bit width of 18.||top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1969||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL135||@N: Found sequential shift delayLine with address depth of 13 words and data bit width of 18.||top.srr(1974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1974||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input nGrst is unused.||top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1979||adv_dly_line.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/42
Implementation;Synthesis||CL159||@N: Input rst is unused.||top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1980||adv_dly_line.vhd(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/43
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1981||adv_dly_line.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/44
Implementation;Synthesis||CL159||@N: Input din_valid is unused.||top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1982||adv_dly_line.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input din is unused.||top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1983||adv_dly_line.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input COEF_REF is unused.||top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2000||COREFIR.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RCLK is unused.||top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2001||COREFIR.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input AXI4_S_DATAI_TVALID is unused.||top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2002||COREFIR.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input AXI4_S_TDATAI is unused.||top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2003||COREFIR.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input AXI4_M_DATAO_TREADY is unused.||top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2004||COREFIR.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI_TVALID is unused.||top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2005||COREFIR.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input AXI4_S_COEFI is unused.||top.srr(2006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2006||COREFIR.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI_TVALID is unused.||top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2007||COREFIR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input AXI4_S_CONFIGI is unused.||top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2008||COREFIR.vhd(84);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input AXI4_M_CONFIGO_TREADY is unused.||top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2009||COREFIR.vhd(87);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'/linenumber/87
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||top.srr(2048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2048||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2049||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2050||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2051||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2052||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2053||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2054||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2055||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2056||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2057||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2058||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_96 of instance debug_init_0 ||top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2059||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2060||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2061||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2062||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2063||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2064||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2065||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2066||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_48 of instance debug_init_0 ||top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2067||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_48 of instance debug_init_0 ||top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2068||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2069||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2070||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||Z198||@W:Unbound component debug_INIT_16 of instance debug_init_0 ||top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2071||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||Z198||@W:Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 ||top.srr(2072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2072||enum_macc_lib_g5.vhd(239);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'/linenumber/239
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top.srr(2165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2165||null;null
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_7layer1(rtl)) because it does not drive other instances.||top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2183||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_9layer1(rtl)) because it does not drive other instances.||top.srr(2184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2184||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||top.srr(2185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2185||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_8layer1(rtl)) because it does not drive other instances.||top.srr(2186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2186||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2187||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2188||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_3layer1(rtl)) because it does not drive other instances.||top.srr(2189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2189||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_5layer1(rtl)) because it does not drive other instances.||top.srr(2190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2190||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_4layer1(rtl)) because it does not drive other instances.||top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2191||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_6layer1(rtl)) because it does not drive other instances.||top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2192||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||top.srr(2193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2193||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||top.srr(2194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2194||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2195||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2196||enum_tap_g5.vhd(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'/linenumber/151
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2197||enum_undernibble_g5.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'/linenumber/493
Implementation;Synthesis||BN114||@W:Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2198||enum_nibble_g5.vhd(260);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/260
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. ||top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2200||cordic_kit.v(467);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/467
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. ||top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2201||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. ||top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2202||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(2203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2203||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(2204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2204||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. ||top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2205||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. ||top.srr(2206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2206||enum_kit.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/178
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. ||top.srr(2207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2207||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. ||top.srr(2208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2208||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(2209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2209||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.2.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2210||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. ||top.srr(2211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2211||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. ||top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2212||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance top_bf_0.read_vals.count[15:0] is being ignored due to limitations in architecture. ||top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2213||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.read_vals.val3_1[7:0] because it is equivalent to instance top_bf_0.read_vals.val2_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2214||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[17] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2215||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2216||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.dout[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2217||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.right[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2218||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.q[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2219||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.left[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2220||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.a[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2221||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2222||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.sum_sq[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2223||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dz[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2224||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2225||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.enable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2226||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2227||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.delay_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2228||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance top_bf_0.delay_ctrl.channel_idx[3:0] is being ignored due to limitations in architecture. ||top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2229||delay_con.v(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/69
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.calc_start with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2230||delay_con.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/36
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.ready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2231||delay_con.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/36
Implementation;Synthesis||FX1171||@N: Found instance top_bf_0.delay_ctrl.enable_buff[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2232||delay_con.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/36
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.int_part[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2233||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.msb_index[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2234||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.shift_reg[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2235||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.zp_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2236||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2237||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.data_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2238||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.int_calc_0.sample_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2239||int_calc.v(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/int_calc.v'/linenumber/45
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.log_frac_calc_0.x_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2240||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.log_frac_calc_0.log_frac_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2241||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.log_frac_calc_0.z_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2242||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||FX1171||@N: Found instance top_logc_0.log_frac_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(2243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2243||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[0].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2253||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[10].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2254||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[11].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2255||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[12].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2256||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[13].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2257||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[14].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2258||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[15].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2259||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[1].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2260||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[2].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2261||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2262||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[4].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2263||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[5].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2264||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[6].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2265||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2266||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2267||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[9].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.||top.srr(2268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2268||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][0] is reduced to a combinational gate by constant propagation.||top.srr(2269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2269||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][1] is reduced to a combinational gate by constant propagation.||top.srr(2270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2270||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][2] is reduced to a combinational gate by constant propagation.||top.srr(2271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2271||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][3] is reduced to a combinational gate by constant propagation.||top.srr(2272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2272||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][4] is reduced to a combinational gate by constant propagation.||top.srr(2273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2273||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][5] is reduced to a combinational gate by constant propagation.||top.srr(2274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2274||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][6] is reduced to a combinational gate by constant propagation.||top.srr(2275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2275||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][7] is reduced to a combinational gate by constant propagation.||top.srr(2276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2276||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][8] is reduced to a combinational gate by constant propagation.||top.srr(2277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2277||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][9] is reduced to a combinational gate by constant propagation.||top.srr(2278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2278||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][10] is reduced to a combinational gate by constant propagation.||top.srr(2279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2279||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][11] is reduced to a combinational gate by constant propagation.||top.srr(2280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2280||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][12] is reduced to a combinational gate by constant propagation.||top.srr(2281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2281||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][13] is reduced to a combinational gate by constant propagation.||top.srr(2282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2282||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][14] is reduced to a combinational gate by constant propagation.||top.srr(2283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2283||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[15][15] is reduced to a combinational gate by constant propagation.||top.srr(2284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2284||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][0] is reduced to a combinational gate by constant propagation.||top.srr(2285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2285||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][1] is reduced to a combinational gate by constant propagation.||top.srr(2286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2286||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][2] is reduced to a combinational gate by constant propagation.||top.srr(2287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2287||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][3] is reduced to a combinational gate by constant propagation.||top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2288||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][4] is reduced to a combinational gate by constant propagation.||top.srr(2289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2289||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][5] is reduced to a combinational gate by constant propagation.||top.srr(2290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2290||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][6] is reduced to a combinational gate by constant propagation.||top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2291||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][7] is reduced to a combinational gate by constant propagation.||top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2292||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][8] is reduced to a combinational gate by constant propagation.||top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2293||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][9] is reduced to a combinational gate by constant propagation.||top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2294||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][10] is reduced to a combinational gate by constant propagation.||top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2295||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][11] is reduced to a combinational gate by constant propagation.||top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2296||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][12] is reduced to a combinational gate by constant propagation.||top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2297||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][13] is reduced to a combinational gate by constant propagation.||top.srr(2298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2298||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][14] is reduced to a combinational gate by constant propagation.||top.srr(2299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2299||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[14][15] is reduced to a combinational gate by constant propagation.||top.srr(2300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2300||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][0] is reduced to a combinational gate by constant propagation.||top.srr(2301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2301||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][1] is reduced to a combinational gate by constant propagation.||top.srr(2302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2302||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][2] is reduced to a combinational gate by constant propagation.||top.srr(2303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2303||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][3] is reduced to a combinational gate by constant propagation.||top.srr(2304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2304||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][4] is reduced to a combinational gate by constant propagation.||top.srr(2305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2305||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][5] is reduced to a combinational gate by constant propagation.||top.srr(2306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2306||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][6] is reduced to a combinational gate by constant propagation.||top.srr(2307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2307||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][7] is reduced to a combinational gate by constant propagation.||top.srr(2308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2308||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][8] is reduced to a combinational gate by constant propagation.||top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2309||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][9] is reduced to a combinational gate by constant propagation.||top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2310||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][10] is reduced to a combinational gate by constant propagation.||top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2311||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][11] is reduced to a combinational gate by constant propagation.||top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2312||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][12] is reduced to a combinational gate by constant propagation.||top.srr(2313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2313||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][13] is reduced to a combinational gate by constant propagation.||top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2314||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][14] is reduced to a combinational gate by constant propagation.||top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2315||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[13][15] is reduced to a combinational gate by constant propagation.||top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2316||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][0] is reduced to a combinational gate by constant propagation.||top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2317||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][1] is reduced to a combinational gate by constant propagation.||top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2318||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][2] is reduced to a combinational gate by constant propagation.||top.srr(2319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2319||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][3] is reduced to a combinational gate by constant propagation.||top.srr(2320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2320||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][4] is reduced to a combinational gate by constant propagation.||top.srr(2321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2321||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][5] is reduced to a combinational gate by constant propagation.||top.srr(2322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2322||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][6] is reduced to a combinational gate by constant propagation.||top.srr(2323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2323||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][7] is reduced to a combinational gate by constant propagation.||top.srr(2324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2324||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][8] is reduced to a combinational gate by constant propagation.||top.srr(2325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2325||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][9] is reduced to a combinational gate by constant propagation.||top.srr(2326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2326||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][10] is reduced to a combinational gate by constant propagation.||top.srr(2327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2327||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][11] is reduced to a combinational gate by constant propagation.||top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2328||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][12] is reduced to a combinational gate by constant propagation.||top.srr(2329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2329||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][13] is reduced to a combinational gate by constant propagation.||top.srr(2330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2330||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][14] is reduced to a combinational gate by constant propagation.||top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2331||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[12][15] is reduced to a combinational gate by constant propagation.||top.srr(2332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2332||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][0] is reduced to a combinational gate by constant propagation.||top.srr(2333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2333||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][1] is reduced to a combinational gate by constant propagation.||top.srr(2334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2334||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][2] is reduced to a combinational gate by constant propagation.||top.srr(2335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2335||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][3] is reduced to a combinational gate by constant propagation.||top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2336||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][4] is reduced to a combinational gate by constant propagation.||top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2337||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][5] is reduced to a combinational gate by constant propagation.||top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2338||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][6] is reduced to a combinational gate by constant propagation.||top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2339||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][7] is reduced to a combinational gate by constant propagation.||top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2340||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][8] is reduced to a combinational gate by constant propagation.||top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2341||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][9] is reduced to a combinational gate by constant propagation.||top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2342||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][10] is reduced to a combinational gate by constant propagation.||top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2343||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][11] is reduced to a combinational gate by constant propagation.||top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2344||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][12] is reduced to a combinational gate by constant propagation.||top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2345||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][13] is reduced to a combinational gate by constant propagation.||top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2346||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][14] is reduced to a combinational gate by constant propagation.||top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2347||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[11][15] is reduced to a combinational gate by constant propagation.||top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2348||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[10][0] is reduced to a combinational gate by constant propagation.||top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2349||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[10][1] is reduced to a combinational gate by constant propagation.||top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2350||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[10][2] is reduced to a combinational gate by constant propagation.||top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2351||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MO129||@W:Sequential instance top_bf_0.delay_ctrl.z_ic[10][3] is reduced to a combinational gate by constant propagation.||top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2352||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN362||@N: Removing sequential instance valid (in view: work.summ_sa_16s_16s_18s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2355||summ_sa.v(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/summ_sa.v'/linenumber/29
Implementation;Synthesis||BN115||@N: Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_0_18_0_18(rtl)) because it does not drive other instances.||top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2356||enum_pad_g5.vhd(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'/linenumber/144
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2357||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2358||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2359||enum_row_g5.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/357
Implementation;Synthesis||BN115||@N: Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2360||enum_row_g5.vhd(455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/455
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||top.srr(2361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2361||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.||top.srr(2362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2362||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2363||enum_nibble_g5.vhd(420);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.||top.srr(2364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2364||enum_row_g5.vhd(395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'/linenumber/395
Implementation;Synthesis||BN115||@N: Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2365||enum_fir_adv_g5.vhd(404);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2366||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance symm_bus\.2\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.||top.srr(2367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2367||enum_fir_adv_g5.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'/linenumber/421
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||top.srr(2368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2368||cordic_kit.v(525);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/525
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||top.srr(2369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2369||cordic_kit.v(530);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/530
Implementation;Synthesis||BN115||@N: Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.||top.srr(2370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2370||cordic_kit.v(535);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/535
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2371||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2372||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2373||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2374||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2375||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2376||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2377||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2378||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2379||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2380||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2381||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2382||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2383||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2384||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2385||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||BN115||@N: Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.||top.srr(2386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2386||cordic_par.v(83);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/83
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) has its enable tied to GND.||top.srr(2387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2387||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) because it does not drive other instances.||top.srr(2388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2388||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_1s(verilog)) because it does not drive other instances.||top.srr(2389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2389||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||MO111||@N: Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) has its enable tied to GND.||top.srr(2390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2390||cordic_kit.v(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) because it does not drive other instances.||top.srr(2391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2391||cordic_kit.v(383);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/383
Implementation;Synthesis||BN115||@N: Removing instance post_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2392||cordic_par.v(198);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/198
Implementation;Synthesis||BN115||@N: Removing instance hold_coarse_flag_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2393||cordic_par.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/145
Implementation;Synthesis||BN115||@N: Removing instance roundy_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2394||cordic_par.v(186);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/186
Implementation;Synthesis||BN115||@N: Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2395||cordic_par.v(191);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/191
Implementation;Synthesis||BN115||@N: Removing instance pre_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2396||cordic_par.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/136
Implementation;Synthesis||BN115||@N: Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.||top.srr(2397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2397||cordic_par.v(154);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/154
Implementation;Synthesis||BN362||@N: Removing sequential instance yn[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2398||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2399||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_14s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2400||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_13s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2401||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_12s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2402||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_11s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2403||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_10s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2404||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2405||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2406||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_7s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2407||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2408||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_5s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2409||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2410||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2411||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2412||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2413||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(2414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2414||cordic_kit.v(940);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/940
Implementation;Synthesis||BN362||@N: Removing sequential instance out_valid (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top.srr(2415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2415||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||BN115||@N: Removing instance start_pulse_generator_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(2416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2416||top.v(69);liberoaction://cross_probe/hdl/file/'<project>/component/work/top/top.v'/linenumber/69
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top.srr(2426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2426||null;null
Implementation;Synthesis||FP130||@N: Promoting Net reset_arst on CLKINT  I_2 ||top.srr(2427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2427||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[14] on CLKINT  I_1 ||top.srr(2428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2428||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[13] on CLKINT  I_2 ||top.srr(2429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2429||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[12] on CLKINT  I_3 ||top.srr(2430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2430||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[15] on CLKINT  I_4 ||top.srr(2431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2431||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[10] on CLKINT  I_5 ||top.srr(2432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2432||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[9] on CLKINT  I_6 ||top.srr(2433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2433||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[8] on CLKINT  I_7 ||top.srr(2434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2434||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[11] on CLKINT  I_8 ||top.srr(2435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2435||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[6] on CLKINT  I_9 ||top.srr(2436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2436||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[5] on CLKINT  I_10 ||top.srr(2437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2437||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[4] on CLKINT  I_11 ||top.srr(2438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2438||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[7] on CLKINT  I_12 ||top.srr(2439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2439||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[2] on CLKINT  I_13 ||top.srr(2440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2440||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[1] on CLKINT  I_14 ||top.srr(2441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2441||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[0] on CLKINT  I_15 ||top.srr(2442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2442||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[3] on CLKINT  I_16 ||top.srr(2443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2443||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2444||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2445||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2446||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2447||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2448||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2449||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2450||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2451);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2451||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2452||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2453||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2454||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2455);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2455||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2456);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2456||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2457||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2458);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2458||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1 ||top.srr(2459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2459||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4,dsps=36 on compile point top_bf ||top.srr(2460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2460||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=84,dsps=32 on top level netlist top ||top.srr(2461);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2461||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top|clk which controls 6438 sequential elements including envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.counter_0.Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2619||cordic_kit.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v'/linenumber/128
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[15\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2620||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[14\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2621||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[13\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2622||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[12\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2623||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[11\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2624||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[10\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2625||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[9\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2626||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[8\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2627||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[7\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2628||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[6\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2629||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[5\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2630||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[4\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2631||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[3\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2632||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[2\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2633||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[1\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2634||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[0\][3]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2635||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_0|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2636||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_1|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2637||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_2|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2638||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_3|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2639||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_4|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2640||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_5|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2641||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_6|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2642||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_7|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2643||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_8|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2644||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_9|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2645||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_10|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2646||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_11|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2647||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_12|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2648||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_13|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2649||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_14|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2650||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||MT530||@W:Found inferred clock delay_calc_15|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(2651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2651||delay_calc.v(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/36
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(2653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2653||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.||top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2752||top_bf.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/39
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) ||top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2824||cordic_par.v(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/33
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.top_bf(verilog) ||top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2825||top_bf.v(1);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/1
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_top_verilog_inst (in view: work.top_bf_acp(verilog)) because it does not drive other instances.||top.srr(2830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2830||null;null
Implementation;Synthesis||MF106||@N: Mapping Compile point view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) because ||top.srr(2836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2836||cordic_par.v(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v'/linenumber/33
Implementation;Synthesis||FX147||@W:Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. ||top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2842||null;null
Implementation;Synthesis||FX147||@W:Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. ||top.srr(2850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2850||null;null
Implementation;Synthesis||FX147||@W:Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. ||top.srr(2857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2857||null;null
Implementation;Synthesis||FX147||@W:Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. ||top.srr(2859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2859||null;null
Implementation;Synthesis||FX147||@W:Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. ||top.srr(2860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2860||null;null
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.top(verilog) because ||top.srr(2897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2897||top.v(9);liberoaction://cross_probe/hdl/file/'<project>/component/work/top/top.v'/linenumber/9
Implementation;Synthesis||BZ173||@N: ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.||top.srr(2907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2907||log_frac_calc.v(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/95
Implementation;Synthesis||BZ173||@N: ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.||top.srr(2908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2908||log_frac_calc.v(93);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/93
Implementation;Synthesis||BZ173||@N: ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.||top.srr(2909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2909||log_frac_calc.v(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/95
Implementation;Synthesis||MO106||@N: Found ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 16 bits.||top.srr(2910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2910||log_frac_calc.v(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/95
Implementation;Synthesis||BZ173||@N: ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.||top.srr(2911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2911||log_frac_calc.v(93);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/93
Implementation;Synthesis||MO106||@N: Found ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 15 bits.||top.srr(2912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2912||log_frac_calc.v(93);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/93
Implementation;Synthesis||MF135||@N: RAM envelope_0.delay_line_signext_0.shift_reg_seqshift[47:0] is 8 words by 48 bits.||top.srr(2916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2916||delay.v(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/17
Implementation;Synthesis||MF135||@N: RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.||top.srr(2917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2917||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MF135||@N: RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.||top.srr(2918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2918||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MF135||@N: RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] is 8 words by 18 bits.||top.srr(2919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2919||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM delay_line_signext_0.shift_reg_seqshift[46:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2920||delay.v(17);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay.v'/linenumber/17
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2921||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2922||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||FX107||@W:RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(2923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2923||enum_kit.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_15_3_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] ||top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2924||enum_kit.vhd(314);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/314
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance state_i[0].||top.srr(2933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2933||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog) instance i[4:0] ||top.srr(2939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2939||log_frac_calc.v(73);liberoaction://cross_probe/hdl/file/'<project>/hdl/log_frac_calc.v'/linenumber/73
Implementation;Synthesis||BN132||@W:Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2943||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2944||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2945||enum_kit.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2946||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||BN132||@W:Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(2947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2947||enum_kit.vhd(400);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'/linenumber/400
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.top_bf(verilog) because ||top.srr(2998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2998||top_bf.v(1);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/1
Implementation;Synthesis||BZ173||@N: ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3008||readrf_vals.v(99);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/99
Implementation;Synthesis||BZ173||@N: ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3009||readrf_vals.v(97);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/97
Implementation;Synthesis||BZ173||@N: ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3010||readrf_vals.v(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/96
Implementation;Synthesis||BZ173||@N: ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3011||readrf_vals.v(99);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/99
Implementation;Synthesis||MO106||@N: Found ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.||top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3012||readrf_vals.v(99);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/99
Implementation;Synthesis||BZ173||@N: ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3013||readrf_vals.v(97);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/97
Implementation;Synthesis||MO106||@N: Found ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) with 1 words by 8 bits.||top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3014||readrf_vals.v(97);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/97
Implementation;Synthesis||BZ173||@N: ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.||top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3015||readrf_vals.v(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/96
Implementation;Synthesis||MO106||@N: Found ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.||top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3016||readrf_vals.v(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/96
Implementation;Synthesis||BZ173||@N: ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.||top.srr(3017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3017||coord_rom.v(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/coord_rom.v'/linenumber/51
Implementation;Synthesis||BZ173||@N: ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.||top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3018||coord_rom.v(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/coord_rom.v'/linenumber/51
Implementation;Synthesis||MO106||@N: Found ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) with 4 words by 3 bits.||top.srr(3019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3019||coord_rom.v(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/coord_rom.v'/linenumber/51
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[0][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3020||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[1][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3021||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[2][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3022||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[3][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3023||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[4][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[4][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3024||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[5][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[5][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3025||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[6][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[6][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3026||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[7][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[7][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3027||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[8][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[8][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3028||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[9][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[9][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3029||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[10][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[10][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3030||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[11][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[11][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3031||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[12][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[12][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3032||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[13][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[13][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3033||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[14][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[14][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3034||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.x_ic[15][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[15][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3035||delay_con.v(58);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_con.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3036||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3037||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3038||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3039||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3040||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3041||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3042||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3043||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3044||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3045||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3046||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3047||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3048||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3049||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3050||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3051||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3052||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3053||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3054||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3055||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3056||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3057||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3058||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3059||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3060||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3061||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3062||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3063||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing user instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3064||sample_delay.v(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/25
Implementation;Synthesis||BN132||@W:Removing sequential instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3065||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.||top.srr(3075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3075||top_bf.v(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_bf.v'/linenumber/39
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[7] because it is equivalent to instance top_bf_0.read_vals.val4_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3076);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3076||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[6] because it is equivalent to instance top_bf_0.read_vals.val4_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3077);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3077||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[5] because it is equivalent to instance top_bf_0.read_vals.val4_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3078);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3078||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[3] because it is equivalent to instance top_bf_0.read_vals.val4_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3079||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[2] because it is equivalent to instance top_bf_0.read_vals.val4_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3080);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3080||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[1] because it is equivalent to instance top_bf_0.read_vals.val4_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3081||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val1_1[7] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3082);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3082||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[7] because it is equivalent to instance top_bf_0.read_vals.val2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3083);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3083||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[6] because it is equivalent to instance top_bf_0.read_vals.val2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3084||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[5] because it is equivalent to instance top_bf_0.read_vals.val2_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3085);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3085||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[4] because it is equivalent to instance top_bf_0.read_vals.val2_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3086);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3086||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[3] because it is equivalent to instance top_bf_0.read_vals.val2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3087||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[2] because it is equivalent to instance top_bf_0.read_vals.val2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3088||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val2_1[1] because it is equivalent to instance top_bf_0.read_vals.val2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3089||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance state_i[0].||top.srr(3097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3097||null;null
Implementation;Synthesis||FX107||@W:RAM sample_array\[2\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3098||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||FX107||@W:RAM sample_array\[0\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3099||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||FX107||@W:RAM sample_array\[1\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3100||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||FX107||@W:RAM sample_array\[3\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(3101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3101||sample_delay.v(19);liberoaction://cross_probe/hdl/file/'<project>/hdl/sample_delay.v'/linenumber/19
Implementation;Synthesis||MO231||@N: Found counter in view:work.sqrt_top_bf(verilog) instance i[4:0] ||top.srr(3107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3107||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[8] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3108||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[9] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3109||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[10] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3110||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[11] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3111||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[12] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3112||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[13] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3113||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[14] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3114||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN362||@N: Removing sequential instance dout[15] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.||top.srr(3115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3115||sqrt.v(31);liberoaction://cross_probe/hdl/file/'<project>/hdl/sqrt.v'/linenumber/31
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[4] because it is equivalent to instance top_bf_0.read_vals.val1_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3119||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.read_vals.val4_1[0] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3120||readrf_vals.v(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/readrf_vals.v'/linenumber/88
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3125||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3126||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3127||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3128||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3129||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3130||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3131||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3132||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3133||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3134||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3135||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3136||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3137||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3138||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3139||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3140||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3141||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3142||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3143||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3144||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3145||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3146||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3147||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3148||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3149||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3150||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3151||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3152||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3153||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3154||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3155||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3156||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3157||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3158||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3159||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3160||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3161||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN132||@W:Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3162||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.dx[10] (in view: work.top_bf(verilog)) because it does not drive other instances.||top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3165||delay_calc.v(67);liberoaction://cross_probe/hdl/file/'<project>/hdl/delay_calc.v'/linenumber/67
Implementation;Synthesis||FX134||@W:CRITICAL WARNING: Insufficient block RAM resources for mapping the memory element delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_3_0 in the design. Switch to a larger device. ||top.srr(3178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3178||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3245||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3246||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3247||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3248||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3249||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3250||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3251||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3252||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3253||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3254||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3255||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3256||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3257||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3258||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3259||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3260||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3261||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3262||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3263||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3264||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3265||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3266||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3267||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3268||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3269||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3270||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3271||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3272||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3273||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3274||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3275||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3276||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3277||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.||top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3287||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_728.||top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3288||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_725.||top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3289||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_726.||top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3290||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_727.||top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3291||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_732.||top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3292||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_729.||top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3293||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_730.||top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3294||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_731.||top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3295||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_736.||top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3296||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_733.||top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3297||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_734.||top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3298||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_735.||top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3299||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_740.||top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3300||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_737.||top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3301||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_738.||top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3302||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_739.||top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3303||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_0|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.N_20_15.||top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3304||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_1|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.N_20_14.||top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3305||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_2|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.N_20_13.||top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3306||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_3|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.N_20_12.||top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3307||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_4|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.N_20_11.||top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3308||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_5|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.N_20_10.||top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3309||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_6|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.N_20_9.||top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3310||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_7|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.N_20_8.||top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3311||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_8|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.N_20_7.||top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3312||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_9|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.N_20_6.||top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3313||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_10|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.N_20_5.||top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3314||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_11|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.N_20_4.||top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3315||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_12|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.N_20_3.||top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3316||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_13|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.N_20_2.||top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3317||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_14|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.N_20_1.||top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3318||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock delay_calc_15|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.N_20_0.||top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/3319||null;null
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 5 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
