Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 21 11:22:45 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch              | 24         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch Buf1/internal_buffer_reg[0] cannot be properly analyzed as its control pin Buf1/internal_buffer_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Buf1/internal_buffer_reg[1] cannot be properly analyzed as its control pin Buf1/internal_buffer_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Buf1/internal_buffer_reg[2] cannot be properly analyzed as its control pin Buf1/internal_buffer_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Buf1/internal_buffer_reg[3] cannot be properly analyzed as its control pin Buf1/internal_buffer_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Buf1/output_bus_reg[0] cannot be properly analyzed as its control pin Buf1/output_bus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Buf1/output_bus_reg[1] cannot be properly analyzed as its control pin Buf1/output_bus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Buf1/output_bus_reg[2] cannot be properly analyzed as its control pin Buf1/output_bus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Buf1/output_bus_reg[3] cannot be properly analyzed as its control pin Buf1/output_bus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Buf2/internal_buffer_reg[0] cannot be properly analyzed as its control pin Buf2/internal_buffer_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Buf2/internal_buffer_reg[1] cannot be properly analyzed as its control pin Buf2/internal_buffer_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Buf2/internal_buffer_reg[2] cannot be properly analyzed as its control pin Buf2/internal_buffer_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Buf2/internal_buffer_reg[3] cannot be properly analyzed as its control pin Buf2/internal_buffer_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Buf2/output_bus_reg[0] cannot be properly analyzed as its control pin Buf2/output_bus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Buf2/output_bus_reg[1] cannot be properly analyzed as its control pin Buf2/output_bus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Buf2/output_bus_reg[2] cannot be properly analyzed as its control pin Buf2/output_bus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Buf2/output_bus_reg[3] cannot be properly analyzed as its control pin Buf2/output_bus_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Buf3/internal_buffer_reg[0] cannot be properly analyzed as its control pin Buf3/internal_buffer_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Buf3/internal_buffer_reg[1] cannot be properly analyzed as its control pin Buf3/internal_buffer_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Buf3/internal_buffer_reg[2] cannot be properly analyzed as its control pin Buf3/internal_buffer_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch Buf3/internal_buffer_reg[3] cannot be properly analyzed as its control pin Buf3/internal_buffer_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch Buf3/output_bus_reg[0] cannot be properly analyzed as its control pin Buf3/output_bus_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch Buf3/output_bus_reg[1] cannot be properly analyzed as its control pin Buf3/output_bus_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch Buf3/output_bus_reg[2] cannot be properly analyzed as its control pin Buf3/output_bus_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch Buf3/output_bus_reg[3] cannot be properly analyzed as its control pin Buf3/output_bus_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 24 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


