// Seed: 2040198277
module module_0 (
    output tri0 id_0,
    input  wand id_1[1 : -1],
    input  wire id_2
);
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    output tri1 id_0,
    output supply0 id_1[-1 'h0 : 1 'b0],
    input wire _id_2,
    input wand id_3,
    input supply0 id_4
    , id_6
);
  wire [-1  +  1 : 1  +  id_2] id_7, id_8;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = -1;
  logic id_9;
  ;
  wire id_10[1 : id_2];
endmodule
