---
date: 2024-11-20T23:54:15+08:00
description: æœ¬æ–‡ç« ä»‹ç»Xilinx ChipScoPy debugå·¥å…·çš„ä½¿ç”¨.
featured_image: "/images/chipscopy.png"
tags: ["FPGA", "Xilinx", "Debug"]
title: "ChipScoPyä½¿ç”¨"
categories: FPGA
---
# ğŸ ChipScoPy README

ChipScoPy is an open-source project from XilinxÂ® that enables high-level control of Versal debug IP running in hardware.

Using a simple Python API, developers can control and communicate with ChipScopeÂ® debug IP such as the Integrated Logic

Analyzer (ILA), Virtual IO (VIO), device memory access, and more.

ChipScoPy communicates with Versal devices. It does not work with older devices such as Ultrascale+ and 7-Series devices.

---

![](https://raw.githubusercontent.com/Xilinx/chipscopy/master/docs/images/chipscopy_overview.png)

---

[ChipScoPy Overview](https://xilinx.github.io/chipscopy/2023.1/overview.html)

---

[System Requirements](https://xilinx.github.io/chipscopy/2023.1/system_requirements.html)

---

[ChipScoPy Installation](https://xilinx.github.io/chipscopy/2023.1/chipscopy_installation.html)

---

[ChipScoPy Examples](https://github.com/Xilinx/chipscopy/tree/master/chipscopy/examples)

---

[FAQ](https://github.com/Xilinx/chipscopy/blob/master/FAQ.md)

---

[API Documentation](https://xilinx.github.io/chipscopy/)

---
