// Seed: 1302535927
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply0 id_10
);
  wire id_12, id_13, id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    output wand id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9
    , id_20,
    input tri1 id_10,
    output wire id_11,
    input tri id_12,
    output tri1 id_13,
    output tri id_14,
    input supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output wire id_18
);
  genvar id_21;
  generate
  endgenerate
  logic [7:0] id_22;
  assign id_11 = id_1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_2,
      id_9,
      id_2,
      id_0,
      id_12,
      id_18,
      id_10,
      id_9
  );
  assign modCall_1.id_6 = 0;
  assign id_11 = 1;
  wire id_23;
  assign id_18 = id_10;
  wire id_24;
  integer id_25 = id_22[1];
endmodule
