
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -14.76

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u3.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u3.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.45    0.01    0.06    0.06 ^ u0.u3.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00417_ (net)
                  0.01    0.00    0.06 ^ _15890_/A (XOR2_X1)
     2    4.01    0.01    0.02    0.08 v _15890_/Z (XOR2_X1)
                                         _06735_ (net)
                  0.01    0.00    0.08 v _15996_/B1 (AOI21_X1)
     1    1.18    0.01    0.02    0.11 ^ _15996_/ZN (AOI21_X1)
                                         _00350_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][7]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][7]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 v input external delay
     2   29.22    0.00    0.00    0.16 v ld (in)
                                         ld (net)
                  0.00    0.00    0.17 v _15332_/A (BUF_X32)
     8   49.31    0.01    0.02    0.19 v _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 v _15341_/A (BUF_X32)
     6   46.70    0.01    0.02    0.22 v _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.22 v _15342_/A (BUF_X32)
     6   44.80    0.01    0.02    0.24 v _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.24 v _15462_/A (BUF_X32)
     5   20.26    0.00    0.02    0.27 v _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.00    0.00    0.27 v _15600_/A1 (NOR2_X4)
     1    1.03    0.01    0.01    0.28 ^ _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.28 ^ _15605_/B (MUX2_X1)
     1   13.83    0.03    0.07    0.35 ^ _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.03    0.00    0.35 ^ _15606_/A1 (NOR2_X4)
     7   18.07    0.01    0.02    0.37 v _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.01    0.00    0.37 v _16631_/A (BUF_X8)
     6   26.34    0.01    0.03    0.40 v _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.40 v _16632_/A (BUF_X16)
     7   57.96    0.01    0.03    0.43 v _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.43 v _16633_/A (BUF_X32)
     5   16.88    0.00    0.02    0.45 v _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.00    0.00    0.45 v _29564_/B (HA_X1)
     1    3.09    0.01    0.06    0.51 v _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.01    0.00    0.51 v _16684_/A (BUF_X4)
     5   25.89    0.01    0.03    0.54 v _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.01    0.00    0.54 v _16685_/A (BUF_X8)
     5   14.71    0.01    0.03    0.57 v _16685_/Z (BUF_X8)
                                         _07427_ (net)
                  0.01    0.00    0.57 v _16719_/A (MUX2_X1)
     2    3.31    0.01    0.06    0.63 v _16719_/Z (MUX2_X1)
                                         _07461_ (net)
                  0.01    0.00    0.63 v _16906_/A (MUX2_X1)
     1    1.24    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.65    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.36    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    2.41    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.33    0.07    0.07    0.94 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.07    0.00    0.94 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 v input external delay
     2   29.22    0.00    0.00    0.16 v ld (in)
                                         ld (net)
                  0.00    0.00    0.17 v _15332_/A (BUF_X32)
     8   49.31    0.01    0.02    0.19 v _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 v _15341_/A (BUF_X32)
     6   46.70    0.01    0.02    0.22 v _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.22 v _15342_/A (BUF_X32)
     6   44.80    0.01    0.02    0.24 v _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.00    0.24 v _15462_/A (BUF_X32)
     5   20.26    0.00    0.02    0.27 v _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.00    0.00    0.27 v _15600_/A1 (NOR2_X4)
     1    1.03    0.01    0.01    0.28 ^ _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.28 ^ _15605_/B (MUX2_X1)
     1   13.83    0.03    0.07    0.35 ^ _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.03    0.00    0.35 ^ _15606_/A1 (NOR2_X4)
     7   18.07    0.01    0.02    0.37 v _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.01    0.00    0.37 v _16631_/A (BUF_X8)
     6   26.34    0.01    0.03    0.40 v _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.40 v _16632_/A (BUF_X16)
     7   57.96    0.01    0.03    0.43 v _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.43 v _16633_/A (BUF_X32)
     5   16.88    0.00    0.02    0.45 v _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.00    0.00    0.45 v _29564_/B (HA_X1)
     1    3.09    0.01    0.06    0.51 v _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.01    0.00    0.51 v _16684_/A (BUF_X4)
     5   25.89    0.01    0.03    0.54 v _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.01    0.00    0.54 v _16685_/A (BUF_X8)
     5   14.71    0.01    0.03    0.57 v _16685_/Z (BUF_X8)
                                         _07427_ (net)
                  0.01    0.00    0.57 v _16719_/A (MUX2_X1)
     2    3.31    0.01    0.06    0.63 v _16719_/Z (MUX2_X1)
                                         _07461_ (net)
                  0.01    0.00    0.63 v _16906_/A (MUX2_X1)
     1    1.24    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.65    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.36    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    2.41    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.33    0.07    0.07    0.94 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.07    0.00    0.94 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.20e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.43e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.0%       0.2%
