// Seed: 3201716075
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    output tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    output tri id_14,
    input tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    input wire id_18
);
  wire id_20;
  assign module_1.type_37 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri id_4,
    input wor id_5,
    output wand id_6,
    output wand id_7,
    input wand id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    output wand id_15,
    output uwire id_16#(.id_34(1)),
    input supply1 id_17,
    input tri id_18,
    output wand id_19,
    output wand id_20,
    input wire id_21,
    input wor id_22,
    output supply1 id_23,
    input tri0 id_24,
    input tri0 id_25,
    input uwire id_26,
    output wire id_27,
    output wand id_28,
    input supply1 id_29,
    input wor id_30,
    input wire id_31,
    input supply1 id_32
);
  always id_15 = 1;
  module_0 modCall_1 (
      id_32,
      id_3,
      id_28,
      id_14,
      id_22,
      id_3,
      id_16,
      id_23,
      id_24,
      id_7,
      id_8,
      id_30,
      id_25,
      id_24,
      id_28,
      id_5,
      id_19,
      id_0,
      id_0
  );
endmodule
