// Seed: 1402202846
module module_0 (
    output wire id_0,
    input  wor  id_1,
    output wand id_2
);
  assign id_2 = id_1(1'b0);
  assign id_2 = id_1;
  reg id_4;
  assign id_4 = -1'b0;
  assign module_1.id_0 = 0;
  wire id_5;
  always #1 begin : LABEL_0
    id_4 = id_4;
  end
  assign id_0 = (id_4 << id_1#(
      .id_4(1),
      .id_1(1)
  ) == id_4);
endmodule
module module_1 #(
    parameter id_2 = 32'd23
) (
    input supply1 id_0,
    output wire id_1,
    input tri _id_2,
    output tri id_3
);
  wire [-1 : id_2] id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_1
  );
endmodule
