$comment
	File created using the following command:
		vcd file bin_hour.msim.vcd -direction
$end
$date
	Sun Dec 13 22:05:18 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module bin_hour_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " q [5] $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * q[5]~output_o $end
$var wire 1 + clk~input_o $end
$var wire 1 , inst|inst|7~0_combout $end
$var wire 1 - inst|inst|7~feeder_combout $end
$var wire 1 . inst|inst|20~combout $end
$var wire 1 / inst|inst|6~0_combout $end
$var wire 1 0 inst|inst|6~feeder_combout $end
$var wire 1 1 inst|inst|6~q $end
$var wire 1 2 inst|inst|5~0_combout $end
$var wire 1 3 inst|inst|5~q $end
$var wire 1 4 inst|inst7|4~combout $end
$var wire 1 5 inst|inst|7~q $end
$var wire 1 6 inst|inst|3~0_combout $end
$var wire 1 7 inst|inst|3~feeder_combout $end
$var wire 1 8 inst|inst|3~q $end
$var wire 1 9 inst|inst|34~0_combout $end
$var wire 1 : inst|inst|34~feeder_combout $end
$var wire 1 ; inst|inst|34~q $end
$var wire 1 < inst|inst|32~0_combout $end
$var wire 1 = inst|inst|32~q $end
$var wire 1 > inst|inst|31~0_combout $end
$var wire 1 ? inst|inst|31~feeder_combout $end
$var wire 1 @ inst|inst|31~q $end
$var wire 1 A inst|inst|29~combout $end
$var wire 1 B inst|inst|33~0_combout $end
$var wire 1 C inst|inst|33~feeder_combout $end
$var wire 1 D inst|inst|33~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
1%
x&
1'
1(
1)
0*
0+
1,
1-
1.
1/
10
01
12
03
04
05
06
07
08
19
1:
0;
1<
0=
0>
0?
0@
1A
1B
1C
0D
$end
#1000000
