

================================================================
== Vivado HLS Report for 'histogram_map'
================================================================
* Date:           Wed Dec 23 12:51:47 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.829 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      266|      266| 2.881 us | 2.881 us |  266|  266|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         1|          1|          1|   256|    yes   |
        |- Loop 2  |        5|        5|         3|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    194|    -|
|Register         |        -|      -|     121|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     121|    316|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |acc_fu_210_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_183_p2                      |     +    |      0|  0|  12|           3|           1|
    |i_fu_166_p2                        |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp1                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp1_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp1_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op40_store_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_load_state7      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_177_p2                |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln13_fu_194_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln4_fu_160_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 122|          97|          58|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |acc_0_reg_124                      |   9|          2|   32|         64|
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_acc_0_phi_fu_130_p4     |   9|          2|   32|         64|
    |ap_phi_mux_acc_1_in_phi_fu_152_p4  |  15|          3|   32|         96|
    |ap_phi_mux_old_0_phi_fu_117_p4     |   9|          2|   32|         64|
    |hist_address0                      |  15|          3|    8|         24|
    |hist_address1                      |  15|          3|    8|         24|
    |hist_d0                            |  15|          3|   32|         96|
    |i1_0_reg_138                       |   9|          2|    3|          6|
    |i_0_reg_103                        |   9|          2|    9|         18|
    |in_r_address0                      |  15|          3|    2|          6|
    |old_0_reg_114                      |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 194|         40|  226|        539|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_0_reg_124                    |  32|   0|   32|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i1_0_reg_138                     |   3|   0|    3|          0|
    |i_0_reg_103                      |   9|   0|    9|          0|
    |icmp_ln10_reg_239                |   1|   0|    1|          0|
    |icmp_ln10_reg_239_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_258                |   1|   0|    1|          0|
    |old_0_reg_114                    |  32|   0|   32|          0|
    |val_reg_253                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 121|   0|  121|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | histogram_map | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | histogram_map | return value |
|ap_start       |  in |    1| ap_ctrl_hs | histogram_map | return value |
|ap_done        | out |    1| ap_ctrl_hs | histogram_map | return value |
|ap_continue    |  in |    1| ap_ctrl_hs | histogram_map | return value |
|ap_idle        | out |    1| ap_ctrl_hs | histogram_map | return value |
|ap_ready       | out |    1| ap_ctrl_hs | histogram_map | return value |
|in_r_address0  | out |    2|  ap_memory |      in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q0        |  in |   32|  ap_memory |      in_r     |     array    |
|hist_address0  | out |    8|  ap_memory |      hist     |     array    |
|hist_ce0       | out |    1|  ap_memory |      hist     |     array    |
|hist_we0       | out |    1|  ap_memory |      hist     |     array    |
|hist_d0        | out |   32|  ap_memory |      hist     |     array    |
|hist_address1  | out |    8|  ap_memory |      hist     |     array    |
|hist_ce1       | out |    1|  ap_memory |      hist     |     array    |
|hist_we1       | out |    1|  ap_memory |      hist     |     array    |
|hist_d1        | out |   32|  ap_memory |      hist     |     array    |
|hist_q1        |  in |   32|  ap_memory |      hist     |     array    |
+---------------+-----+-----+------------+---------------+--------------+

