// Seed: 2748499205
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always @(id_2 or posedge id_4) begin
    SystemTFIdentifier;
  end
  reg id_6;
  always @(negedge 1) begin
    id_6 = id_1;
    if (id_2) id_1 <= 1;
  end
endmodule
