onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_addr_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_data_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_data_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_ready_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rwn_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_bytes_left_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_clr_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_continuous_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_curr_addr_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_en_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_en_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_pending_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_size_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_rx_startaddr_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_bytes_left_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_clr_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_continuous_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_curr_addr_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_en_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_en_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_pending_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_size_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_tx_startaddr_o
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/cfg_valid_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/clk_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/L2_AWIDTH_NOAL
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_rx_clr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_rx_continuous
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_rx_en
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_rx_size
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_rx_startaddr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_tx_clr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_tx_continuous
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_tx_en
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_tx_size
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/r_tx_startaddr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/rstn_i
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/s_rd_addr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/s_wr_addr
add wave -noupdate /tb_pulp/i_dut/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_external_per/u_reg_if/TRANS_SIZE
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {8166659439 ps} 0} {{Cursor 2} {8202186079 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits us
update
WaveRestoreZoom {8065887599 ps} {8267431279 ps}
