set_location GENERIC_FIFO_1.add_6561_10_lut 1 14 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_10_lut_LC_0)
set_location GENERIC_FIFO_1.add_6561_10 1 14 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_10_lut_LC_0)
set_location GENERIC_FIFO_1.add_6561_11_lut 1 14 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_11_lut_LC_1)
set_location GENERIC_FIFO_1.add_6561_2_lut 1 13 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_2_lut_LC_2)
set_location GENERIC_FIFO_1.add_6561_2 1 13 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_2_lut_LC_2)
set_location GENERIC_FIFO_1.add_6561_3_lut 1 13 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_3_lut_LC_3)
set_location GENERIC_FIFO_1.add_6561_3 1 13 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_3_lut_LC_3)
set_location GENERIC_FIFO_1.add_6561_4_lut 1 13 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_4_lut_LC_4)
set_location GENERIC_FIFO_1.add_6561_4 1 13 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_4_lut_LC_4)
set_location GENERIC_FIFO_1.add_6561_5_lut 1 13 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_5_lut_LC_5)
set_location GENERIC_FIFO_1.add_6561_5 1 13 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_5_lut_LC_5)
set_location GENERIC_FIFO_1.add_6561_6_lut 1 13 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_6_lut_LC_6)
set_location GENERIC_FIFO_1.add_6561_6 1 13 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_6_lut_LC_6)
set_location GENERIC_FIFO_1.add_6561_7_lut 1 13 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_7_lut_LC_7)
set_location GENERIC_FIFO_1.add_6561_7 1 13 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_7_lut_LC_7)
set_location GENERIC_FIFO_1.add_6561_8_lut 1 13 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_8_lut_LC_8)
set_location GENERIC_FIFO_1.add_6561_8 1 13 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_8_lut_LC_8)
set_location GENERIC_FIFO_1.add_6561_9_lut 1 13 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_6561_9_lut_LC_9)
set_location GENERIC_FIFO_1.add_6561_9 1 13 7 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_6561_9_lut_LC_9)
set_location GENERIC_FIFO_1.add_676_10_lut 4 16 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_10_lut_LC_10)
set_location GENERIC_FIFO_1.add_676_10 4 16 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_10_lut_LC_10)
set_location GENERIC_FIFO_1.add_676_11_lut 4 16 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_11_lut_LC_11)
set_location GENERIC_FIFO_1.add_676_11 4 16 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_11_lut_LC_11)
set_location GENERIC_FIFO_1.add_676_2_lut 4 15 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_2_lut_LC_12)
set_location GENERIC_FIFO_1.add_676_2 4 15 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_2_lut_LC_12)
set_location GENERIC_FIFO_1.add_676_3_lut 4 15 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_3_lut_LC_13)
set_location GENERIC_FIFO_1.add_676_3 4 15 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_3_lut_LC_13)
set_location GENERIC_FIFO_1.add_676_4_lut 4 15 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_4_lut_LC_14)
set_location GENERIC_FIFO_1.add_676_4 4 15 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_4_lut_LC_14)
set_location GENERIC_FIFO_1.add_676_5_lut 4 15 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_5_lut_LC_15)
set_location GENERIC_FIFO_1.add_676_5 4 15 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_5_lut_LC_15)
set_location GENERIC_FIFO_1.add_676_6_lut 4 15 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_6_lut_LC_16)
set_location GENERIC_FIFO_1.add_676_6 4 15 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_6_lut_LC_16)
set_location GENERIC_FIFO_1.add_676_7_lut 4 15 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_7_lut_LC_17)
set_location GENERIC_FIFO_1.add_676_7 4 15 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_7_lut_LC_17)
set_location GENERIC_FIFO_1.add_676_8_lut 4 15 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_8_lut_LC_18)
set_location GENERIC_FIFO_1.add_676_8 4 15 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_8_lut_LC_18)
set_location GENERIC_FIFO_1.add_676_9_lut 4 16 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_676_9_lut_LC_19)
set_location GENERIC_FIFO_1.add_676_9 4 16 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_676_9_lut_LC_19)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_10_lut 1 16 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_10_lut_LC_20)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_10 1 16 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_10_lut_LC_20)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_11_lut 1 16 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_11_lut_LC_21)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_2_lut 1 15 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_2_lut_LC_22)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_2 1 15 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_2_lut_LC_22)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_3_lut 1 15 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_3_lut_LC_23)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_3 1 15 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_3_lut_LC_23)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_4_lut 1 15 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_4_lut_LC_24)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_4 1 15 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_4_lut_LC_24)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_5_lut 1 15 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_5_lut_LC_25)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_5 1 15 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_5_lut_LC_25)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_6_lut 1 15 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_6_lut_LC_26)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_6 1 15 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_6_lut_LC_26)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_7_lut 1 15 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_7_lut_LC_27)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_7 1 15 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_7_lut_LC_27)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_8_lut 1 15 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_8_lut_LC_28)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_8 1 15 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_8_lut_LC_28)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_9_lut 1 15 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_9_lut_LC_29)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_1_9 1 15 7 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_1_9_lut_LC_29)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_10_lut 2 14 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_10_lut_LC_30)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_10 2 14 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_10_lut_LC_30)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_11_lut 2 14 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_11_lut_LC_31)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut 2 13 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_32)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_2 2 13 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_2_lut_LC_32)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut 2 13 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_33)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_3 2 13 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_3_lut_LC_33)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut 2 13 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_34)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_4 2 13 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_4_lut_LC_34)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut 2 13 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_35)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_5 2 13 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_5_lut_LC_35)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut 2 13 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_36)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_6 2 13 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_6_lut_LC_36)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut 2 13 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_37)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_7 2 13 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_7_lut_LC_37)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut 2 13 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_38)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_8 2 13 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_8_lut_LC_38)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_9_lut 2 13 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_9_lut_LC_39)
set_location GENERIC_FIFO_1.add_912_1372_add_1_add_2_9 2 13 7 # SB_CARRY (LogicCell: GENERIC_FIFO_1.add_912_1372_add_1_add_2_9_lut_LC_39)
set_location GENERIC_FIFO_1.i1047_1_lut 4 14 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i1047_1_lut_LC_40)
set_location GENERIC_FIFO_1.i10_4_lut 2 12 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i10_4_lut_LC_41)
set_location GENERIC_FIFO_1.i1_4_lut 2 10 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i1_4_lut_LC_42)
set_location GENERIC_FIFO_1.i1_4_lut_adj_119 2 15 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i1_4_lut_adj_119_LC_43)
set_location GENERIC_FIFO_1.i2_4_lut 2 10 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i2_4_lut_LC_44)
set_location GENERIC_FIFO_1.i5619_4_lut 4 13 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i5619_4_lut_LC_45)
set_location GENERIC_FIFO_1.i5_2_lut 2 12 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i5_2_lut_LC_46)
set_location GENERIC_FIFO_1.i680_1_lut 2 14 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i680_1_lut_LC_47)
set_location GENERIC_FIFO_1.i6_4_lut 2 15 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i6_4_lut_LC_48)
set_location GENERIC_FIFO_1.i6_4_lut_adj_120 4 13 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i6_4_lut_adj_120_LC_49)
set_location GENERIC_FIFO_1.i7282_4_lut 1 14 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7282_4_lut_LC_50)
set_location GENERIC_FIFO_1.i7286_4_lut 2 14 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7286_4_lut_LC_51)
set_location GENERIC_FIFO_1.i7308_3_lut 2 10 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7308_3_lut_LC_52)
set_location GENERIC_FIFO_1.i7312_4_lut 2 14 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7312_4_lut_LC_53)
set_location GENERIC_FIFO_1.i7_4_lut 1 14 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7_4_lut_LC_54)
set_location GENERIC_FIFO_1.i7_4_lut_adj_121 4 13 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7_4_lut_adj_121_LC_55)
set_location GENERIC_FIFO_1.i7_4_lut_adj_122 2 11 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i7_4_lut_adj_122_LC_56)
set_location GENERIC_FIFO_1.i8_3_lut 2 15 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i8_3_lut_LC_57)
set_location GENERIC_FIFO_1.i9_4_lut 2 11 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.i9_4_lut_LC_58)
set_location GENERIC_FIFO_1.inv_675_i10_1_lut 1 16 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i10_1_lut_LC_59)
set_location GENERIC_FIFO_1.inv_675_i2_1_lut 4 14 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i2_1_lut_LC_60)
set_location GENERIC_FIFO_1.inv_675_i3_1_lut 4 14 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i3_1_lut_LC_61)
set_location GENERIC_FIFO_1.inv_675_i4_1_lut 4 14 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i4_1_lut_LC_62)
set_location GENERIC_FIFO_1.inv_675_i5_1_lut 2 11 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i5_1_lut_LC_63)
set_location GENERIC_FIFO_1.inv_675_i6_1_lut 1 14 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i6_1_lut_LC_64)
set_location GENERIC_FIFO_1.inv_675_i7_1_lut 4 14 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i7_1_lut_LC_65)
set_location GENERIC_FIFO_1.inv_675_i8_1_lut 1 16 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i8_1_lut_LC_66)
set_location GENERIC_FIFO_1.inv_675_i9_1_lut 1 16 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_675_i9_1_lut_LC_67)
set_location GENERIC_FIFO_1.inv_692_i10_1_lut 4 16 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i10_1_lut_LC_68)
set_location GENERIC_FIFO_1.inv_692_i2_1_lut 5 14 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i2_1_lut_LC_69)
set_location GENERIC_FIFO_1.inv_692_i3_1_lut 4 13 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i3_1_lut_LC_70)
set_location GENERIC_FIFO_1.inv_692_i4_1_lut 5 13 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i4_1_lut_LC_71)
set_location GENERIC_FIFO_1.inv_692_i5_1_lut 4 13 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i5_1_lut_LC_72)
set_location GENERIC_FIFO_1.inv_692_i6_1_lut 4 12 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i6_1_lut_LC_73)
set_location GENERIC_FIFO_1.inv_692_i7_1_lut 5 14 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i7_1_lut_LC_74)
set_location GENERIC_FIFO_1.inv_692_i8_1_lut 2 14 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i8_1_lut_LC_75)
set_location GENERIC_FIFO_1.inv_692_i9_1_lut 5 15 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_692_i9_1_lut_LC_76)
set_location GENERIC_FIFO_1.inv_6_i1_1_lut 2 7 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.inv_6_i1_1_lut_LC_77)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_10_lut 2 9 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_10_lut_LC_78)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_10 2 9 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_10_lut_LC_78)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_11_lut 2 9 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_11_lut_LC_79)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_2_lut 2 8 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_2_lut_LC_80)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_2 2 8 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_2_lut_LC_80)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_3_lut 2 8 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_3_lut_LC_81)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_3 2 8 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_3_lut_LC_81)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_4_lut 2 8 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_4_lut_LC_82)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_4 2 8 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_4_lut_LC_82)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_5_lut 2 8 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_5_lut_LC_83)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_5 2 8 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_5_lut_LC_83)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_6_lut 2 8 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_6_lut_LC_84)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_6 2 8 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_6_lut_LC_84)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_7_lut 2 8 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_7_lut_LC_85)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_7 2 8 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_7_lut_LC_85)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_8_lut 2 8 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_8_lut_LC_86)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_8 2 8 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_8_lut_LC_86)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_9_lut 2 8 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_9_lut_LC_87)
set_location GENERIC_FIFO_1.read_pointer_921_add_4_9 2 8 7 # SB_CARRY (LogicCell: GENERIC_FIFO_1.read_pointer_921_add_4_9_lut_LC_87)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i10_3_lut 2 15 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i10_3_lut_LC_88)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i1_3_lut 2 14 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i1_3_lut_LC_89)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i2_3_lut 4 11 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i2_3_lut_LC_90)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i3_3_lut 4 11 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i3_3_lut_LC_91)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i4_3_lut 4 12 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i4_3_lut_LC_92)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i5_3_lut 4 12 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i5_3_lut_LC_93)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i6_3_lut 4 12 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i6_3_lut_LC_94)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i7_3_lut 4 12 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i7_3_lut_LC_95)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i8_3_lut 4 10 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i8_3_lut_LC_96)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i9_3_lut 4 10 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921_mux_7_i9_3_lut_LC_97)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_10_lut 1 12 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i8_LC_98)
set_location GENERIC_FIFO_1.write_pointer_919__i8 1 12 0 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i8_LC_98)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_10 1 12 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i8_LC_98)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_11_lut 1 12 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i9_LC_99)
set_location GENERIC_FIFO_1.write_pointer_919__i9 1 12 1 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i9_LC_99)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_2_lut 1 11 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i0_LC_100)
set_location GENERIC_FIFO_1.write_pointer_919__i0 1 11 0 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i0_LC_100)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_2 1 11 0 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i0_LC_100)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_3_lut 1 11 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i1_LC_101)
set_location GENERIC_FIFO_1.write_pointer_919__i1 1 11 1 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i1_LC_101)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_3 1 11 1 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i1_LC_101)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_4_lut 1 11 2 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i2_LC_102)
set_location GENERIC_FIFO_1.write_pointer_919__i2 1 11 2 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i2_LC_102)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_4 1 11 2 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i2_LC_102)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_5_lut 1 11 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i3_LC_103)
set_location GENERIC_FIFO_1.write_pointer_919__i3 1 11 3 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i3_LC_103)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_5 1 11 3 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i3_LC_103)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_6_lut 1 11 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i4_LC_104)
set_location GENERIC_FIFO_1.write_pointer_919__i4 1 11 4 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i4_LC_104)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_6 1 11 4 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i4_LC_104)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_7_lut 1 11 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i5_LC_105)
set_location GENERIC_FIFO_1.write_pointer_919__i5 1 11 5 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i5_LC_105)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_7 1 11 5 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i5_LC_105)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_8_lut 1 11 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i6_LC_106)
set_location GENERIC_FIFO_1.write_pointer_919__i6 1 11 6 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i6_LC_106)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_8 1 11 6 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i6_LC_106)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_9_lut 1 11 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.write_pointer_919__i7_LC_107)
set_location GENERIC_FIFO_1.write_pointer_919__i7 1 11 7 # SB_DFFESR (LogicCell: GENERIC_FIFO_1.write_pointer_919__i7_LC_107)
set_location GENERIC_FIFO_1.write_pointer_919_add_4_9 1 11 7 # SB_CARRY (LogicCell: GENERIC_FIFO_1.write_pointer_919__i7_LC_107)
set_location Inst_core.Inst_controller.add_16_10_lut 12 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i8_LC_108)
set_location Inst_core.Inst_controller.counter__i8 12 13 0 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i8_LC_108)
set_location Inst_core.Inst_controller.add_16_10 12 13 0 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i8_LC_108)
set_location Inst_core.Inst_controller.add_16_11_lut 12 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i9_LC_109)
set_location Inst_core.Inst_controller.counter__i9 12 13 1 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i9_LC_109)
set_location Inst_core.Inst_controller.add_16_11 12 13 1 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i9_LC_109)
set_location Inst_core.Inst_controller.add_16_12_lut 12 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i10_LC_110)
set_location Inst_core.Inst_controller.counter__i10 12 13 2 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i10_LC_110)
set_location Inst_core.Inst_controller.add_16_12 12 13 2 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i10_LC_110)
set_location Inst_core.Inst_controller.add_16_13_lut 12 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i11_LC_111)
set_location Inst_core.Inst_controller.counter__i11 12 13 3 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i11_LC_111)
set_location Inst_core.Inst_controller.add_16_13 12 13 3 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i11_LC_111)
set_location Inst_core.Inst_controller.add_16_14_lut 12 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i12_LC_112)
set_location Inst_core.Inst_controller.counter__i12 12 13 4 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i12_LC_112)
set_location Inst_core.Inst_controller.add_16_14 12 13 4 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i12_LC_112)
set_location Inst_core.Inst_controller.add_16_15_lut 12 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i13_LC_113)
set_location Inst_core.Inst_controller.counter__i13 12 13 5 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i13_LC_113)
set_location Inst_core.Inst_controller.add_16_15 12 13 5 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i13_LC_113)
set_location Inst_core.Inst_controller.add_16_16_lut 12 13 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i14_LC_114)
set_location Inst_core.Inst_controller.counter__i14 12 13 6 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i14_LC_114)
set_location Inst_core.Inst_controller.add_16_16 12 13 6 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i14_LC_114)
set_location Inst_core.Inst_controller.add_16_17_lut 12 13 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i15_LC_115)
set_location Inst_core.Inst_controller.counter__i15 12 13 7 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i15_LC_115)
set_location Inst_core.Inst_controller.add_16_17 12 13 7 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i15_LC_115)
set_location Inst_core.Inst_controller.add_16_18_lut 12 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i16_LC_116)
set_location Inst_core.Inst_controller.counter__i16 12 14 0 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i16_LC_116)
set_location Inst_core.Inst_controller.add_16_18 12 14 0 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i16_LC_116)
set_location Inst_core.Inst_controller.add_16_19_lut 12 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i17_LC_117)
set_location Inst_core.Inst_controller.counter__i17 12 14 1 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i17_LC_117)
set_location Inst_core.Inst_controller.add_16_2_lut 12 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i0_LC_118)
set_location Inst_core.Inst_controller.counter__i0 12 12 0 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i0_LC_118)
set_location Inst_core.Inst_controller.add_16_2 12 12 0 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i0_LC_118)
set_location Inst_core.Inst_controller.add_16_3_lut 12 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i1_LC_119)
set_location Inst_core.Inst_controller.counter__i1 12 12 1 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i1_LC_119)
set_location Inst_core.Inst_controller.add_16_3 12 12 1 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i1_LC_119)
set_location Inst_core.Inst_controller.add_16_4_lut 12 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i2_LC_120)
set_location Inst_core.Inst_controller.counter__i2 12 12 2 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i2_LC_120)
set_location Inst_core.Inst_controller.add_16_4 12 12 2 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i2_LC_120)
set_location Inst_core.Inst_controller.add_16_5_lut 12 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i3_LC_121)
set_location Inst_core.Inst_controller.counter__i3 12 12 3 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i3_LC_121)
set_location Inst_core.Inst_controller.add_16_5 12 12 3 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i3_LC_121)
set_location Inst_core.Inst_controller.add_16_6_lut 12 12 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i4_LC_122)
set_location Inst_core.Inst_controller.counter__i4 12 12 4 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i4_LC_122)
set_location Inst_core.Inst_controller.add_16_6 12 12 4 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i4_LC_122)
set_location Inst_core.Inst_controller.add_16_7_lut 12 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i5_LC_123)
set_location Inst_core.Inst_controller.counter__i5 12 12 5 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i5_LC_123)
set_location Inst_core.Inst_controller.add_16_7 12 12 5 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i5_LC_123)
set_location Inst_core.Inst_controller.add_16_8_lut 12 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i6_LC_124)
set_location Inst_core.Inst_controller.counter__i6 12 12 6 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i6_LC_124)
set_location Inst_core.Inst_controller.add_16_8 12 12 6 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i6_LC_124)
set_location Inst_core.Inst_controller.add_16_9_lut 12 12 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter__i7_LC_125)
set_location Inst_core.Inst_controller.counter__i7 12 12 7 # SB_DFFESR (LogicCell: Inst_core.Inst_controller.counter__i7_LC_125)
set_location Inst_core.Inst_controller.add_16_9 12 12 7 # SB_CARRY (LogicCell: Inst_core.Inst_controller.counter__i7_LC_125)
set_location Inst_core.Inst_controller.counter_17__I_0_43_i11_2_lut 8 11 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.counter_17__I_0_43_i11_2_lut_LC_126)
set_location Inst_core.Inst_controller.i102_2_lut 11 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i102_2_lut_LC_127)
set_location Inst_core.Inst_controller.i10_4_lut 7 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i10_4_lut_LC_128)
set_location Inst_core.Inst_controller.i11_4_lut 4 7 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i31_LC_129)
set_location Inst_eia232.Inst_receiver.dataBuf_i31 4 7 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i31_LC_129)
set_location Inst_core.Inst_controller.i13_4_lut 11 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i13_4_lut_LC_130)
set_location Inst_core.Inst_controller.i14_4_lut 9 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i14_4_lut_LC_131)
set_location Inst_core.Inst_controller.i1551_4_lut 12 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.state_FSM_i0_LC_132)
set_location Inst_core.Inst_controller.state_FSM_i0 12 11 2 # SB_DFFS (LogicCell: Inst_core.Inst_controller.state_FSM_i0_LC_132)
set_location Inst_core.Inst_controller.i15_2_lut 7 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i15_2_lut_LC_133)
set_location Inst_core.Inst_controller.i1605_3_lut 12 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1605_3_lut_LC_134)
set_location Inst_core.Inst_controller.i1607_4_lut_4_lut 12 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.state_FSM_i3_LC_135)
set_location Inst_core.Inst_controller.state_FSM_i3 12 11 3 # SB_DFFR (LogicCell: Inst_core.Inst_controller.state_FSM_i3_LC_135)
set_location Inst_core.Inst_controller.i1608_2_lut 12 11 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1608_2_lut_LC_136)
set_location Inst_core.Inst_controller.i1609_3_lut_4_lut 12 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.state_FSM_i1_LC_137)
set_location Inst_core.Inst_controller.state_FSM_i1 12 11 1 # SB_DFFR (LogicCell: Inst_core.Inst_controller.state_FSM_i1_LC_137)
set_location Inst_core.Inst_controller.i1_3_lut_4_lut 11 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_3_lut_4_lut_LC_138)
set_location Inst_core.Inst_controller.i1_4_lut 8 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_4_lut_LC_139)
set_location Inst_core.Inst_controller.i1_4_lut_adj_55 7 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_4_lut_adj_55_LC_140)
set_location Inst_core.Inst_controller.i1_4_lut_adj_56 7 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_4_lut_adj_56_LC_141)
set_location Inst_core.Inst_controller.i1_4_lut_adj_57 7 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_4_lut_adj_57_LC_142)
set_location Inst_core.Inst_controller.i1_4_lut_adj_62 11 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i1_4_lut_adj_62_LC_143)
set_location Inst_core.Inst_controller.i2_4_lut 8 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i2_4_lut_LC_144)
set_location Inst_core.Inst_controller.i2_4_lut_adj_60 8 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i2_4_lut_adj_60_LC_145)
set_location Inst_core.Inst_controller.i3_4_lut 8 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i3_4_lut_LC_146)
set_location Inst_core.Inst_controller.i3_4_lut_adj_61 11 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i3_4_lut_adj_61_LC_147)
set_location Inst_core.Inst_controller.i4696_4_lut 7 8 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i30_LC_148)
set_location Inst_eia232.Inst_receiver.dataBuf_i30 7 8 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i30_LC_148)
set_location Inst_core.Inst_controller.i4700_3_lut 11 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i14_LC_149)
set_location Inst_core.Inst_controller.bwd_i0_i14 11 9 0 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i14_LC_149)
set_location Inst_core.Inst_controller.i4701_3_lut 8 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i14_LC_150)
set_location Inst_core.Inst_controller.fwd_i0_i14 8 8 0 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i14_LC_150)
set_location Inst_core.Inst_controller.i4_4_lut 11 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i4_4_lut_LC_151)
set_location Inst_core.Inst_controller.i4_4_lut_adj_59 8 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i4_4_lut_adj_59_LC_152)
set_location Inst_core.Inst_controller.i5479_2_lut 12 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i5479_2_lut_LC_153)
set_location Inst_core.Inst_controller.i5504_3_lut_4_lut 12 11 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i5504_3_lut_4_lut_LC_154)
set_location Inst_core.Inst_controller.i5529_2_lut 11 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i5529_2_lut_LC_155)
set_location Inst_core.Inst_controller.i5_4_lut 9 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i5_4_lut_LC_156)
set_location Inst_core.Inst_controller.i6_4_lut 8 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i6_4_lut_LC_157)
set_location Inst_core.Inst_controller.i6_4_lut_adj_58 9 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i6_4_lut_adj_58_LC_158)
set_location Inst_core.Inst_controller.i7628_4_lut 11 12 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i7628_4_lut_LC_159)
set_location Inst_core.Inst_controller.i7641_4_lut 11 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i7641_4_lut_LC_160)
set_location Inst_core.Inst_controller.i7_4_lut 9 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i7_4_lut_LC_161)
set_location Inst_core.Inst_controller.i8_4_lut 8 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i8_4_lut_LC_162)
set_location Inst_core.Inst_controller.i9_4_lut 8 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.i9_4_lut_LC_163)
set_location Inst_core.Inst_controller.reduce_or_89_i1_4_lut 12 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.state_FSM_i2_LC_164)
set_location Inst_core.Inst_controller.state_FSM_i2 12 11 0 # SB_DFFR (LogicCell: Inst_core.Inst_controller.state_FSM_i2_LC_164)
set_location Inst_core.Inst_decoder.i17_4_lut 8 1 1 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.i17_4_lut_LC_165)
set_location Inst_core.Inst_decoder.i1_2_lut 11 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.i1_2_lut_LC_166)
set_location Inst_core.Inst_decoder.i1_3_lut 9 1 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.run_83_LC_167)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.run_83 9 1 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.run_83_LC_167)
set_location Inst_core.Inst_decoder.i3_4_lut 4 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrFlags_35_LC_168)
set_location Inst_core.Inst_decoder.wrFlags_35 4 5 5 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrFlags_35_LC_168)
set_location Inst_core.Inst_decoder.i4931_4_lut 11 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.run_83_LC_169)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.run_83 11 2 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.run_83_LC_169)
set_location Inst_core.Inst_decoder.i4935_3_lut 8 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i25_LC_170)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i25 8 4 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i25_LC_170)
set_location Inst_core.Inst_decoder.i4936_3_lut 11 2 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i25_LC_171)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i25 11 2 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i25_LC_171)
set_location Inst_core.Inst_sampler.counter_22__I_0_i3_2_lut 11 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_22__I_0_i3_2_lut_LC_172)
set_location Inst_core.Inst_sampler.counter_926_add_4_10_lut 9 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i8_LC_173)
set_location Inst_core.Inst_sampler.counter_926__i8 9 15 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i8_LC_173)
set_location Inst_core.Inst_sampler.counter_926_add_4_10 9 15 0 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i8_LC_173)
set_location Inst_core.Inst_sampler.counter_926_add_4_11_lut 9 15 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i9_LC_174)
set_location Inst_core.Inst_sampler.counter_926__i9 9 15 1 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i9_LC_174)
set_location Inst_core.Inst_sampler.counter_926_add_4_11 9 15 1 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i9_LC_174)
set_location Inst_core.Inst_sampler.counter_926_add_4_12_lut 9 15 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i10_LC_175)
set_location Inst_core.Inst_sampler.counter_926__i10 9 15 2 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i10_LC_175)
set_location Inst_core.Inst_sampler.counter_926_add_4_12 9 15 2 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i10_LC_175)
set_location Inst_core.Inst_sampler.counter_926_add_4_13_lut 9 15 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i11_LC_176)
set_location Inst_core.Inst_sampler.counter_926__i11 9 15 3 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i11_LC_176)
set_location Inst_core.Inst_sampler.counter_926_add_4_13 9 15 3 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i11_LC_176)
set_location Inst_core.Inst_sampler.counter_926_add_4_14_lut 9 15 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i12_LC_177)
set_location Inst_core.Inst_sampler.counter_926__i12 9 15 4 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i12_LC_177)
set_location Inst_core.Inst_sampler.counter_926_add_4_14 9 15 4 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i12_LC_177)
set_location Inst_core.Inst_sampler.counter_926_add_4_15_lut 9 15 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i13_LC_178)
set_location Inst_core.Inst_sampler.counter_926__i13 9 15 5 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i13_LC_178)
set_location Inst_core.Inst_sampler.counter_926_add_4_15 9 15 5 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i13_LC_178)
set_location Inst_core.Inst_sampler.counter_926_add_4_16_lut 9 15 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i14_LC_179)
set_location Inst_core.Inst_sampler.counter_926__i14 9 15 6 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i14_LC_179)
set_location Inst_core.Inst_sampler.counter_926_add_4_16 9 15 6 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i14_LC_179)
set_location Inst_core.Inst_sampler.counter_926_add_4_17_lut 9 15 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i15_LC_180)
set_location Inst_core.Inst_sampler.counter_926__i15 9 15 7 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i15_LC_180)
set_location Inst_core.Inst_sampler.counter_926_add_4_17 9 15 7 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i15_LC_180)
set_location Inst_core.Inst_sampler.counter_926_add_4_18_lut 9 16 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i16_LC_181)
set_location Inst_core.Inst_sampler.counter_926__i16 9 16 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i16_LC_181)
set_location Inst_core.Inst_sampler.counter_926_add_4_18 9 16 0 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i16_LC_181)
set_location Inst_core.Inst_sampler.counter_926_add_4_19_lut 9 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i17_LC_182)
set_location Inst_core.Inst_sampler.counter_926__i17 9 16 1 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i17_LC_182)
set_location Inst_core.Inst_sampler.counter_926_add_4_19 9 16 1 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i17_LC_182)
set_location Inst_core.Inst_sampler.counter_926_add_4_20_lut 9 16 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i18_LC_183)
set_location Inst_core.Inst_sampler.counter_926__i18 9 16 2 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i18_LC_183)
set_location Inst_core.Inst_sampler.counter_926_add_4_20 9 16 2 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i18_LC_183)
set_location Inst_core.Inst_sampler.counter_926_add_4_21_lut 9 16 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i19_LC_184)
set_location Inst_core.Inst_sampler.counter_926__i19 9 16 3 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i19_LC_184)
set_location Inst_core.Inst_sampler.counter_926_add_4_21 9 16 3 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i19_LC_184)
set_location Inst_core.Inst_sampler.counter_926_add_4_22_lut 9 16 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i20_LC_185)
set_location Inst_core.Inst_sampler.counter_926__i20 9 16 4 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i20_LC_185)
set_location Inst_core.Inst_sampler.counter_926_add_4_22 9 16 4 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i20_LC_185)
set_location Inst_core.Inst_sampler.counter_926_add_4_23_lut 9 16 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i21_LC_186)
set_location Inst_core.Inst_sampler.counter_926__i21 9 16 5 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i21_LC_186)
set_location Inst_core.Inst_sampler.counter_926_add_4_23 9 16 5 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i21_LC_186)
set_location Inst_core.Inst_sampler.counter_926_add_4_24_lut 9 16 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i22_LC_187)
set_location Inst_core.Inst_sampler.counter_926__i22 9 16 6 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i22_LC_187)
set_location Inst_core.Inst_sampler.counter_926_add_4_24 9 16 6 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i22_LC_187)
set_location Inst_core.Inst_sampler.counter_926_add_4_25_lut 9 16 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i23_LC_188)
set_location Inst_core.Inst_sampler.counter_926__i23 9 16 7 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i23_LC_188)
set_location Inst_core.Inst_sampler.counter_926_add_4_2_lut 9 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i0_LC_189)
set_location Inst_core.Inst_sampler.counter_926__i0 9 14 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i0_LC_189)
set_location Inst_core.Inst_sampler.counter_926_add_4_2 9 14 0 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i0_LC_189)
set_location Inst_core.Inst_sampler.counter_926_add_4_3_lut 9 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i1_LC_190)
set_location Inst_core.Inst_sampler.counter_926__i1 9 14 1 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i1_LC_190)
set_location Inst_core.Inst_sampler.counter_926_add_4_3 9 14 1 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i1_LC_190)
set_location Inst_core.Inst_sampler.counter_926_add_4_4_lut 9 14 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i2_LC_191)
set_location Inst_core.Inst_sampler.counter_926__i2 9 14 2 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i2_LC_191)
set_location Inst_core.Inst_sampler.counter_926_add_4_4 9 14 2 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i2_LC_191)
set_location Inst_core.Inst_sampler.counter_926_add_4_5_lut 9 14 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i3_LC_192)
set_location Inst_core.Inst_sampler.counter_926__i3 9 14 3 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i3_LC_192)
set_location Inst_core.Inst_sampler.counter_926_add_4_5 9 14 3 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i3_LC_192)
set_location Inst_core.Inst_sampler.counter_926_add_4_6_lut 9 14 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i4_LC_193)
set_location Inst_core.Inst_sampler.counter_926__i4 9 14 4 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i4_LC_193)
set_location Inst_core.Inst_sampler.counter_926_add_4_6 9 14 4 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i4_LC_193)
set_location Inst_core.Inst_sampler.counter_926_add_4_7_lut 9 14 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i5_LC_194)
set_location Inst_core.Inst_sampler.counter_926__i5 9 14 5 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i5_LC_194)
set_location Inst_core.Inst_sampler.counter_926_add_4_7 9 14 5 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i5_LC_194)
set_location Inst_core.Inst_sampler.counter_926_add_4_8_lut 9 14 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i6_LC_195)
set_location Inst_core.Inst_sampler.counter_926__i6 9 14 6 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i6_LC_195)
set_location Inst_core.Inst_sampler.counter_926_add_4_8 9 14 6 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i6_LC_195)
set_location Inst_core.Inst_sampler.counter_926_add_4_9_lut 9 14 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.counter_926__i7_LC_196)
set_location Inst_core.Inst_sampler.counter_926__i7 9 14 7 # SB_DFFSR (LogicCell: Inst_core.Inst_sampler.counter_926__i7_LC_196)
set_location Inst_core.Inst_sampler.counter_926_add_4_9 9 14 7 # SB_CARRY (LogicCell: Inst_core.Inst_sampler.counter_926__i7_LC_196)
set_location Inst_core.Inst_sampler.i10_4_lut 11 16 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i10_4_lut_LC_197)
set_location Inst_core.Inst_sampler.i11_4_lut 8 15 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i11_4_lut_LC_198)
set_location Inst_core.Inst_sampler.i12_4_lut 11 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i12_4_lut_LC_199)
set_location Inst_core.Inst_sampler.i19_4_lut 11 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i19_4_lut_LC_200)
set_location Inst_core.Inst_sampler.i1_2_lut 9 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i1_2_lut_LC_201)
set_location Inst_core.Inst_sampler.i1_2_lut_3_lut 12 3 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i1_2_lut_3_lut_LC_202)
set_location Inst_core.Inst_sampler.i1_4_lut 11 14 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i1_4_lut_LC_203)
set_location Inst_core.Inst_sampler.i20_4_lut 8 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i20_4_lut_LC_204)
set_location Inst_core.Inst_sampler.i21_4_lut 11 15 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i21_4_lut_LC_205)
set_location Inst_core.Inst_sampler.i2_3_lut 8 1 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i2_3_lut_LC_206)
set_location Inst_core.Inst_sampler.i2_4_lut 11 14 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i2_4_lut_LC_207)
set_location Inst_core.Inst_sampler.i3_4_lut 11 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i3_4_lut_LC_208)
set_location Inst_core.Inst_sampler.i4_4_lut 8 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i4_4_lut_LC_209)
set_location Inst_core.Inst_sampler.i5549_2_lut 5 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i5549_2_lut_LC_210)
set_location Inst_core.Inst_sampler.i5_4_lut 8 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i5_4_lut_LC_211)
set_location Inst_core.Inst_sampler.i6_4_lut 9 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i6_4_lut_LC_212)
set_location Inst_core.Inst_sampler.i7220_4_lut 9 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7220_4_lut_LC_213)
set_location Inst_core.Inst_sampler.i7222_4_lut 7 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7222_4_lut_LC_214)
set_location Inst_core.Inst_sampler.i7224_4_lut 9 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7224_4_lut_LC_215)
set_location Inst_core.Inst_sampler.i7228_4_lut 8 14 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7228_4_lut_LC_216)
set_location Inst_core.Inst_sampler.i7230_4_lut 8 14 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7230_4_lut_LC_217)
set_location Inst_core.Inst_sampler.i7232_4_lut 8 15 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7232_4_lut_LC_218)
set_location Inst_core.Inst_sampler.i7234_4_lut 7 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7234_4_lut_LC_219)
set_location Inst_core.Inst_sampler.i7236_4_lut 8 14 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7236_4_lut_LC_220)
set_location Inst_core.Inst_sampler.i7238_4_lut 9 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7238_4_lut_LC_221)
set_location Inst_core.Inst_sampler.i7250_4_lut 11 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7250_4_lut_LC_222)
set_location Inst_core.Inst_sampler.i7288_4_lut 11 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7288_4_lut_LC_223)
set_location Inst_core.Inst_sampler.i7300_4_lut 8 14 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7300_4_lut_LC_224)
set_location Inst_core.Inst_sampler.i7302_4_lut 8 15 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7302_4_lut_LC_225)
set_location Inst_core.Inst_sampler.i7304_4_lut 11 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7304_4_lut_LC_226)
set_location Inst_core.Inst_sampler.i7609_3_lut 11 16 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7609_3_lut_LC_227)
set_location Inst_core.Inst_sampler.i7611_4_lut 11 15 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7611_4_lut_LC_228)
set_location Inst_core.Inst_sampler.i7613_2_lut 11 15 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.ready_40_LC_229)
set_location Inst_core.Inst_sampler.ready_40 11 15 4 # SB_DFF (LogicCell: Inst_core.Inst_sampler.ready_40_LC_229)
set_location Inst_core.Inst_sampler.i7668_1_lut_2_lut_3_lut 11 12 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7668_1_lut_2_lut_3_lut_LC_230)
set_location Inst_core.Inst_sampler.i7669_1_lut 8 1 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7669_1_lut_LC_231)
set_location Inst_core.Inst_sampler.i7_4_lut 8 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i7_4_lut_LC_232)
set_location Inst_core.Inst_sampler.i857_2_lut 5 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i857_2_lut_LC_233)
set_location Inst_core.Inst_sampler.i8_4_lut 8 14 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i8_4_lut_LC_234)
set_location Inst_core.Inst_sampler.i9_4_lut 9 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.i9_4_lut_LC_235)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut 4 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i1_LC_236)
set_location Inst_core.Inst_sync.Inst_filter.result_i1 4 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i1_LC_236)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_63 4 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i2_LC_237)
set_location Inst_core.Inst_sync.Inst_filter.result_i2 4 10 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i2_LC_237)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_64 5 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i3_LC_238)
set_location Inst_core.Inst_sync.Inst_filter.result_i3 5 5 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i3_LC_238)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_65 4 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i4_LC_239)
set_location Inst_core.Inst_sync.Inst_filter.result_i4 4 14 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i4_LC_239)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_66 6 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i5_LC_240)
set_location Inst_core.Inst_sync.Inst_filter.result_i5 6 14 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i5_LC_240)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_67 5 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i0_LC_241)
set_location Inst_core.Inst_sync.Inst_filter.result_i0 5 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i0_LC_241)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_68 6 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i6_LC_242)
set_location Inst_core.Inst_sync.Inst_filter.result_i6 6 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i6_LC_242)
set_location Inst_core.Inst_sync.Inst_filter.i2_3_lut_adj_69 9 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i7_LC_243)
set_location Inst_core.Inst_sync.Inst_filter.result_i7 9 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_sync.Inst_filter.result_i7_LC_243)
set_location Inst_core.Inst_sync.Inst_filter.i3478_1_lut 6 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3478_1_lut_LC_244)
set_location Inst_core.Inst_sync.Inst_filter.i3570_1_lut 5 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3570_1_lut_LC_245)
set_location Inst_core.Inst_sync.Inst_filter.i3571_1_lut 5 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3571_1_lut_LC_246)
set_location Inst_core.Inst_sync.Inst_filter.i3572_1_lut 5 14 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3572_1_lut_LC_247)
set_location Inst_core.Inst_sync.Inst_filter.i3573_1_lut 5 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3573_1_lut_LC_248)
set_location Inst_core.Inst_sync.Inst_filter.i3574_1_lut 6 16 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3574_1_lut_LC_249)
set_location Inst_core.Inst_sync.Inst_filter.i3575_1_lut 6 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3575_1_lut_LC_250)
set_location Inst_core.Inst_sync.Inst_filter.i3576_1_lut 6 14 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.i3576_1_lut_LC_251)
set_location Inst_core.Inst_sync.i1459_3_lut 7 13 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i1459_3_lut_LC_252)
set_location Inst_core.Inst_sync.i1678_3_lut_4_lut 7 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i1678_3_lut_4_lut_LC_253)
set_location Inst_core.Inst_sync.i1679_3_lut 7 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i1_LC_254)
set_location Inst_core.Inst_sync.output_i1 7 14 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i1_LC_254)
set_location Inst_core.Inst_sync.i1680_3_lut_4_lut 6 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i1680_3_lut_4_lut_LC_255)
set_location Inst_core.Inst_sync.i1681_3_lut 6 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i2_LC_256)
set_location Inst_core.Inst_sync.output_i2 6 13 5 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i2_LC_256)
set_location Inst_core.Inst_sync.i1682_3_lut_4_lut 7 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i1682_3_lut_4_lut_LC_257)
set_location Inst_core.Inst_sync.i1683_3_lut 7 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i3_LC_258)
set_location Inst_core.Inst_sync.output_i3 7 12 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i3_LC_258)
set_location Inst_core.Inst_sync.i1684_3_lut_4_lut 7 13 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i1684_3_lut_4_lut_LC_259)
set_location Inst_core.Inst_sync.i1685_3_lut 7 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i0_LC_260)
set_location Inst_core.Inst_sync.output_i0 7 12 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i0_LC_260)
set_location Inst_core.Inst_sync.i5524_1_lut_2_lut 7 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.i5524_1_lut_2_lut_LC_261)
set_location Inst_core.Inst_sync.n2566_bdd_4_lut 7 15 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.n2566_bdd_4_lut_LC_262)
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7679 6 15 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.n2566_bdd_4_lut_7679_LC_263)
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7720 6 15 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.n2566_bdd_4_lut_7720_LC_264)
set_location Inst_core.Inst_sync.n2566_bdd_4_lut_7729 7 15 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.n2566_bdd_4_lut_7729_LC_265)
set_location Inst_core.Inst_sync.n9057_bdd_4_lut 6 15 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i4_LC_266)
set_location Inst_core.Inst_sync.output_i4 6 15 7 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i4_LC_266)
set_location Inst_core.Inst_sync.n9063_bdd_4_lut 6 15 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i5_LC_267)
set_location Inst_core.Inst_sync.output_i5 6 15 4 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i5_LC_267)
set_location Inst_core.Inst_sync.n9117_bdd_4_lut 7 12 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i7_LC_268)
set_location Inst_core.Inst_sync.output_i7 7 12 7 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i7_LC_268)
set_location Inst_core.Inst_sync.n9129_bdd_4_lut 6 13 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.output_i6_LC_269)
set_location Inst_core.Inst_sync.output_i6 6 13 6 # SB_DFF (LogicCell: Inst_core.Inst_sync.output_i6_LC_269)
set_location Inst_core.Inst_trigger.i3_4_lut 12 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.i3_4_lut_LC_270)
set_location Inst_core.Inst_trigger.i3_4_lut_adj_78 12 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.i3_4_lut_adj_78_LC_271)
set_location Inst_core.Inst_trigger.i6563_2_lut 9 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.levelReg_927__i0_LC_272)
set_location Inst_core.Inst_trigger.levelReg_927__i0 9 7 1 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.levelReg_927__i0_LC_272)
set_location Inst_core.Inst_trigger.i6571_3_lut 9 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.levelReg_927__i1_LC_273)
set_location Inst_core.Inst_trigger.levelReg_927__i1 9 7 0 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.levelReg_927__i1_LC_273)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_10_lut 12 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i8_LC_274)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i8 12 6 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i8_LC_274)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_10 12 6 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i8_LC_274)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_11_lut 12 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i9_LC_275)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i9 12 6 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i9_LC_275)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_11 12 6 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i9_LC_275)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_12_lut 12 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i10_LC_276)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i10 12 6 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i10_LC_276)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_12 12 6 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i10_LC_276)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_13_lut 12 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i11_LC_277)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i11 12 6 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i11_LC_277)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_13 12 6 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i11_LC_277)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_14_lut 12 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i12_LC_278)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i12 12 6 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i12_LC_278)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_14 12 6 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i12_LC_278)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_15_lut 12 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i13_LC_279)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i13 12 6 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i13_LC_279)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_15 12 6 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i13_LC_279)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_16_lut 12 6 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i14_LC_280)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i14 12 6 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i14_LC_280)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_16 12 6 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i14_LC_280)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_17_lut 12 6 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i15_LC_281)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i15 12 6 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i15_LC_281)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_2_lut 12 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i0_LC_282)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i0 12 5 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i0_LC_282)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_2 12 5 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i0_LC_282)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_3_lut 12 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i1_LC_283)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i1 12 5 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i1_LC_283)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_3 12 5 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i1_LC_283)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_4_lut 12 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i2_LC_284)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i2 12 5 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i2_LC_284)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_4 12 5 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i2_LC_284)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_5_lut 12 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i3_LC_285)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i3 12 5 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i3_LC_285)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_5 12 5 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i3_LC_285)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_6_lut 12 5 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i4_LC_286)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i4 12 5 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i4_LC_286)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_6 12 5 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i4_LC_286)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_7_lut 12 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i5_LC_287)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i5 12 5 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i5_LC_287)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_7 12 5 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i5_LC_287)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_8_lut 12 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i6_LC_288)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i6 12 5 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i6_LC_288)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_8 12 5 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i6_LC_288)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_9_lut 12 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i7_LC_289)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i7 12 5 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i7_LC_289)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.add_104_9 12 5 7 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.counter__i7_LC_289)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut 4 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut_LC_290)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut_7715 2 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_20__bdd_4_lut_7715_LC_291)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister_27__I_0_1_lut 12 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.match_84_LC_292)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match_84 12 2 0 # SB_DFFESR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.match_84_LC_292)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i10_4_lut 12 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i10_4_lut_LC_293)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i11_4_lut 11 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i11_4_lut_LC_294)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i12_4_lut 11 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i12_4_lut_LC_295)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i133_2_lut 11 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i133_2_lut_LC_296)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1599_4_lut 9 3 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i3_LC_297)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i3 9 3 6 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i3_LC_297)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i15_4_lut 12 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i15_4_lut_LC_298)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1601_4_lut 9 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i2_LC_299)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i2 9 3 4 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i2_LC_299)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1603_4_lut 9 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i1_LC_300)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i1 9 3 3 # SB_DFFS (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.state_FSM_i1_LC_300)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1611_4_lut 4 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i0_LC_301)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i0 4 9 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i0_LC_301)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1_2_lut 11 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i1_2_lut_LC_302)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut 12 3 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut_LC_303)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3482_1_lut 6 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3482_1_lut_LC_304)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3580_1_lut 6 14 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3580_1_lut_LC_305)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3581_1_lut 5 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3581_1_lut_LC_306)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3582_1_lut 5 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3582_1_lut_LC_307)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3583_1_lut 5 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3583_1_lut_LC_308)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3584_1_lut 2 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3584_1_lut_LC_309)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3585_1_lut 5 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3585_1_lut_LC_310)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3586_1_lut 5 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3586_1_lut_LC_311)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut 4 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut_LC_312)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut_adj_70 2 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i3_4_lut_adj_70_LC_313)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i44_4_lut 11 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i44_4_lut_LC_314)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i7508_2_lut 12 3 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i7508_2_lut_LC_315)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i7666_3_lut_4_lut 11 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i7666_3_lut_4_lut_LC_316)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.i9_4_lut 12 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.i9_4_lut_LC_317)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_I_0_3_lut 2 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_80_LC_318)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_80 2 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.match32Register_80_LC_318)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i2_3_lut 4 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i1_LC_319)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i1 4 9 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i1_LC_319)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i3_3_lut 4 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i2_LC_320)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i2 4 9 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i2_LC_320)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i4_3_lut 4 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i3_LC_321)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i3 4 9 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i3_LC_321)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i5_3_lut 4 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i4_LC_322)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i4 4 9 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i4_LC_322)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i6_3_lut 4 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i5_LC_323)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i5 4 9 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i5_LC_323)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i7_3_lut 4 9 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i6_LC_324)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i6 4 9 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i6_LC_324)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_35_i8_3_lut 4 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i7_LC_325)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i7 4 9 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.shiftRegister_i0_i7_LC_325)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut 4 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_326)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut 4 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_327)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.n9105_bdd_4_lut 2 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.n9105_bdd_4_lut_LC_328)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.n9111_bdd_4_lut 4 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.n9111_bdd_4_lut_LC_329)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i1_4_lut 4 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i0_LC_330)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i0 4 8 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i0_LC_330)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i2_4_lut 6 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i1_LC_331)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i1 6 9 1 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i1_LC_331)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i3_4_lut 5 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i2_LC_332)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i2 5 9 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i2_LC_332)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i4_4_lut 5 8 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i3_LC_333)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i3 5 8 6 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i3_LC_333)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i5_4_lut 2 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i4_LC_334)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i4 2 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i4_LC_334)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i6_4_lut 2 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i5_LC_335)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i5 2 10 4 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i5_LC_335)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i7_4_lut 2 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i6_LC_336)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i6 2 15 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i6_LC_336)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.xor_7_i8_4_lut 4 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i7_LC_337)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i7 4 13 2 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.intermediateRegister_i7_LC_337)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_10_lut 11 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i8_LC_338)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i8 11 5 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i8_LC_338)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_10 11 5 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i8_LC_338)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_11_lut 11 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i9_LC_339)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i9 11 5 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i9_LC_339)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_11 11 5 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i9_LC_339)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_12_lut 11 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i10_LC_340)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i10 11 5 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i10_LC_340)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_12 11 5 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i10_LC_340)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_13_lut 11 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i11_LC_341)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i11 11 5 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i11_LC_341)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_13 11 5 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i11_LC_341)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_14_lut 11 5 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i12_LC_342)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i12 11 5 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i12_LC_342)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_14 11 5 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i12_LC_342)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_15_lut 11 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i13_LC_343)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i13 11 5 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i13_LC_343)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_15 11 5 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i13_LC_343)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_16_lut 11 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i14_LC_344)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i14 11 5 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i14_LC_344)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_16 11 5 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i14_LC_344)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_17_lut 11 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i15_LC_345)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i15 11 5 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i15_LC_345)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_2_lut 11 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i0_LC_346)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i0 11 4 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i0_LC_346)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_2 11 4 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i0_LC_346)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_3_lut 11 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i1_LC_347)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i1 11 4 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i1_LC_347)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_3 11 4 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i1_LC_347)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_4_lut 11 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i2_LC_348)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i2 11 4 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i2_LC_348)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_4 11 4 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i2_LC_348)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_5_lut 11 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i3_LC_349)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i3 11 4 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i3_LC_349)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_5 11 4 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i3_LC_349)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_6_lut 11 4 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i4_LC_350)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i4 11 4 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i4_LC_350)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_6 11 4 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i4_LC_350)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_7_lut 11 4 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i5_LC_351)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i5 11 4 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i5_LC_351)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_7 11 4 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i5_LC_351)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_8_lut 11 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i6_LC_352)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i6 11 4 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i6_LC_352)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_8 11 4 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i6_LC_352)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_9_lut 11 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i7_LC_353)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i7 11 4 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i7_LC_353)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.add_104_9 11 4 7 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.counter__i7_LC_353)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut 6 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut_LC_354)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut_7688 6 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_20__bdd_4_lut_7688_LC_355)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister_27__I_0_1_lut 12 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.match_84_LC_356)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match_84 12 1 0 # SB_DFFESR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.match_84_LC_356)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i10_4_lut 12 4 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i10_4_lut_LC_357)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i11_4_lut 12 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i11_4_lut_LC_358)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i12_4_lut 11 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i12_4_lut_LC_359)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1572_4_lut 9 2 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i3_LC_360)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i3 9 2 4 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i3_LC_360)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1582_4_lut 9 2 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i2_LC_361)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i2 9 2 7 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i2_LC_361)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1586_3_lut 9 2 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i1_LC_362)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i1 9 2 6 # SB_DFFS (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.state_FSM_i1_LC_362)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i15_4_lut 12 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i15_4_lut_LC_363)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1619_4_lut 6 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i0_LC_364)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i0 6 11 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i0_LC_364)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i166_2_lut 9 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i166_2_lut_LC_365)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_1_lut 5 12 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i1_1_lut_LC_366)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_2_lut 9 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i1_2_lut_LC_367)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut 11 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut_LC_368)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3483_1_lut 5 10 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3483_1_lut_LC_369)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3587_1_lut 6 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3587_1_lut_LC_370)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3588_1_lut 6 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3588_1_lut_LC_371)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3589_1_lut 6 12 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3589_1_lut_LC_372)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3590_1_lut 6 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3590_1_lut_LC_373)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3591_1_lut 6 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3591_1_lut_LC_374)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3592_1_lut 11 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3592_1_lut_LC_375)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3593_1_lut 9 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3593_1_lut_LC_376)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut 2 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut_LC_377)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut_adj_71 8 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i3_4_lut_adj_71_LC_378)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i44_4_lut 9 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i44_4_lut_LC_379)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i5511_2_lut 11 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i5511_2_lut_LC_380)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7561_2_lut_3_lut 11 3 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i7561_2_lut_3_lut_LC_381)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7651_2_lut_4_lut 11 3 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i7651_2_lut_4_lut_LC_382)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i7670_1_lut 9 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i7670_1_lut_LC_383)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i834_2_lut_3_lut 11 3 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i834_2_lut_3_lut_LC_384)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.i9_4_lut 12 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.i9_4_lut_LC_385)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_I_0_3_lut 8 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_80_LC_386)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_80 8 12 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.match32Register_80_LC_386)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i2_3_lut 6 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i1_LC_387)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i1 6 11 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i1_LC_387)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i3_3_lut 6 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i2_LC_388)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i2 6 11 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i2_LC_388)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i4_3_lut 6 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i3_LC_389)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i3 6 11 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i3_LC_389)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i5_3_lut 6 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i4_LC_390)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i4 6 11 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i4_LC_390)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i6_3_lut 6 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i5_LC_391)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i5 6 11 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i5_LC_391)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i7_3_lut 6 11 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i6_LC_392)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i6 6 11 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i6_LC_392)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_35_i8_3_lut 6 11 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i7_LC_393)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i7 6 11 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.shiftRegister_i0_i7_LC_393)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut 6 9 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_394)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut 6 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_395)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.n9069_bdd_4_lut 6 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.n9069_bdd_4_lut_LC_396)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.n9075_bdd_4_lut 6 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.n9075_bdd_4_lut_LC_397)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i1_4_lut 2 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i0_LC_398)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i0 2 11 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i0_LC_398)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i2_4_lut 7 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i1_LC_399)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i1 7 11 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i1_LC_399)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i3_4_lut 11 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i2_LC_400)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i2 11 11 5 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i2_LC_400)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i4_4_lut 9 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i3_LC_401)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i3 9 10 2 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i3_LC_401)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i5_4_lut 8 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i4_LC_402)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i4 8 11 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i4_LC_402)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i6_4_lut 8 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i5_LC_403)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i5 8 10 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i5_LC_403)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i7_4_lut 11 12 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i6_LC_404)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i6 11 12 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i6_LC_404)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.xor_7_i8_4_lut 8 1 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i7_LC_405)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i7 8 1 2 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.intermediateRegister_i7_LC_405)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.LessThan_42_i4_4_lut 11 6 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.LessThan_42_i4_4_lut_LC_406)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_10_lut 8 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i8_LC_407)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i8 8 3 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i8_LC_407)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_10 8 3 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i8_LC_407)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_11_lut 8 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i9_LC_408)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i9 8 3 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i9_LC_408)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_11 8 3 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i9_LC_408)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_12_lut 8 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i10_LC_409)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i10 8 3 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i10_LC_409)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_12 8 3 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i10_LC_409)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_13_lut 8 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i11_LC_410)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i11 8 3 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i11_LC_410)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_13 8 3 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i11_LC_410)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_14_lut 8 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i12_LC_411)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i12 8 3 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i12_LC_411)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_14 8 3 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i12_LC_411)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_15_lut 8 3 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i13_LC_412)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i13 8 3 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i13_LC_412)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_15 8 3 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i13_LC_412)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_16_lut 8 3 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i14_LC_413)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i14 8 3 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i14_LC_413)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_16 8 3 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i14_LC_413)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_17_lut 8 3 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i15_LC_414)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i15 8 3 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i15_LC_414)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_2_lut 8 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i0_LC_415)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i0 8 2 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i0_LC_415)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_2 8 2 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i0_LC_415)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_3_lut 8 2 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i1_LC_416)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i1 8 2 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i1_LC_416)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_3 8 2 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i1_LC_416)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_4_lut 8 2 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i2_LC_417)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i2 8 2 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i2_LC_417)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_4 8 2 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i2_LC_417)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_5_lut 8 2 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i3_LC_418)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i3 8 2 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i3_LC_418)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_5 8 2 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i3_LC_418)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_6_lut 8 2 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i4_LC_419)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i4 8 2 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i4_LC_419)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_6 8 2 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i4_LC_419)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_7_lut 8 2 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i5_LC_420)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i5 8 2 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i5_LC_420)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_7 8 2 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i5_LC_420)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_8_lut 8 2 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i6_LC_421)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i6 8 2 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i6_LC_421)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_8 8 2 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i6_LC_421)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_9_lut 8 2 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i7_LC_422)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i7 8 2 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i7_LC_422)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.add_104_9 8 2 7 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.counter__i7_LC_422)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut 5 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut_LC_423)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut_7697 5 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_20__bdd_4_lut_7697_LC_424)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister_27__I_0_1_lut 7 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.match_84_LC_425)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match_84 7 1 0 # SB_DFFESR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.match_84_LC_425)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i10_4_lut 7 2 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i10_4_lut_LC_426)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i11_4_lut 7 2 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i11_4_lut_LC_427)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i12_4_lut 7 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i12_4_lut_LC_428)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1590_4_lut 9 2 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i2_LC_429)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i2 9 2 3 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i2_LC_429)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i15_4_lut 7 2 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i15_4_lut_LC_430)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1617_3_lut_4_lut 9 2 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i1_LC_431)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i1 9 2 5 # SB_DFFS (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i1_LC_431)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1643_4_lut 8 16 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i0_LC_432)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i0 8 16 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i0_LC_432)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i199_2_lut_3_lut 9 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i199_2_lut_3_lut_LC_433)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_2_lut 8 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i1_2_lut_LC_434)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut 9 2 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i3_LC_435)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i3 9 2 1 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.state_FSM_i3_LC_435)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_adj_73 8 1 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_adj_73_LC_436)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3484_1_lut 9 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3484_1_lut_LC_437)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3594_1_lut 9 12 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3594_1_lut_LC_438)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3595_1_lut 9 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3595_1_lut_LC_439)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3596_1_lut 9 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3596_1_lut_LC_440)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3597_1_lut 8 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3597_1_lut_LC_441)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3598_1_lut 9 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3598_1_lut_LC_442)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3599_1_lut 9 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3599_1_lut_LC_443)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3600_1_lut 9 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3600_1_lut_LC_444)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut 11 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut_LC_445)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut_adj_72 8 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i3_4_lut_adj_72_LC_446)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i44_2_lut 9 2 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i44_2_lut_LC_447)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i7501_2_lut 8 1 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i7501_2_lut_LC_448)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i7621_2_lut_3_lut_4_lut 8 1 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i7621_2_lut_3_lut_4_lut_LC_449)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.i9_4_lut 7 2 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.i9_4_lut_LC_450)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_I_0_3_lut 9 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_80_LC_451)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_80 9 8 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.match32Register_80_LC_451)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i2_3_lut 8 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i1_LC_452)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i1 8 16 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i1_LC_452)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i3_3_lut 8 16 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i2_LC_453)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i2 8 16 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i2_LC_453)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i4_3_lut 8 16 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i3_LC_454)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i3 8 16 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i3_LC_454)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i5_3_lut 8 16 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i4_LC_455)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i4 8 16 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i4_LC_455)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i6_3_lut 8 16 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i5_LC_456)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i5 8 16 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i5_LC_456)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i7_3_lut 8 16 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i6_LC_457)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i6 8 16 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i6_LC_457)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_35_i8_3_lut 8 16 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i7_LC_458)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i7 8 16 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.shiftRegister_i0_i7_LC_458)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut 5 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_459)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut 5 9 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_460)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.n9081_bdd_4_lut 5 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.n9081_bdd_4_lut_LC_461)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.n9087_bdd_4_lut 5 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.n9087_bdd_4_lut_LC_462)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i1_4_lut 11 16 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i0_LC_463)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i0 11 16 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i0_LC_463)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i2_4_lut 8 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i1_LC_464)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i1 8 15 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i1_LC_464)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i3_4_lut 11 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i2_LC_465)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i2 11 13 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i2_LC_465)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i4_4_lut 11 14 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i3_LC_466)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i3 11 14 3 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i3_LC_466)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i5_4_lut 8 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i4_LC_467)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i4 8 13 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i4_LC_467)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i6_4_lut 8 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i5_LC_468)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i5 8 14 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i5_LC_468)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i7_4_lut 9 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i6_LC_469)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i6 9 13 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i6_LC_469)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.xor_7_i8_4_lut 7 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i7_LC_470)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i7 7 13 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.intermediateRegister_i7_LC_470)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_10_lut 6 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i8_LC_471)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i8 6 4 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i8_LC_471)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_10 6 4 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i8_LC_471)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_11_lut 6 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i9_LC_472)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i9 6 4 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i9_LC_472)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_11 6 4 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i9_LC_472)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_12_lut 6 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i10_LC_473)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i10 6 4 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i10_LC_473)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_12 6 4 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i10_LC_473)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_13_lut 6 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i11_LC_474)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i11 6 4 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i11_LC_474)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_13 6 4 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i11_LC_474)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_14_lut 6 4 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i12_LC_475)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i12 6 4 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i12_LC_475)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_14 6 4 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i12_LC_475)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_15_lut 6 4 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i13_LC_476)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i13 6 4 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i13_LC_476)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_15 6 4 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i13_LC_476)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_16_lut 6 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i14_LC_477)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i14 6 4 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i14_LC_477)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_16 6 4 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i14_LC_477)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_17_lut 6 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i15_LC_478)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i15 6 4 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i15_LC_478)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_2_lut 6 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i0_LC_479)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i0 6 3 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i0_LC_479)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_2 6 3 0 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i0_LC_479)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_3_lut 6 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i1_LC_480)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i1 6 3 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i1_LC_480)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_3 6 3 1 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i1_LC_480)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_4_lut 6 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i2_LC_481)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i2 6 3 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i2_LC_481)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_4 6 3 2 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i2_LC_481)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_5_lut 6 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i3_LC_482)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i3 6 3 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i3_LC_482)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_5 6 3 3 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i3_LC_482)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_6_lut 6 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i4_LC_483)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i4 6 3 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i4_LC_483)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_6 6 3 4 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i4_LC_483)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_7_lut 6 3 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i5_LC_484)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i5 6 3 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i5_LC_484)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_7 6 3 5 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i5_LC_484)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_8_lut 6 3 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i6_LC_485)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i6 6 3 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i6_LC_485)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_8 6 3 6 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i6_LC_485)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_9_lut 6 3 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i7_LC_486)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i7 6 3 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i7_LC_486)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.add_104_9 6 3 7 # SB_CARRY (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.counter__i7_LC_486)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut 5 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut_LC_487)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut_7706 5 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_20__bdd_4_lut_7706_LC_488)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister_27__I_0_1_lut 11 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.match_84_LC_489)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match_84 11 1 0 # SB_DFFESR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.match_84_LC_489)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i10_4_lut 7 3 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i10_4_lut_LC_490)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i11_3_lut 9 1 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.run_83_LC_491)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.run_83 9 1 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.run_83_LC_491)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i11_4_lut 5 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i11_4_lut_LC_492)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i12_4_lut 5 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i12_4_lut_LC_493)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i15_4_lut 7 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i15_4_lut_LC_494)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1657_4_lut 7 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i0_LC_495)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i0 7 5 0 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i0_LC_495)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1667_4_lut 9 3 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i2_LC_496)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i2 9 3 5 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i2_LC_496)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1669_4_lut 9 3 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i3_LC_497)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i3 9 3 7 # SB_DFFR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i3_LC_497)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i18_4_lut 12 3 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i18_4_lut_LC_498)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut 9 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_LC_499)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_74 9 5 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_74_LC_500)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_76 12 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i1_2_lut_adj_76_LC_501)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_3_lut 9 1 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.run_83_LC_502)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.run_83 9 1 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.run_83_LC_502)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut 9 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i1_LC_503)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i1 9 3 1 # SB_DFFS (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.state_FSM_i1_LC_503)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_adj_75 9 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_adj_75_LC_504)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i232_2_lut 9 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i232_2_lut_LC_505)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3486_1_lut 9 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3486_1_lut_LC_506)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3601_1_lut 9 7 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3601_1_lut_LC_507)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3602_1_lut 9 7 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3602_1_lut_LC_508)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3603_1_lut 6 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3603_1_lut_LC_509)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3604_1_lut 6 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3604_1_lut_LC_510)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3605_1_lut 9 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3605_1_lut_LC_511)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3606_1_lut 6 5 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3606_1_lut_LC_512)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3607_1_lut 6 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3607_1_lut_LC_513)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut 12 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut_LC_514)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut_adj_77 11 3 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i3_4_lut_adj_77_LC_515)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i44_4_lut 9 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i44_4_lut_LC_516)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i4996_3_lut 11 2 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i25_LC_517)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i25 11 2 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i25_LC_517)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i4997_3_lut 9 1 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i25_LC_518)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i25 9 1 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i25_LC_518)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7564_4_lut 9 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i7564_4_lut_LC_519)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7644_4_lut 9 1 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i7644_4_lut_LC_520)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i7667_1_lut_2_lut_3_lut 9 1 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i7667_1_lut_2_lut_3_lut_LC_521)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i890_2_lut_3_lut 9 1 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i890_2_lut_3_lut_LC_522)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.i9_4_lut 7 3 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.i9_4_lut_LC_523)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_I_0_3_lut 9 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_80_LC_524)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_80 9 4 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.match32Register_80_LC_524)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i2_3_lut 7 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i1_LC_525)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i1 7 5 1 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i1_LC_525)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i3_3_lut 7 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i2_LC_526)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i2 7 5 2 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i2_LC_526)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i4_3_lut 7 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i3_LC_527)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i3 7 5 3 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i3_LC_527)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i5_3_lut 7 5 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i4_LC_528)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i4 7 5 4 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i4_LC_528)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i6_3_lut 7 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i5_LC_529)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i5 7 5 5 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i5_LC_529)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i7_3_lut 7 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i6_LC_530)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i6 7 5 6 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i6_LC_530)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_35_i8_3_lut 7 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i7_LC_531)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i7 7 5 7 # SB_DFFE (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.shiftRegister_i0_i7_LC_531)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut 5 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_532)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut 5 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_533)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.n9093_bdd_4_lut 5 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.n9093_bdd_4_lut_LC_534)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.n9099_bdd_4_lut 5 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.n9099_bdd_4_lut_LC_535)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i1_4_lut 12 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i0_LC_536)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i0 12 3 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i0_LC_536)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i2_4_lut 12 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i1_LC_537)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i1 12 7 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i1_LC_537)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i3_4_lut 11 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i2_LC_538)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i2 11 6 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i2_LC_538)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i4_4_lut 12 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i3_LC_539)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i3 12 4 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i3_LC_539)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i5_4_lut 11 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i4_LC_540)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i4 11 3 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i4_LC_540)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i6_4_lut 9 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i5_LC_541)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i5 9 5 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i5_LC_541)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i7_4_lut 7 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i6_LC_542)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i6 7 2 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i6_LC_542)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.xor_7_i8_4_lut 7 3 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i7_LC_543)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i7 7 3 0 # SB_DFFSR (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.intermediateRegister_i7_LC_543)
set_location Inst_eia232.Inst_prescaler.i5470_2_lut 5 5 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_prescaler.i5470_2_lut_LC_544)
set_location Inst_eia232.Inst_prescaler.i6620_1_lut 2 16 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_prescaler.counter_922_923__i1_LC_545)
set_location Inst_eia232.Inst_prescaler.counter_922_923__i1 2 16 1 # SB_DFFSR (LogicCell: Inst_eia232.Inst_prescaler.counter_922_923__i1_LC_545)
set_location Inst_eia232.Inst_prescaler.i6622_2_lut 2 16 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_prescaler.counter_922_923__i2_LC_546)
set_location Inst_eia232.Inst_prescaler.counter_922_923__i2 2 16 0 # SB_DFFSR (LogicCell: Inst_eia232.Inst_prescaler.counter_922_923__i2_LC_546)
set_location Inst_eia232.Inst_receiver.counter_4__I_0_71_i7_2_lut 5 4 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_4__I_0_71_i7_2_lut_LC_547)
set_location Inst_eia232.Inst_receiver.i1106_2_lut_3_lut 4 1 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bitcount_i1_LC_548)
set_location Inst_eia232.Inst_receiver.bitcount_i1 4 1 4 # SB_DFFSR (LogicCell: Inst_eia232.Inst_receiver.bitcount_i1_LC_548)
set_location Inst_eia232.Inst_receiver.i1108_2_lut_3_lut 4 1 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1108_2_lut_3_lut_LC_549)
set_location Inst_eia232.Inst_receiver.i1113_2_lut_4_lut 4 1 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bitcount_i2_LC_550)
set_location Inst_eia232.Inst_receiver.bitcount_i2 4 1 0 # SB_DFFSR (LogicCell: Inst_eia232.Inst_receiver.bitcount_i2_LC_550)
set_location Inst_eia232.Inst_receiver.i1120_3_lut 4 1 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bitcount_i3_LC_551)
set_location Inst_eia232.Inst_receiver.bitcount_i3 4 1 2 # SB_DFFSR (LogicCell: Inst_eia232.Inst_receiver.bitcount_i3_LC_551)
set_location Inst_eia232.Inst_receiver.i11_4_lut 7 7 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i1_LC_552)
set_location Inst_eia232.Inst_receiver.dataBuf_i1 7 7 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i1_LC_552)
set_location Inst_eia232.Inst_receiver.i1227_4_lut 4 2 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bytecount_i2_LC_553)
set_location Inst_eia232.Inst_receiver.bytecount_i2 4 2 3 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.bytecount_i2_LC_553)
set_location Inst_eia232.Inst_receiver.i12_3_lut 4 10 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i12_3_lut_LC_554)
set_location Inst_eia232.Inst_receiver.i12_4_lut 4 3 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i7_LC_555)
set_location Inst_eia232.Inst_receiver.opcode_i7 4 3 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i7_LC_555)
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_89 4 3 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i6_LC_556)
set_location Inst_eia232.Inst_receiver.opcode_i6 4 3 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i6_LC_556)
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_90 4 3 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i5_LC_557)
set_location Inst_eia232.Inst_receiver.opcode_i5 4 3 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i5_LC_557)
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_91 4 3 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i4_LC_558)
set_location Inst_eia232.Inst_receiver.opcode_i4 4 3 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i4_LC_558)
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_92 5 6 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i3_LC_559)
set_location Inst_eia232.Inst_receiver.opcode_i3 5 6 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i3_LC_559)
set_location Inst_eia232.Inst_receiver.i12_4_lut_adj_93 5 6 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i2_LC_560)
set_location Inst_eia232.Inst_receiver.opcode_i2 5 6 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i2_LC_560)
set_location Inst_eia232.Inst_receiver.i132_2_lut 4 6 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i132_2_lut_LC_561)
set_location Inst_eia232.Inst_receiver.i13_3_lut 4 10 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i13_3_lut_LC_562)
set_location Inst_eia232.Inst_receiver.i1_2_lut 4 3 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_LC_563)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut 5 6 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_LC_564)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut 4 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.arm_53_LC_565)
set_location Inst_core.Inst_decoder.arm_53 4 5 3 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.arm_53_LC_565)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_103 4 6 6 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigval__i3_LC_566)
set_location Inst_core.Inst_decoder.wrtrigval__i3 4 6 6 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigval__i3_LC_566)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_105 4 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i3_LC_567)
set_location Inst_core.Inst_decoder.wrtrigmask__i3 4 6 1 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i3_LC_567)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_106 4 6 7 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i3_LC_568)
set_location Inst_core.Inst_decoder.wrtrigcfg__i3 4 6 7 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i3_LC_568)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_95 4 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigval__i1_LC_569)
set_location Inst_core.Inst_decoder.wrtrigval__i1 4 6 2 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigval__i1_LC_569)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_97 4 3 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_97_LC_570)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_98 4 3 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_4_lut_adj_98_LC_571)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_108 4 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i0_LC_572)
set_location Inst_core.Inst_decoder.wrtrigcfg__i0 4 5 7 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i0_LC_572)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_109 5 6 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_109_LC_573)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_85 5 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrsize_55_LC_574)
set_location Inst_core.Inst_decoder.wrsize_55 5 4 0 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrsize_55_LC_574)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_87 4 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigval__i0_LC_575)
set_location Inst_core.Inst_decoder.wrtrigval__i0 4 5 0 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigval__i0_LC_575)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_94 4 4 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_94_LC_576)
set_location Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_96 5 5 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_3_lut_adj_96_LC_577)
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut 4 5 1 # SB_LUT4 (LogicCell: Inst_eia232.id_32_LC_578)
set_location Inst_eia232.id_32 4 5 1 # SB_DFFSR (LogicCell: Inst_eia232.id_32_LC_578)
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_100 4 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i1_LC_579)
set_location Inst_core.Inst_decoder.wrtrigcfg__i1 4 4 7 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i1_LC_579)
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_101 4 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i2_LC_580)
set_location Inst_core.Inst_decoder.wrtrigcfg__i2 4 4 2 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigcfg__i2_LC_580)
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_102 4 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i1_LC_581)
set_location Inst_core.Inst_decoder.wrtrigmask__i1 4 6 3 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i1_LC_581)
set_location Inst_eia232.Inst_receiver.i1_2_lut_4_lut_adj_104 4 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i2_LC_582)
set_location Inst_core.Inst_decoder.wrtrigmask__i2 4 6 4 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i2_LC_582)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_107 5 5 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_adj_107_LC_583)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_80 5 5 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_adj_80_LC_584)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_81 4 5 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_adj_81_LC_585)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_82 4 4 5 # SB_LUT4 (LogicCell: Inst_eia232.xoff_34_LC_586)
set_location Inst_eia232.xoff_34 4 4 5 # SB_DFFSR (LogicCell: Inst_eia232.xoff_34_LC_586)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_83 4 4 1 # SB_LUT4 (LogicCell: Inst_eia232.xon_33_LC_587)
set_location Inst_eia232.xon_33 4 4 1 # SB_DFFSR (LogicCell: Inst_eia232.xon_33_LC_587)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_84 4 4 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_2_lut_adj_84_LC_588)
set_location Inst_eia232.Inst_receiver.i1_2_lut_adj_88 4 1 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bitcount_i0_LC_589)
set_location Inst_eia232.Inst_receiver.bitcount_i0 4 1 3 # SB_DFFSR (LogicCell: Inst_eia232.Inst_receiver.bitcount_i0_LC_589)
set_location Inst_eia232.Inst_receiver.i1_4_lut 4 2 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i1_4_lut_LC_590)
set_location Inst_eia232.Inst_receiver.i21_3_lut_3_lut 5 2 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i21_3_lut_3_lut_LC_591)
set_location Inst_eia232.Inst_receiver.i24_4_lut 4 1 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i24_4_lut_LC_592)
set_location Inst_eia232.Inst_receiver.i25_4_lut 4 2 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i25_4_lut_LC_593)
set_location Inst_eia232.Inst_receiver.i2_3_lut 5 3 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i2_3_lut_LC_594)
set_location Inst_eia232.Inst_receiver.i2_3_lut_4_lut 4 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigval__i2_LC_595)
set_location Inst_core.Inst_decoder.wrtrigval__i2 4 6 0 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigval__i2_LC_595)
set_location Inst_eia232.Inst_receiver.i2_3_lut_adj_86 5 3 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i2_3_lut_adj_86_LC_596)
set_location Inst_eia232.Inst_receiver.i2_3_lut_adj_99 5 2 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i2_3_lut_adj_99_LC_597)
set_location Inst_eia232.Inst_receiver.i2_4_lut 4 4 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i2_4_lut_LC_598)
set_location Inst_eia232.Inst_receiver.i3313_2_lut 5 5 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i3313_2_lut_LC_599)
set_location Inst_eia232.Inst_receiver.i3_4_lut 5 4 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i3_4_lut_LC_600)
set_location Inst_eia232.Inst_receiver.i3_4_lut_adj_79 4 1 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i3_4_lut_adj_79_LC_601)
set_location Inst_eia232.Inst_receiver.i4338_4_lut 5 2 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i4338_4_lut_LC_602)
set_location Inst_eia232.Inst_receiver.i4353_3_lut_4_lut 4 3 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i8_LC_603)
set_location Inst_eia232.Inst_receiver.opcode_i8 4 3 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i8_LC_603)
set_location Inst_eia232.Inst_receiver.i4354_3_lut_4_lut 5 7 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i32_LC_604)
set_location Inst_eia232.Inst_receiver.dataBuf_i32 5 7 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i32_LC_604)
set_location Inst_eia232.Inst_receiver.i4472_4_lut 5 6 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.opcode_i1_LC_605)
set_location Inst_eia232.Inst_receiver.opcode_i1 5 6 2 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.opcode_i1_LC_605)
set_location Inst_eia232.Inst_receiver.i5570_3_lut_4_lut 5 3 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i5570_3_lut_4_lut_LC_606)
set_location Inst_eia232.Inst_receiver.i5572_2_lut 4 2 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i5572_2_lut_LC_607)
set_location Inst_eia232.Inst_receiver.i5573_3_lut_4_lut 4 2 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bytecount_i1_LC_608)
set_location Inst_eia232.Inst_receiver.bytecount_i1 4 2 1 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.bytecount_i1_LC_608)
set_location Inst_eia232.Inst_receiver.i6584_1_lut 5 3 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_925__i0_LC_609)
set_location Inst_eia232.Inst_receiver.counter_925__i0 5 3 6 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.counter_925__i0_LC_609)
set_location Inst_eia232.Inst_receiver.i6586_2_lut 5 3 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_925__i1_LC_610)
set_location Inst_eia232.Inst_receiver.counter_925__i1 5 3 2 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.counter_925__i1_LC_610)
set_location Inst_eia232.Inst_receiver.i6593_2_lut_3_lut 5 3 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_925__i2_LC_611)
set_location Inst_eia232.Inst_receiver.counter_925__i2 5 3 1 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.counter_925__i2_LC_611)
set_location Inst_eia232.Inst_receiver.i6596_2_lut_3_lut 5 4 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i6596_2_lut_3_lut_LC_612)
set_location Inst_eia232.Inst_receiver.i6600_2_lut_4_lut 5 3 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_925__i3_LC_613)
set_location Inst_eia232.Inst_receiver.counter_925__i3 5 3 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.counter_925__i3_LC_613)
set_location Inst_eia232.Inst_receiver.i6607_3_lut 5 3 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.counter_925__i4_LC_614)
set_location Inst_eia232.Inst_receiver.counter_925__i4 5 3 3 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.counter_925__i4_LC_614)
set_location Inst_eia232.Inst_receiver.i7214_2_lut 4 2 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7214_2_lut_LC_615)
set_location Inst_eia232.Inst_receiver.i7481_2_lut_3_lut 5 2 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7481_2_lut_3_lut_LC_616)
set_location Inst_eia232.Inst_receiver.i7483_2_lut 5 1 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7483_2_lut_LC_617)
set_location Inst_eia232.Inst_receiver.i7487_2_lut 5 1 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7487_2_lut_LC_618)
set_location Inst_eia232.Inst_receiver.i7493_4_lut 4 1 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7493_4_lut_LC_619)
set_location Inst_eia232.Inst_receiver.i7495_2_lut 4 2 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7495_2_lut_LC_620)
set_location Inst_eia232.Inst_receiver.i7549_4_lut 4 2 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7549_4_lut_LC_621)
set_location Inst_eia232.Inst_receiver.i7571_2_lut 5 5 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7571_2_lut_LC_622)
set_location Inst_eia232.Inst_receiver.i7585_3_lut 6 5 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.bytecount_i0_LC_623)
set_location Inst_eia232.Inst_receiver.bytecount_i0 6 5 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_receiver.bytecount_i0_LC_623)
set_location Inst_eia232.Inst_receiver.i7624_2_lut_3_lut 5 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrspeed_54_LC_624)
set_location Inst_core.Inst_decoder.wrspeed_54 5 4 1 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrspeed_54_LC_624)
set_location Inst_eia232.Inst_receiver.i7631_2_lut_4_lut 4 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.reset_52_LC_625)
set_location Inst_core.Inst_decoder.reset_52 4 5 2 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.reset_52_LC_625)
set_location Inst_eia232.Inst_receiver.i7634_2_lut_3_lut 5 1 0 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.executePrev_36_LC_626)
set_location Inst_core.Inst_decoder.executePrev_36 5 1 0 # SB_DFF (LogicCell: Inst_core.Inst_decoder.executePrev_36_LC_626)
set_location Inst_eia232.Inst_receiver.i7637_2_lut_3_lut 4 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i0_LC_627)
set_location Inst_core.Inst_decoder.wrtrigmask__i0 4 5 6 # SB_DFFSR (LogicCell: Inst_core.Inst_decoder.wrtrigmask__i0_LC_627)
set_location Inst_eia232.Inst_receiver.i7647_3_lut 5 2 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7647_3_lut_LC_628)
set_location Inst_eia232.Inst_receiver.i7653_4_lut 5 2 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.i7653_4_lut_LC_629)
set_location Inst_eia232.Inst_receiver.n9123_bdd_4_lut 5 1 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_i1_LC_630)
set_location Inst_eia232.Inst_receiver.state_i1 5 1 3 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.state_i1_LC_630)
set_location Inst_eia232.Inst_receiver.state_1__bdd_4_lut 5 1 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_1__bdd_4_lut_LC_631)
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_0_i3_4_lut 5 2 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_0_i3_4_lut_LC_632)
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_0_i7_4_lut 5 2 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_i0_LC_633)
set_location Inst_eia232.Inst_receiver.state_i0 5 2 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.state_i0_LC_633)
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_2_i6_4_lut 5 1 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_2_i6_4_lut_LC_634)
set_location Inst_eia232.Inst_receiver.state_2__I_0_68_Mux_2_i7_4_lut 5 1 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.state_i2_LC_635)
set_location Inst_eia232.Inst_receiver.state_i2 5 1 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.state_i2_LC_635)
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i1_3_lut 2 5 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bytes_2__I_0_i1_3_lut_LC_636)
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i3_3_lut 2 5 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bytes_2__I_0_i3_3_lut_LC_637)
set_location Inst_eia232.Inst_transmitter.bytes_2__I_0_i7_4_lut 2 5 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.disabled_90_LC_638)
set_location Inst_eia232.Inst_transmitter.disabled_90 2 5 5 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.disabled_90_LC_638)
set_location Inst_eia232.Inst_transmitter.i1135_2_lut 1 6 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bits__i1_LC_639)
set_location Inst_eia232.Inst_transmitter.bits__i1 1 6 6 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bits__i1_LC_639)
set_location Inst_eia232.Inst_transmitter.i1142_2_lut_3_lut 1 6 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bits__i2_LC_640)
set_location Inst_eia232.Inst_transmitter.bits__i2 1 6 1 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bits__i2_LC_640)
set_location Inst_eia232.Inst_transmitter.i1149_3_lut_4_lut 1 6 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bits__i3_LC_641)
set_location Inst_eia232.Inst_transmitter.bits__i3 1 6 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bits__i3_LC_641)
set_location Inst_eia232.Inst_transmitter.i1164_2_lut 1 7 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.counter__i1_LC_642)
set_location Inst_eia232.Inst_transmitter.counter__i1 1 7 3 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.counter__i1_LC_642)
set_location Inst_eia232.Inst_transmitter.i1166_2_lut 1 7 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1166_2_lut_LC_643)
set_location Inst_eia232.Inst_transmitter.i1171_2_lut_3_lut 1 7 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.counter__i2_LC_644)
set_location Inst_eia232.Inst_transmitter.counter__i2 1 7 5 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.counter__i2_LC_644)
set_location Inst_eia232.Inst_transmitter.i1178_2_lut_3_lut_4_lut 1 7 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.counter__i3_LC_645)
set_location Inst_eia232.Inst_transmitter.counter__i3 1 7 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.counter__i3_LC_645)
set_location Inst_eia232.Inst_transmitter.i1185_3_lut_4_lut 1 7 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.counter__i4_LC_646)
set_location Inst_eia232.Inst_transmitter.counter__i4 1 7 2 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.counter__i4_LC_646)
set_location Inst_eia232.Inst_transmitter.i1199_2_lut 1 5 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bytes_i1_LC_647)
set_location Inst_eia232.Inst_transmitter.bytes_i1 1 5 2 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bytes_i1_LC_647)
set_location Inst_eia232.Inst_transmitter.i1201_rep_51_2_lut 2 5 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1201_rep_51_2_lut_LC_648)
set_location Inst_eia232.Inst_transmitter.i1206_3_lut 1 5 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bytes_i2_LC_649)
set_location Inst_eia232.Inst_transmitter.bytes_i2 1 5 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bytes_i2_LC_649)
set_location Inst_eia232.Inst_transmitter.i1528_2_lut 1 2 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bits__i0_LC_650)
set_location Inst_eia232.Inst_transmitter.bits__i0 1 2 0 # SB_DFFSR (LogicCell: Inst_eia232.Inst_transmitter.bits__i0_LC_650)
set_location Inst_eia232.Inst_transmitter.i1529_2_lut 1 8 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.counter__i0_LC_651)
set_location Inst_eia232.Inst_transmitter.counter__i0 1 8 0 # SB_DFFSR (LogicCell: Inst_eia232.Inst_transmitter.counter__i0_LC_651)
set_location Inst_eia232.Inst_transmitter.i1623_2_lut_3_lut 1 5 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.bytes_i0_LC_652)
set_location Inst_eia232.Inst_transmitter.bytes_i0 1 5 1 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.bytes_i0_LC_652)
set_location Inst_eia232.Inst_transmitter.i1_2_lut 4 11 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_2_lut_LC_653)
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut 4 11 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_LC_654)
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_4_lut 1 7 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_4_lut_LC_655)
set_location Inst_eia232.Inst_transmitter.i1_2_lut_3_lut_adj_118 1 4 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i10_LC_656)
set_location Inst_eia232.Inst_transmitter.txBuffer_i10 1 4 3 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i10_LC_656)
set_location Inst_eia232.Inst_transmitter.i1_2_lut_adj_114 4 4 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_2_lut_adj_114_LC_657)
set_location Inst_eia232.Inst_transmitter.i1_3_lut 2 5 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_3_lut_LC_658)
set_location Inst_eia232.Inst_transmitter.i1_3_lut_adj_117 1 4 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i1_3_lut_adj_117_LC_659)
set_location Inst_eia232.Inst_transmitter.i1_4_lut 1 4 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.state_i0_LC_660)
set_location Inst_eia232.Inst_transmitter.state_i0 1 4 4 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.state_i0_LC_660)
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut 2 6 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i1_LC_661)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i1 2 6 0 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i1_LC_661)
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_110 2 6 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i2_LC_662)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i2 2 6 1 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i2_LC_662)
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_111 2 6 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i3_LC_663)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i3 2 6 2 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i3_LC_663)
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_112 2 6 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i6_LC_664)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i6 2 6 3 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i6_LC_664)
set_location Inst_eia232.Inst_transmitter.i1_4_lut_4_lut_adj_113 2 6 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i1_LC_665)
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i1 2 6 4 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i1_LC_665)
set_location Inst_eia232.Inst_transmitter.i20_3_lut_3_lut_4_lut 2 2 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i20_3_lut_3_lut_4_lut_LC_666)
set_location Inst_eia232.Inst_transmitter.i2444_3_lut 2 3 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i2444_3_lut_LC_667)
set_location Inst_eia232.Inst_transmitter.i2445_4_lut 2 3 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i0_LC_668)
set_location Inst_eia232.Inst_transmitter.byte__i0 2 3 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i0_LC_668)
set_location Inst_eia232.Inst_transmitter.i2505_3_lut 2 3 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i2505_3_lut_LC_669)
set_location Inst_eia232.Inst_transmitter.i2506_3_lut 2 3 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i6_LC_670)
set_location Inst_eia232.Inst_transmitter.byte__i6 2 3 5 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i6_LC_670)
set_location Inst_eia232.Inst_transmitter.i2519_4_lut 2 4 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i4_LC_671)
set_location Inst_eia232.Inst_transmitter.byte__i4 2 4 7 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i4_LC_671)
set_location Inst_eia232.Inst_transmitter.i2524_4_lut 2 3 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i3_LC_672)
set_location Inst_eia232.Inst_transmitter.byte__i3 2 3 3 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i3_LC_672)
set_location Inst_eia232.Inst_transmitter.i2531_4_lut 2 3 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i2_LC_673)
set_location Inst_eia232.Inst_transmitter.byte__i2 2 3 7 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i2_LC_673)
set_location Inst_eia232.Inst_transmitter.i2536_4_lut 2 4 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i1_LC_674)
set_location Inst_eia232.Inst_transmitter.byte__i1 2 4 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.byte__i1_LC_674)
set_location Inst_eia232.Inst_transmitter.i2_3_lut 2 5 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i2_3_lut_LC_675)
set_location Inst_eia232.Inst_transmitter.i2_3_lut_adj_116 4 11 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.busy_87_LC_676)
set_location Inst_eia232.Inst_transmitter.busy_87 4 11 0 # SB_DFFSS (LogicCell: Inst_eia232.Inst_transmitter.busy_87_LC_676)
set_location Inst_eia232.Inst_transmitter.i2_4_lut 1 6 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i2_4_lut_LC_677)
set_location Inst_eia232.Inst_transmitter.i2_4_lut_adj_115 1 6 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i2_4_lut_adj_115_LC_678)
set_location Inst_eia232.Inst_transmitter.i3070_1_lut 1 1 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.paused_91_LC_679)
set_location Inst_eia232.Inst_transmitter.paused_91 1 1 0 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.paused_91_LC_679)
set_location Inst_eia232.Inst_transmitter.i3103_2_lut 4 11 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i3103_2_lut_LC_680)
set_location Inst_eia232.Inst_transmitter.i3105_2_lut 2 4 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i3105_2_lut_LC_681)
set_location Inst_eia232.Inst_transmitter.i3553_2_lut 4 11 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i3553_2_lut_LC_682)
set_location Inst_eia232.Inst_transmitter.i3560_2_lut_3_lut 1 7 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i3560_2_lut_3_lut_LC_683)
set_location Inst_eia232.Inst_transmitter.i361_2_lut 4 11 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i361_2_lut_LC_684)
set_location Inst_eia232.Inst_transmitter.i4027_4_lut_4_lut 2 6 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i3_LC_685)
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i3 2 6 6 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i3_LC_685)
set_location Inst_eia232.Inst_transmitter.i4030_4_lut_4_lut 2 7 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i2_LC_686)
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i2 2 7 0 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i2_LC_686)
set_location Inst_eia232.Inst_transmitter.i4059_4_lut_4_lut 7 6 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i0_LC_687)
set_location Inst_eia232.Inst_transmitter.disabledBuffer_i0 7 6 7 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.disabledBuffer_i0_LC_687)
set_location Inst_eia232.Inst_transmitter.i4730_4_lut 2 7 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i7_LC_688)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i7 2 7 7 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i7_LC_688)
set_location Inst_eia232.Inst_transmitter.i4735_3_lut 1 3 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i7_LC_689)
set_location Inst_eia232.Inst_transmitter.txBuffer_i7 1 3 0 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i7_LC_689)
set_location Inst_eia232.Inst_transmitter.i4737_3_lut 1 3 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i9_LC_690)
set_location Inst_eia232.Inst_transmitter.txBuffer_i9 1 3 7 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i9_LC_690)
set_location Inst_eia232.Inst_transmitter.i5477_2_lut 1 9 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i0_LC_691)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i0 1 9 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i0_LC_691)
set_location Inst_eia232.Inst_transmitter.i5539_2_lut 2 4 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i5539_2_lut_LC_692)
set_location Inst_eia232.Inst_transmitter.i5541_2_lut 1 9 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i4_LC_693)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i4 1 9 1 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i4_LC_693)
set_location Inst_eia232.Inst_transmitter.i5542_2_lut 1 9 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i5_LC_694)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i5 1 9 2 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i5_LC_694)
set_location Inst_eia232.Inst_transmitter.i5581_2_lut 2 5 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i5581_2_lut_LC_695)
set_location Inst_eia232.Inst_transmitter.i5585_2_lut 1 6 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i5585_2_lut_LC_696)
set_location Inst_eia232.Inst_transmitter.i7274_2_lut 1 7 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i7274_2_lut_LC_697)
set_location Inst_eia232.Inst_transmitter.i7530_2_lut 2 3 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i7530_2_lut_LC_698)
set_location Inst_eia232.Inst_transmitter.i7532_2_lut 2 3 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i7532_2_lut_LC_699)
set_location Inst_eia232.Inst_transmitter.i7548_2_lut 2 4 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i7548_2_lut_LC_700)
set_location Inst_eia232.Inst_transmitter.i7569_2_lut 2 4 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i7569_2_lut_LC_701)
set_location Inst_eia232.Inst_transmitter.i7615_4_lut 2 9 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i5_LC_702)
set_location Inst_eia232.Inst_transmitter.byte__i5 2 9 6 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.byte__i5_LC_702)
set_location Inst_eia232.Inst_transmitter.i7618_2_lut 2 1 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i8_LC_703)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i8 2 1 0 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i8_LC_703)
set_location Inst_eia232.Inst_transmitter.i7639_4_lut 2 7 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byte__i7_LC_704)
set_location Inst_eia232.Inst_transmitter.byte__i7 2 7 3 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.byte__i7_LC_704)
set_location Inst_eia232.Inst_transmitter.i938_2_lut 4 14 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.i938_2_lut_LC_705)
set_location Inst_eia232.Inst_transmitter.mux_650_i7_3_lut 2 2 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.mux_650_i7_3_lut_LC_706)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i2_3_lut 1 3 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i2_LC_707)
set_location Inst_eia232.Inst_transmitter.txBuffer_i2 1 3 5 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i2_LC_707)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i3_3_lut 1 3 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i3_LC_708)
set_location Inst_eia232.Inst_transmitter.txBuffer_i3 1 3 4 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i3_LC_708)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i4_3_lut 1 3 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i4_LC_709)
set_location Inst_eia232.Inst_transmitter.txBuffer_i4 1 3 3 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i4_LC_709)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i5_3_lut 1 3 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i5_LC_710)
set_location Inst_eia232.Inst_transmitter.txBuffer_i5 1 3 2 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i5_LC_710)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i6_3_lut 1 3 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i6_LC_711)
set_location Inst_eia232.Inst_transmitter.txBuffer_i6 1 3 1 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i6_LC_711)
set_location Inst_eia232.Inst_transmitter.txBuffer_9__I_0_i8_3_lut 1 3 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i8_LC_712)
set_location Inst_eia232.Inst_transmitter.txBuffer_i8 1 3 6 # SB_DFFE (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i8_LC_712)
set_location Inst_eia232.i5466_2_lut_4_lut 5 1 4 # SB_LUT4 (LogicCell: Inst_eia232.i5466_2_lut_4_lut_LC_713)
set_location i12_4_lut 12 8 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i12_LC_714)
set_location Inst_eia232.Inst_receiver.dataBuf_i12 12 8 2 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i12_LC_714)
set_location i12_4_lut_adj_123 7 4 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i11_LC_715)
set_location Inst_eia232.Inst_receiver.dataBuf_i11 7 4 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i11_LC_715)
set_location i12_4_lut_adj_124 11 10 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i19_LC_716)
set_location Inst_eia232.Inst_receiver.dataBuf_i19 11 10 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i19_LC_716)
set_location i12_4_lut_adj_125 8 8 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i10_LC_717)
set_location Inst_eia232.Inst_receiver.dataBuf_i10 8 8 2 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i10_LC_717)
set_location i12_4_lut_adj_126 5 6 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i5_LC_718)
set_location Inst_eia232.Inst_receiver.dataBuf_i5 5 6 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i5_LC_718)
set_location i12_4_lut_adj_127 8 4 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i14_LC_719)
set_location Inst_eia232.Inst_receiver.dataBuf_i14 8 4 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i14_LC_719)
set_location i12_4_lut_adj_128 7 6 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i4_LC_720)
set_location Inst_eia232.Inst_receiver.dataBuf_i4 7 6 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i4_LC_720)
set_location i12_4_lut_adj_129 9 9 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i13_LC_721)
set_location Inst_eia232.Inst_receiver.dataBuf_i13 9 9 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i13_LC_721)
set_location i12_4_lut_adj_131 11 10 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i17_LC_722)
set_location Inst_eia232.Inst_receiver.dataBuf_i17 11 10 2 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i17_LC_722)
set_location i12_4_lut_adj_132 7 9 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i16_LC_723)
set_location Inst_eia232.Inst_receiver.dataBuf_i16 7 9 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i16_LC_723)
set_location i12_4_lut_adj_133 6 2 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i3_LC_724)
set_location Inst_eia232.Inst_receiver.dataBuf_i3 6 2 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i3_LC_724)
set_location i12_4_lut_adj_134 5 7 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i2_LC_725)
set_location Inst_eia232.Inst_receiver.dataBuf_i2 5 7 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i2_LC_725)
set_location i12_4_lut_adj_135 11 10 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i15_LC_726)
set_location Inst_eia232.Inst_receiver.dataBuf_i15 11 10 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i15_LC_726)
set_location i12_4_lut_adj_136 8 9 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i29_LC_727)
set_location Inst_eia232.Inst_receiver.dataBuf_i29 8 9 2 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i29_LC_727)
set_location i12_4_lut_adj_137 8 8 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i28_LC_728)
set_location Inst_eia232.Inst_receiver.dataBuf_i28 8 8 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i28_LC_728)
set_location i12_4_lut_adj_138 5 6 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i27_LC_729)
set_location Inst_eia232.Inst_receiver.dataBuf_i27 5 6 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i27_LC_729)
set_location i12_4_lut_adj_139 8 8 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i26_LC_730)
set_location Inst_eia232.Inst_receiver.dataBuf_i26 8 8 4 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i26_LC_730)
set_location i12_4_lut_adj_140 7 8 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i25_LC_731)
set_location Inst_eia232.Inst_receiver.dataBuf_i25 7 8 5 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i25_LC_731)
set_location i12_4_lut_adj_141 7 7 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i24_LC_732)
set_location Inst_eia232.Inst_receiver.dataBuf_i24 7 7 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i24_LC_732)
set_location i12_4_lut_adj_142 8 8 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i23_LC_733)
set_location Inst_eia232.Inst_receiver.dataBuf_i23 8 8 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i23_LC_733)
set_location i12_4_lut_adj_143 6 8 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i22_LC_734)
set_location Inst_eia232.Inst_receiver.dataBuf_i22 6 8 5 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i22_LC_734)
set_location i12_4_lut_adj_144 6 10 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i21_LC_735)
set_location Inst_eia232.Inst_receiver.dataBuf_i21 6 10 5 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i21_LC_735)
set_location i12_4_lut_adj_145 9 9 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i20_LC_736)
set_location Inst_eia232.Inst_receiver.dataBuf_i20 9 9 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i20_LC_736)
set_location i12_4_lut_adj_146 11 10 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i18_LC_737)
set_location Inst_eia232.Inst_receiver.dataBuf_i18 11 10 1 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i18_LC_737)
set_location i12_4_lut_adj_147 6 6 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i9_LC_738)
set_location Inst_eia232.Inst_receiver.dataBuf_i9 6 6 7 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i9_LC_738)
set_location i12_4_lut_adj_148 6 6 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i8_LC_739)
set_location Inst_eia232.Inst_receiver.dataBuf_i8 6 6 6 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i8_LC_739)
set_location i12_4_lut_adj_149 4 7 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i7_LC_740)
set_location Inst_eia232.Inst_receiver.dataBuf_i7 4 7 0 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i7_LC_740)
set_location i12_4_lut_adj_150 11 9 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i6_LC_741)
set_location Inst_eia232.Inst_receiver.dataBuf_i6 11 9 3 # SB_DFF (LogicCell: Inst_eia232.Inst_receiver.dataBuf_i6_LC_741)
set_location i14_4_lut 1 4 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.byteDone_81_LC_742)
set_location Inst_eia232.Inst_transmitter.byteDone_81 1 4 7 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.byteDone_81_LC_742)
set_location i1_2_lut_3_lut 1 6 7 # SB_LUT4 (LogicCell: i1_2_lut_3_lut_LC_743)
set_location i1_3_lut_4_lut 1 4 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.writeByte_83_LC_744)
set_location Inst_eia232.Inst_transmitter.writeByte_83 1 4 2 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.writeByte_83_LC_744)
set_location i1_4_lut 2 4 5 # SB_LUT4 (LogicCell: i1_4_lut_LC_745)
set_location i1_4_lut_adj_130 2 4 2 # SB_LUT4 (LogicCell: i1_4_lut_adj_130_LC_746)
set_location i20_4_lut 1 4 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.state_i1_LC_747)
set_location Inst_eia232.Inst_transmitter.state_i1 1 4 1 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.state_i1_LC_747)
set_location i3616_3_lut_4_lut 8 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i0_LC_748)
set_location Inst_core.Inst_sampler.sample_i0_i0 8 12 3 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i0_LC_748)
set_location i3621_3_lut 9 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i0_LC_749)
set_location Inst_core.Inst_controller.fwd_i0_i0 9 8 2 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i0_LC_749)
set_location i3628_3_lut 12 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i0_LC_750)
set_location Inst_core.Inst_controller.bwd_i0_i0 12 10 1 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i0_LC_750)
set_location i3629_3_lut 7 14 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i0_LC_751)
set_location Inst_core.Inst_sampler.divider_i0_i0 7 14 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i0_LC_751)
set_location i3630_3_lut 7 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i0_LC_752)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i0 7 8 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i0_LC_752)
set_location i3634_3_lut 4 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i0_LC_753)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i0 4 7 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i0_LC_753)
set_location i3638_3_lut 11 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i1_LC_754)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i1 11 7 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i1_LC_754)
set_location i3639_3_lut 5 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i0_LC_755)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i0 5 10 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i0_LC_755)
set_location i3640_3_lut 6 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i0_LC_756)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i0 6 7 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i0_LC_756)
set_location i3641_3_lut 11 2 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i1_LC_757)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i1 11 2 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i1_LC_757)
set_location i3642_3_lut 7 6 6 # SB_LUT4 (LogicCell: Inst_eia232.disabledGroupsReg_i0_i0_LC_758)
set_location Inst_eia232.disabledGroupsReg_i0_i0 7 6 6 # SB_DFF (LogicCell: Inst_eia232.disabledGroupsReg_i0_i0_LC_758)
set_location i3644_3_lut 7 12 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i0_LC_759)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i0 7 12 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i0_LC_759)
set_location i3645_3_lut 11 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i0_LC_760)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i0 11 10 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i0_LC_760)
set_location i3646_3_lut 11 2 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i1_LC_761)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i1 11 2 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i1_LC_761)
set_location i3647_3_lut 8 6 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i0_LC_762)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i0 8 6 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i0_LC_762)
set_location i3651_3_lut 12 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i0_LC_763)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i0 12 9 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i0_LC_763)
set_location i3652_3_lut 6 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i1_LC_764)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i1 6 7 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i1_LC_764)
set_location i3683_3_lut 7 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_flags.inverted_18_LC_765)
set_location Inst_core.Inst_flags.inverted_18 7 9 7 # SB_DFF (LogicCell: Inst_core.Inst_flags.inverted_18_LC_765)
set_location i3684_3_lut 4 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_flags.demux_15_LC_766)
set_location Inst_core.Inst_flags.demux_15 4 7 5 # SB_DFF (LogicCell: Inst_core.Inst_flags.demux_15_LC_766)
set_location i3685_3_lut 6 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_flags.filter_16_LC_767)
set_location Inst_core.Inst_flags.filter_16 6 10 0 # SB_DFF (LogicCell: Inst_core.Inst_flags.filter_16_LC_767)
set_location i3692_3_lut_4_lut 2 2 1 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i14_LC_768)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i14 2 2 1 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i14_LC_768)
set_location i3693_3_lut_4_lut 2 2 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i18_LC_769)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i18 2 2 5 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i18_LC_769)
set_location i3694_3_lut_4_lut 2 2 4 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i19_LC_770)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i19 2 2 4 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i19_LC_770)
set_location i3695_3_lut_4_lut 2 2 2 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i22_LC_771)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i22 2 2 2 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i22_LC_771)
set_location i3700_3_lut_4_lut 2 2 3 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i24_LC_772)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i24 2 2 3 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i24_LC_772)
set_location i3701_3_lut_4_lut 1 4 6 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i25_LC_773)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i25 1 4 6 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i25_LC_773)
set_location i3702_3_lut_4_lut 1 4 5 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i28_LC_774)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i28 1 4 5 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i28_LC_774)
set_location i3703_3_lut_4_lut 2 2 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i30_LC_775)
set_location Inst_eia232.Inst_transmitter.dataBuffer_i30 2 2 7 # SB_DFF (LogicCell: Inst_eia232.Inst_transmitter.dataBuffer_i30_LC_775)
set_location i3704_3_lut_4_lut 8 12 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i1_LC_776)
set_location Inst_core.Inst_sampler.sample_i0_i1 8 12 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i1_LC_776)
set_location i3705_3_lut_4_lut 6 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i2_LC_777)
set_location Inst_core.Inst_sampler.sample_i0_i2 6 13 3 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i2_LC_777)
set_location i3706_3_lut_4_lut 7 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i3_LC_778)
set_location Inst_core.Inst_sampler.sample_i0_i3 7 12 6 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i3_LC_778)
set_location i3707_3_lut_4_lut 6 15 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i4_LC_779)
set_location Inst_core.Inst_sampler.sample_i0_i4 6 15 1 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i4_LC_779)
set_location i3708_3_lut_4_lut 6 15 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i5_LC_780)
set_location Inst_core.Inst_sampler.sample_i0_i5 6 15 5 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i5_LC_780)
set_location i3709_3_lut_4_lut 7 14 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i6_LC_781)
set_location Inst_core.Inst_sampler.sample_i0_i6 7 14 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i6_LC_781)
set_location i3710_3_lut_4_lut 5 13 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.sample_i0_i7_LC_782)
set_location Inst_core.Inst_sampler.sample_i0_i7 5 13 5 # SB_DFF (LogicCell: Inst_core.Inst_sampler.sample_i0_i7_LC_782)
set_location i3716_3_lut 8 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i1_LC_783)
set_location Inst_core.Inst_controller.fwd_i0_i1 8 9 5 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i1_LC_783)
set_location i3720_3_lut 11 10 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i2_LC_784)
set_location Inst_core.Inst_controller.fwd_i0_i2 11 10 5 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i2_LC_784)
set_location i3721_3_lut 9 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i3_LC_785)
set_location Inst_core.Inst_controller.fwd_i0_i3 9 9 7 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i3_LC_785)
set_location i3722_3_lut 6 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i4_LC_786)
set_location Inst_core.Inst_controller.fwd_i0_i4 6 10 2 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i4_LC_786)
set_location i3723_3_lut 7 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i5_LC_787)
set_location Inst_core.Inst_controller.fwd_i0_i5 7 10 2 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i5_LC_787)
set_location i3724_3_lut 7 10 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i6_LC_788)
set_location Inst_core.Inst_controller.fwd_i0_i6 7 10 5 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i6_LC_788)
set_location i3725_3_lut 11 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i7_LC_789)
set_location Inst_core.Inst_controller.fwd_i0_i7 11 9 1 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i7_LC_789)
set_location i3726_3_lut 7 10 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i8_LC_790)
set_location Inst_core.Inst_controller.fwd_i0_i8 7 10 0 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i8_LC_790)
set_location i3727_3_lut 8 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i9_LC_791)
set_location Inst_core.Inst_controller.fwd_i0_i9 8 9 3 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i9_LC_791)
set_location i3728_3_lut 9 11 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i10_LC_792)
set_location Inst_core.Inst_controller.fwd_i0_i10 9 11 6 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i10_LC_792)
set_location i3729_3_lut 7 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i11_LC_793)
set_location Inst_core.Inst_controller.fwd_i0_i11 7 10 1 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i11_LC_793)
set_location i3730_3_lut 8 9 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i12_LC_794)
set_location Inst_core.Inst_controller.fwd_i0_i12 8 9 6 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i12_LC_794)
set_location i3731_3_lut 8 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i13_LC_795)
set_location Inst_core.Inst_controller.fwd_i0_i13 8 9 4 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i13_LC_795)
set_location i3733_3_lut 6 7 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.fwd_i0_i15_LC_796)
set_location Inst_core.Inst_controller.fwd_i0_i15 6 7 7 # SB_DFF (LogicCell: Inst_core.Inst_controller.fwd_i0_i15_LC_796)
set_location i3734_3_lut 12 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i1_LC_797)
set_location Inst_core.Inst_controller.bwd_i0_i1 12 8 5 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i1_LC_797)
set_location i3735_3_lut 8 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i2_LC_798)
set_location Inst_core.Inst_controller.bwd_i0_i2 8 9 1 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i2_LC_798)
set_location i3736_3_lut 9 9 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i3_LC_799)
set_location Inst_core.Inst_controller.bwd_i0_i3 9 9 6 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i3_LC_799)
set_location i3737_3_lut 8 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i4_LC_800)
set_location Inst_core.Inst_controller.bwd_i0_i4 8 9 0 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i4_LC_800)
set_location i3738_3_lut 7 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i5_LC_801)
set_location Inst_core.Inst_controller.bwd_i0_i5 7 10 4 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i5_LC_801)
set_location i3739_3_lut 9 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i6_LC_802)
set_location Inst_core.Inst_controller.bwd_i0_i6 9 9 2 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i6_LC_802)
set_location i3740_3_lut 9 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i7_LC_803)
set_location Inst_core.Inst_controller.bwd_i0_i7 9 11 4 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i7_LC_803)
set_location i3741_3_lut 7 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i8_LC_804)
set_location Inst_core.Inst_controller.bwd_i0_i8 7 8 0 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i8_LC_804)
set_location i3742_3_lut 9 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i9_LC_805)
set_location Inst_core.Inst_controller.bwd_i0_i9 9 8 7 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i9_LC_805)
set_location i3743_3_lut 8 7 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i10_LC_806)
set_location Inst_core.Inst_controller.bwd_i0_i10 8 7 6 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i10_LC_806)
set_location i3744_3_lut 8 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i11_LC_807)
set_location Inst_core.Inst_controller.bwd_i0_i11 8 8 5 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i11_LC_807)
set_location i3745_3_lut 12 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i12_LC_808)
set_location Inst_core.Inst_controller.bwd_i0_i12 12 10 4 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i12_LC_808)
set_location i3746_3_lut 11 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i13_LC_809)
set_location Inst_core.Inst_controller.bwd_i0_i13 11 8 1 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i13_LC_809)
set_location i3748_3_lut 11 7 6 # SB_LUT4 (LogicCell: Inst_core.Inst_controller.bwd_i0_i15_LC_810)
set_location Inst_core.Inst_controller.bwd_i0_i15 11 7 6 # SB_DFF (LogicCell: Inst_core.Inst_controller.bwd_i0_i15_LC_810)
set_location i3749_3_lut 11 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i1_LC_811)
set_location Inst_core.Inst_sampler.divider_i0_i1 11 9 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i1_LC_811)
set_location i3750_3_lut 9 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i2_LC_812)
set_location Inst_core.Inst_sampler.divider_i0_i2 9 11 0 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i2_LC_812)
set_location i3751_3_lut 9 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i3_LC_813)
set_location Inst_core.Inst_sampler.divider_i0_i3 9 11 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i3_LC_813)
set_location i3752_3_lut 6 13 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i4_LC_814)
set_location Inst_core.Inst_sampler.divider_i0_i4 6 13 1 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i4_LC_814)
set_location i3753_3_lut 11 15 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i5_LC_815)
set_location Inst_core.Inst_sampler.divider_i0_i5 11 15 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i5_LC_815)
set_location i3754_3_lut 11 8 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i6_LC_816)
set_location Inst_core.Inst_sampler.divider_i0_i6 11 8 6 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i6_LC_816)
set_location i3755_3_lut 5 13 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i7_LC_817)
set_location Inst_core.Inst_sampler.divider_i0_i7 5 13 4 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i7_LC_817)
set_location i3756_3_lut 7 7 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i8_LC_818)
set_location Inst_core.Inst_sampler.divider_i0_i8 7 7 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i8_LC_818)
set_location i3757_3_lut 7 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i9_LC_819)
set_location Inst_core.Inst_sampler.divider_i0_i9 7 9 3 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i9_LC_819)
set_location i3758_3_lut 9 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i10_LC_820)
set_location Inst_core.Inst_sampler.divider_i0_i10 9 4 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i10_LC_820)
set_location i3759_3_lut 7 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i11_LC_821)
set_location Inst_core.Inst_sampler.divider_i0_i11 7 8 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i11_LC_821)
set_location i3760_3_lut 11 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i12_LC_822)
set_location Inst_core.Inst_sampler.divider_i0_i12 11 7 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i12_LC_822)
set_location i3761_3_lut 8 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i13_LC_823)
set_location Inst_core.Inst_sampler.divider_i0_i13 8 7 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i13_LC_823)
set_location i3762_3_lut 8 7 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i14_LC_824)
set_location Inst_core.Inst_sampler.divider_i0_i14 8 7 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i14_LC_824)
set_location i3763_3_lut 7 14 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i15_LC_825)
set_location Inst_core.Inst_sampler.divider_i0_i15 7 14 3 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i15_LC_825)
set_location i3764_3_lut 7 14 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i16_LC_826)
set_location Inst_core.Inst_sampler.divider_i0_i16 7 14 6 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i16_LC_826)
set_location i3765_3_lut 8 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i17_LC_827)
set_location Inst_core.Inst_sampler.divider_i0_i17 8 6 4 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i17_LC_827)
set_location i3766_3_lut 9 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i18_LC_828)
set_location Inst_core.Inst_sampler.divider_i0_i18 9 11 1 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i18_LC_828)
set_location i3767_3_lut 11 10 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i19_LC_829)
set_location Inst_core.Inst_sampler.divider_i0_i19 11 10 7 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i19_LC_829)
set_location i3768_3_lut 7 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i20_LC_830)
set_location Inst_core.Inst_sampler.divider_i0_i20 7 10 3 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i20_LC_830)
set_location i3769_3_lut 8 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i21_LC_831)
set_location Inst_core.Inst_sampler.divider_i0_i21 8 12 2 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i21_LC_831)
set_location i3770_3_lut 7 10 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i22_LC_832)
set_location Inst_core.Inst_sampler.divider_i0_i22 7 10 6 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i22_LC_832)
set_location i3771_3_lut 11 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sampler.divider_i0_i23_LC_833)
set_location Inst_core.Inst_sampler.divider_i0_i23 11 9 5 # SB_DFF (LogicCell: Inst_core.Inst_sampler.divider_i0_i23_LC_833)
set_location i3772_3_lut 6 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i1_LC_834)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i1 6 7 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i1_LC_834)
set_location i3773_3_lut 5 11 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i2_LC_835)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i2 5 11 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i2_LC_835)
set_location i3774_3_lut 5 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i3_LC_836)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i3 5 7 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i3_LC_836)
set_location i3775_3_lut 5 11 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i4_LC_837)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i4 5 11 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i4_LC_837)
set_location i3776_3_lut 2 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i5_LC_838)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i5 2 7 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i5_LC_838)
set_location i3777_3_lut 5 11 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i6_LC_839)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i6 5 11 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i6_LC_839)
set_location i3778_3_lut 5 11 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i7_LC_840)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i7 5 11 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.maskRegister_i0_i7_LC_840)
set_location i3838_3_lut 6 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i1_LC_841)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i1 6 8 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i1_LC_841)
set_location i3841_3_lut 5 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i2_LC_842)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i2 5 10 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i2_LC_842)
set_location i3842_3_lut 5 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i3_LC_843)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i3 5 7 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i3_LC_843)
set_location i3843_3_lut 5 13 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i4_LC_844)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i4 5 13 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i4_LC_844)
set_location i3844_3_lut 5 10 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i5_LC_845)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i5 5 10 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i5_LC_845)
set_location i3845_3_lut 5 11 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i6_LC_846)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i6 5 11 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i6_LC_846)
set_location i3846_3_lut 5 14 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i7_LC_847)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i7 5 14 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.valueRegister_i0_i7_LC_847)
set_location i3847_3_lut 12 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i2_LC_848)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i2 12 8 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i2_LC_848)
set_location i3848_3_lut 8 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i3_LC_849)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i3 8 4 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i3_LC_849)
set_location i3849_3_lut 8 5 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i4_LC_850)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i4 8 5 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i4_LC_850)
set_location i3850_3_lut 11 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i5_LC_851)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i5 11 8 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i5_LC_851)
set_location i3851_3_lut 11 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i6_LC_852)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i6 11 7 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i6_LC_852)
set_location i3852_3_lut 11 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i7_LC_853)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i7 11 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i7_LC_853)
set_location i3853_3_lut 8 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i8_LC_854)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i8 8 6 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i8_LC_854)
set_location i3854_3_lut 8 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i9_LC_855)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i9 8 6 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i9_LC_855)
set_location i3855_3_lut 9 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i10_LC_856)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i10 9 6 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i10_LC_856)
set_location i3856_3_lut 8 5 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i11_LC_857)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i11 8 5 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i11_LC_857)
set_location i3857_3_lut 11 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i12_LC_858)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i12 11 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i12_LC_858)
set_location i3858_3_lut 12 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i13_LC_859)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i13 12 8 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i13_LC_859)
set_location i3859_3_lut 7 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i14_LC_860)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i14 7 7 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i14_LC_860)
set_location i3860_3_lut 9 6 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i15_LC_861)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i15 9 6 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i15_LC_861)
set_location i3861_3_lut 12 8 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i16_LC_862)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i16 12 8 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i16_LC_862)
set_location i3862_3_lut 12 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i17_LC_863)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i17 12 8 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i17_LC_863)
set_location i3863_3_lut 11 8 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i18_LC_864)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i18 11 8 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i18_LC_864)
set_location i3864_3_lut 7 10 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i19_LC_865)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i19 7 10 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i19_LC_865)
set_location i3865_3_lut 7 9 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i20_LC_866)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i20 7 9 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i20_LC_866)
set_location i3866_3_lut 8 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i21_LC_867)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i21 8 8 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i21_LC_867)
set_location i3867_3_lut 7 7 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i22_LC_868)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i22 7 7 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i22_LC_868)
set_location i3868_3_lut 5 10 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i23_LC_869)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i23 5 10 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i23_LC_869)
set_location i3869_3_lut 5 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i24_LC_870)
set_location Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i24 5 10 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_0__Inst_stage.configRegister__i24_LC_870)
set_location i3871_3_lut 6 10 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i1_LC_871)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i1 6 10 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i1_LC_871)
set_location i3872_3_lut 5 13 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i2_LC_872)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i2 5 13 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i2_LC_872)
set_location i3873_3_lut 6 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i3_LC_873)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i3 6 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i3_LC_873)
set_location i3874_3_lut 6 13 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i4_LC_874)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i4 6 13 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i4_LC_874)
set_location i3875_3_lut 6 10 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i5_LC_875)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i5 6 10 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i5_LC_875)
set_location i3876_3_lut 7 9 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i6_LC_876)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i6 7 9 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i6_LC_876)
set_location i3877_3_lut 5 13 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i7_LC_877)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i7 5 13 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.maskRegister_i0_i7_LC_877)
set_location i3878_3_lut 7 9 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i1_LC_878)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i1 7 9 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i1_LC_878)
set_location i3879_3_lut 11 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i2_LC_879)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i2 11 8 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i2_LC_879)
set_location i3880_3_lut 9 9 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i3_LC_880)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i3 9 9 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i3_LC_880)
set_location i3881_3_lut 6 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i4_LC_881)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i4 6 10 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i4_LC_881)
set_location i3882_3_lut 6 8 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i5_LC_882)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i5 6 8 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i5_LC_882)
set_location i3883_3_lut 12 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i6_LC_883)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i6 12 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i6_LC_883)
set_location i3884_3_lut 5 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i7_LC_884)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i7 5 11 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.valueRegister_i0_i7_LC_884)
set_location i3885_3_lut 11 2 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i2_LC_885)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i2 11 2 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i2_LC_885)
set_location i3886_3_lut 9 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i3_LC_886)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i3 9 4 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i3_LC_886)
set_location i3887_3_lut 9 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i4_LC_887)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i4 9 4 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i4_LC_887)
set_location i3888_3_lut 9 6 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i5_LC_888)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i5 9 6 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i5_LC_888)
set_location i3889_3_lut 9 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i6_LC_889)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i6 9 4 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i6_LC_889)
set_location i3890_3_lut 9 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i7_LC_890)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i7 9 4 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i7_LC_890)
set_location i3891_3_lut 8 5 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i8_LC_891)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i8 8 5 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i8_LC_891)
set_location i3892_3_lut 7 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i9_LC_892)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i9 7 6 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i9_LC_892)
set_location i3893_3_lut 9 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i10_LC_893)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i10 9 6 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i10_LC_893)
set_location i3894_3_lut 8 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i11_LC_894)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i11 8 7 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i11_LC_894)
set_location i3895_3_lut 7 4 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i12_LC_895)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i12 7 4 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i12_LC_895)
set_location i3896_3_lut 8 5 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i13_LC_896)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i13 8 5 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i13_LC_896)
set_location i3897_3_lut 7 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i14_LC_897)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i14 7 7 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i14_LC_897)
set_location i3898_3_lut 11 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i15_LC_898)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i15 11 8 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i15_LC_898)
set_location i3899_3_lut 11 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i16_LC_899)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i16 11 7 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i16_LC_899)
set_location i3900_3_lut 9 8 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i17_LC_900)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i17 9 8 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i17_LC_900)
set_location i3901_3_lut 9 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i18_LC_901)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i18 9 6 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i18_LC_901)
set_location i3902_3_lut 6 10 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i19_LC_902)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i19 6 10 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i19_LC_902)
set_location i3903_3_lut 6 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i20_LC_903)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i20 6 8 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i20_LC_903)
set_location i3904_3_lut 6 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i21_LC_904)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i21 6 7 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i21_LC_904)
set_location i3905_3_lut 6 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i22_LC_905)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i22 6 8 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i22_LC_905)
set_location i3906_3_lut 5 10 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i23_LC_906)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i23 5 10 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i23_LC_906)
set_location i3907_3_lut 11 7 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i24_LC_907)
set_location Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i24 11 7 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_1__Inst_stage.configRegister__i24_LC_907)
set_location i3909_3_lut 2 6 5 # SB_LUT4 (LogicCell: Inst_eia232.disabledGroupsReg_i0_i1_LC_908)
set_location Inst_eia232.disabledGroupsReg_i0_i1 2 6 5 # SB_DFF (LogicCell: Inst_eia232.disabledGroupsReg_i0_i1_LC_908)
set_location i3910_3_lut 2 7 1 # SB_LUT4 (LogicCell: Inst_eia232.disabledGroupsReg_i0_i2_LC_909)
set_location Inst_eia232.disabledGroupsReg_i0_i2 2 7 1 # SB_DFF (LogicCell: Inst_eia232.disabledGroupsReg_i0_i2_LC_909)
set_location i3911_3_lut 2 6 7 # SB_LUT4 (LogicCell: Inst_eia232.disabledGroupsReg_i0_i3_LC_910)
set_location Inst_eia232.disabledGroupsReg_i0_i3 2 6 7 # SB_DFF (LogicCell: Inst_eia232.disabledGroupsReg_i0_i3_LC_910)
set_location i3912_3_lut 8 12 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i1_LC_911)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i1 8 12 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i1_LC_911)
set_location i3914_3_lut 9 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i2_LC_912)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i2 9 11 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i2_LC_912)
set_location i3915_3_lut 9 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i3_LC_913)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i3 9 9 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i3_LC_913)
set_location i3916_3_lut 9 11 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i4_LC_914)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i4 9 11 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i4_LC_914)
set_location i3917_3_lut 8 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i5_LC_915)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i5 8 7 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i5_LC_915)
set_location i3918_3_lut 8 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i6_LC_916)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i6 8 7 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i6_LC_916)
set_location i3919_3_lut 4 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i7_LC_917)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i7 4 7 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.maskRegister_i0_i7_LC_917)
set_location i3920_3_lut 8 12 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i1_LC_918)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i1 8 12 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i1_LC_918)
set_location i3921_3_lut 9 11 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i2_LC_919)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i2 9 11 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i2_LC_919)
set_location i3922_3_lut 9 9 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i3_LC_920)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i3 9 9 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i3_LC_920)
set_location i3923_3_lut 8 12 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i4_LC_921)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i4 8 12 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i4_LC_921)
set_location i3924_3_lut 7 12 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i5_LC_922)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i5 7 12 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i5_LC_922)
set_location i3925_3_lut 7 7 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i6_LC_923)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i6 7 7 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i6_LC_923)
set_location i3926_3_lut 7 12 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i7_LC_924)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i7 7 12 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.valueRegister_i0_i7_LC_924)
set_location i3927_3_lut 6 2 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i2_LC_925)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i2 6 2 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i2_LC_925)
set_location i3928_3_lut 6 2 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i3_LC_926)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i3 6 2 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i3_LC_926)
set_location i3929_3_lut 6 2 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i4_LC_927)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i4 6 2 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i4_LC_927)
set_location i3930_3_lut 9 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i5_LC_928)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i5 9 6 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i5_LC_928)
set_location i3931_3_lut 8 4 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i6_LC_929)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i6 8 4 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i6_LC_929)
set_location i3932_3_lut 8 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i7_LC_930)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i7 8 9 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i7_LC_930)
set_location i3933_3_lut 8 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i8_LC_931)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i8 8 4 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i8_LC_931)
set_location i3934_3_lut 8 5 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i9_LC_932)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i9 8 5 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i9_LC_932)
set_location i3935_3_lut 8 5 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i10_LC_933)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i10 8 5 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i10_LC_933)
set_location i3936_3_lut 7 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i11_LC_934)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i11 7 4 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i11_LC_934)
set_location i3937_3_lut 8 4 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i12_LC_935)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i12 8 4 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i12_LC_935)
set_location i3938_3_lut 9 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i13_LC_936)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i13 9 6 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i13_LC_936)
set_location i3939_3_lut 9 4 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i14_LC_937)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i14 9 4 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i14_LC_937)
set_location i3940_3_lut 8 5 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i15_LC_938)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i15 8 5 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i15_LC_938)
set_location i3941_3_lut 8 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i16_LC_939)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i16 8 6 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i16_LC_939)
set_location i3942_3_lut 12 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i17_LC_940)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i17 12 8 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i17_LC_940)
set_location i3943_3_lut 8 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i18_LC_941)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i18 8 6 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i18_LC_941)
set_location i3944_3_lut 6 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i19_LC_942)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i19 6 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i19_LC_942)
set_location i3945_3_lut 7 9 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i20_LC_943)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i20 7 9 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i20_LC_943)
set_location i3946_3_lut 7 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i21_LC_944)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i21 7 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i21_LC_944)
set_location i3947_3_lut 5 7 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i22_LC_945)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i22 5 7 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i22_LC_945)
set_location i3948_3_lut 6 10 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i23_LC_946)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i23 6 10 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i23_LC_946)
set_location i3949_3_lut 12 10 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i24_LC_947)
set_location Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i24 12 10 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_2__Inst_stage.configRegister__i24_LC_947)
set_location i3951_3_lut 8 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i1_LC_948)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i1 8 6 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i1_LC_948)
set_location i3952_3_lut 8 6 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i2_LC_949)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i2 8 6 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i2_LC_949)
set_location i3953_3_lut 6 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i3_LC_950)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i3 6 6 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i3_LC_950)
set_location i3954_3_lut 6 6 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i4_LC_951)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i4 6 6 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i4_LC_951)
set_location i3955_3_lut 7 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i5_LC_952)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i5 7 6 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i5_LC_952)
set_location i3956_3_lut 6 6 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i6_LC_953)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i6 6 6 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i6_LC_953)
set_location i3957_3_lut 6 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i7_LC_954)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i7 6 6 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.maskRegister_i0_i7_LC_954)
set_location i3958_3_lut 11 8 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i1_LC_955)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i1 11 8 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i1_LC_955)
set_location i3960_3_lut 11 9 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i2_LC_956)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i2 11 9 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i2_LC_956)
set_location i3961_3_lut 8 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i3_LC_957)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i3 8 4 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i3_LC_957)
set_location i3962_3_lut 11 7 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i4_LC_958)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i4 11 7 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i4_LC_958)
set_location i3963_3_lut 9 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i5_LC_959)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i5 9 8 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i5_LC_959)
set_location i3964_3_lut 7 4 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i6_LC_960)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i6 7 4 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i6_LC_960)
set_location i3965_3_lut 7 4 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i7_LC_961)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i7 7 4 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.valueRegister_i0_i7_LC_961)
set_location i3966_3_lut 6 2 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i2_LC_962)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i2 6 2 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i2_LC_962)
set_location i3967_3_lut 6 2 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i3_LC_963)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i3 6 2 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i3_LC_963)
set_location i3968_3_lut 6 2 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i4_LC_964)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i4 6 2 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i4_LC_964)
set_location i3969_3_lut 6 7 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i5_LC_965)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i5 6 7 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i5_LC_965)
set_location i3970_3_lut 7 4 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i6_LC_966)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i6 7 4 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i6_LC_966)
set_location i3971_3_lut 6 6 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i7_LC_967)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i7 6 6 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i7_LC_967)
set_location i3972_3_lut 6 6 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i8_LC_968)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i8 6 6 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i8_LC_968)
set_location i3973_3_lut 6 2 0 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i9_LC_969)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i9 6 2 0 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i9_LC_969)
set_location i3974_3_lut 8 7 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i10_LC_970)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i10 8 7 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i10_LC_970)
set_location i3975_3_lut 7 4 7 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i11_LC_971)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i11 7 4 7 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i11_LC_971)
set_location i3976_3_lut 7 4 6 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i12_LC_972)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i12 7 4 6 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i12_LC_972)
set_location i3977_3_lut 8 4 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i13_LC_973)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i13 8 4 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i13_LC_973)
set_location i3978_3_lut 9 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i14_LC_974)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i14 9 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i14_LC_974)
set_location i3979_3_lut 9 4 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i15_LC_975)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i15 9 4 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i15_LC_975)
set_location i3980_3_lut 7 6 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i16_LC_976)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i16 7 6 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i16_LC_976)
set_location i3981_3_lut 9 8 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i17_LC_977)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i17 9 8 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i17_LC_977)
set_location i3982_3_lut 8 8 3 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i18_LC_978)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i18 8 8 3 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i18_LC_978)
set_location i3983_3_lut 7 8 2 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i19_LC_979)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i19 7 8 2 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i19_LC_979)
set_location i3984_3_lut 6 8 1 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i20_LC_980)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i20 6 8 1 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i20_LC_980)
set_location i3985_3_lut 7 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i21_LC_981)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i21 7 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i21_LC_981)
set_location i3986_3_lut 5 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i22_LC_982)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i22 5 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i22_LC_982)
set_location i3987_3_lut 7 6 4 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i23_LC_983)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i23 7 6 4 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i23_LC_983)
set_location i3988_3_lut 8 7 5 # SB_LUT4 (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i24_LC_984)
set_location Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i24 8 7 5 # SB_DFF (LogicCell: Inst_core.Inst_trigger.stages_3__Inst_stage.configRegister__i24_LC_984)
set_location i7565_3_lut 2 5 0 # SB_LUT4 (LogicCell: i7565_3_lut_LC_985)
set_location i936_3_lut 1 6 3 # SB_LUT4 (LogicCell: i936_3_lut_LC_986)
set_location testcnt_i_917_add_4_2_lut 6 1 0 # SB_LUT4 (LogicCell: testcnt_i_917__i1_LC_987)
set_location testcnt_i_917__i1 6 1 0 # SB_DFF (LogicCell: testcnt_i_917__i1_LC_987)
set_location testcnt_i_917_add_4_2 6 1 0 # SB_CARRY (LogicCell: testcnt_i_917__i1_LC_987)
set_location testcnt_i_917_add_4_3_lut 6 1 1 # SB_LUT4 (LogicCell: testcnt_i_917__i2_LC_988)
set_location testcnt_i_917__i2 6 1 1 # SB_DFF (LogicCell: testcnt_i_917__i2_LC_988)
set_location testcnt_i_917_add_4_3 6 1 1 # SB_CARRY (LogicCell: testcnt_i_917__i2_LC_988)
set_location testcnt_i_917_add_4_4_lut 6 1 2 # SB_LUT4 (LogicCell: testcnt_i_917__i3_LC_989)
set_location testcnt_i_917__i3 6 1 2 # SB_DFF (LogicCell: testcnt_i_917__i3_LC_989)
set_location testcnt_i_917_add_4_4 6 1 2 # SB_CARRY (LogicCell: testcnt_i_917__i3_LC_989)
set_location testcnt_i_917_add_4_5_lut 6 1 3 # SB_LUT4 (LogicCell: testcnt_i_917__i4_LC_990)
set_location testcnt_i_917__i4 6 1 3 # SB_DFF (LogicCell: testcnt_i_917__i4_LC_990)
set_location testcnt_i_917_add_4_5 6 1 3 # SB_CARRY (LogicCell: testcnt_i_917__i4_LC_990)
set_location testcnt_i_917_add_4_6_lut 6 1 4 # SB_LUT4 (LogicCell: testcnt_i_917__i5_LC_991)
set_location testcnt_i_917__i5 6 1 4 # SB_DFF (LogicCell: testcnt_i_917__i5_LC_991)
set_location testcnt_i_917_add_4_6 6 1 4 # SB_CARRY (LogicCell: testcnt_i_917__i5_LC_991)
set_location testcnt_i_917_add_4_7_lut 6 1 5 # SB_LUT4 (LogicCell: testcnt_i_917__i6_LC_992)
set_location testcnt_i_917__i6 6 1 5 # SB_DFF (LogicCell: testcnt_i_917__i6_LC_992)
set_location testcnt_i_917_add_4_7 6 1 5 # SB_CARRY (LogicCell: testcnt_i_917__i6_LC_992)
set_location testcnt_i_917_add_4_8_lut 6 1 6 # SB_LUT4 (LogicCell: testcnt_i_917__i7_LC_993)
set_location testcnt_i_917__i7 6 1 6 # SB_DFF (LogicCell: testcnt_i_917__i7_LC_993)
set_location testcnt_i_917_add_4_8 6 1 6 # SB_CARRY (LogicCell: testcnt_i_917__i7_LC_993)
set_location testcnt_i_917_add_4_9_lut 6 1 7 # SB_LUT4 (LogicCell: testcnt_i_917__i8_LC_994)
set_location testcnt_i_917__i8 6 1 7 # SB_DFF (LogicCell: testcnt_i_917__i8_LC_994)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i10_3_lut_GENERIC_FIFO_1.read_pointer_921__i9_REP_LUT4_0 4 16 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i9_LC_995)
set_location GENERIC_FIFO_1.read_pointer_921__i9 4 16 4 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i9_LC_995)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i1_3_lut_GENERIC_FIFO_1.read_pointer_921__i0_REP_LUT4_0 4 7 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i0_LC_996)
set_location GENERIC_FIFO_1.read_pointer_921__i0 4 7 7 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i0_LC_996)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i2_3_lut_GENERIC_FIFO_1.read_pointer_921__i1_REP_LUT4_0 5 15 0 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i1_LC_997)
set_location GENERIC_FIFO_1.read_pointer_921__i1 5 15 0 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i1_LC_997)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i3_3_lut_GENERIC_FIFO_1.read_pointer_921__i2_REP_LUT4_0 5 15 1 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i2_LC_998)
set_location GENERIC_FIFO_1.read_pointer_921__i2 5 15 1 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i2_LC_998)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i4_3_lut_GENERIC_FIFO_1.read_pointer_921__i3_REP_LUT4_0 5 14 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i3_LC_999)
set_location GENERIC_FIFO_1.read_pointer_921__i3 5 14 4 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i3_LC_999)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i5_3_lut_GENERIC_FIFO_1.read_pointer_921__i4_REP_LUT4_0 5 15 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i4_LC_1000)
set_location GENERIC_FIFO_1.read_pointer_921__i4 5 15 3 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i4_LC_1000)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i6_3_lut_GENERIC_FIFO_1.read_pointer_921__i5_REP_LUT4_0 5 15 4 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i5_LC_1001)
set_location GENERIC_FIFO_1.read_pointer_921__i5 5 15 4 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i5_LC_1001)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i7_3_lut_GENERIC_FIFO_1.read_pointer_921__i6_REP_LUT4_0 5 15 5 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i6_LC_1002)
set_location GENERIC_FIFO_1.read_pointer_921__i6 5 15 5 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i6_LC_1002)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i8_3_lut_GENERIC_FIFO_1.read_pointer_921__i7_REP_LUT4_0 5 15 6 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i7_LC_1003)
set_location GENERIC_FIFO_1.read_pointer_921__i7 5 15 6 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i7_LC_1003)
set_location GENERIC_FIFO_1.read_pointer_921_mux_7_i9_3_lut_GENERIC_FIFO_1.read_pointer_921__i8_REP_LUT4_0 5 15 7 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.read_pointer_921__i8_LC_1004)
set_location GENERIC_FIFO_1.read_pointer_921__i8 5 15 7 # SB_DFF (LogicCell: GENERIC_FIFO_1.read_pointer_921__i8_LC_1004)
set_location Inst_core.Inst_sync.Inst_demux.output_4__14_THRU_LUT4_0 6 15 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_demux.output_4__14_LC_1005)
set_location Inst_core.Inst_sync.Inst_demux.output_4__14 6 15 2 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_demux.output_4__14_LC_1005)
set_location Inst_core.Inst_sync.Inst_demux.output_5__13_THRU_LUT4_0 7 15 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_demux.output_5__13_LC_1006)
set_location Inst_core.Inst_sync.Inst_demux.output_5__13 7 15 2 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_demux.output_5__13_LC_1006)
set_location Inst_core.Inst_sync.Inst_demux.output_6__12_THRU_LUT4_0 6 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_demux.output_6__12_LC_1007)
set_location Inst_core.Inst_sync.Inst_demux.output_6__12 6 13 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_demux.output_6__12_LC_1007)
set_location Inst_core.Inst_sync.Inst_demux.output_7__11_THRU_LUT4_0 7 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_demux.output_7__11_LC_1008)
set_location Inst_core.Inst_sync.Inst_demux.output_7__11 7 15 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_demux.output_7__11_LC_1008)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i4_THRU_LUT4_0 5 16 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i4_LC_1009)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i4 5 16 6 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i4_LC_1009)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i5_THRU_LUT4_0 5 16 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i5_LC_1010)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i5 5 16 3 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i5_LC_1010)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i6_THRU_LUT4_0 5 16 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i6_LC_1011)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i6 5 16 4 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i6_LC_1011)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i7_THRU_LUT4_0 6 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i7_LC_1012)
set_location Inst_core.Inst_sync.Inst_filter.input180Delay_i7 6 15 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input180Delay_i7_LC_1012)
set_location Inst_core.Inst_sync.Inst_filter.input360_i0_THRU_LUT4_0 5 16 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i0_LC_1013)
set_location Inst_core.Inst_sync.Inst_filter.input360_i0 5 16 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i0_LC_1013)
set_location Inst_core.Inst_sync.Inst_filter.input360_i1_THRU_LUT4_0 5 11 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i1_LC_1014)
set_location Inst_core.Inst_sync.Inst_filter.input360_i1 5 11 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i1_LC_1014)
set_location Inst_core.Inst_sync.Inst_filter.input360_i2_THRU_LUT4_0 5 11 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i2_LC_1015)
set_location Inst_core.Inst_sync.Inst_filter.input360_i2 5 11 3 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i2_LC_1015)
set_location Inst_core.Inst_sync.Inst_filter.input360_i3_THRU_LUT4_0 6 7 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i3_LC_1016)
set_location Inst_core.Inst_sync.Inst_filter.input360_i3 6 7 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i3_LC_1016)
set_location Inst_core.Inst_sync.Inst_filter.input360_i4_THRU_LUT4_0 5 14 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i4_LC_1017)
set_location Inst_core.Inst_sync.Inst_filter.input360_i4 5 14 3 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i4_LC_1017)
set_location Inst_core.Inst_sync.Inst_filter.input360_i5_THRU_LUT4_0 7 14 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i5_LC_1018)
set_location Inst_core.Inst_sync.Inst_filter.input360_i5 7 14 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i5_LC_1018)
set_location Inst_core.Inst_sync.Inst_filter.input360_i6_THRU_LUT4_0 7 14 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i6_LC_1019)
set_location Inst_core.Inst_sync.Inst_filter.input360_i6 7 14 5 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i6_LC_1019)
set_location Inst_core.Inst_sync.Inst_filter.input360_i7_THRU_LUT4_0 11 15 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i7_LC_1020)
set_location Inst_core.Inst_sync.Inst_filter.input360_i7 11 15 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.Inst_filter.input360_i7_LC_1020)
set_location Inst_core.Inst_sync.synchronizedInput180_i0_THRU_LUT4_0 7 16 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i0_LC_1021)
set_location Inst_core.Inst_sync.synchronizedInput180_i0 7 16 0 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i0_LC_1021)
set_location Inst_core.Inst_sync.synchronizedInput180_i1_THRU_LUT4_0 7 16 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i1_LC_1022)
set_location Inst_core.Inst_sync.synchronizedInput180_i1 7 16 1 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i1_LC_1022)
set_location Inst_core.Inst_sync.synchronizedInput180_i2_THRU_LUT4_0 7 16 2 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i2_LC_1023)
set_location Inst_core.Inst_sync.synchronizedInput180_i2 7 16 2 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i2_LC_1023)
set_location Inst_core.Inst_sync.synchronizedInput180_i3_THRU_LUT4_0 7 16 3 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i3_LC_1024)
set_location Inst_core.Inst_sync.synchronizedInput180_i3 7 16 3 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i3_LC_1024)
set_location Inst_core.Inst_sync.synchronizedInput180_i4_THRU_LUT4_0 6 16 6 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i4_LC_1025)
set_location Inst_core.Inst_sync.synchronizedInput180_i4 6 16 6 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i4_LC_1025)
set_location Inst_core.Inst_sync.synchronizedInput180_i5_THRU_LUT4_0 7 16 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i5_LC_1026)
set_location Inst_core.Inst_sync.synchronizedInput180_i5 7 16 5 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i5_LC_1026)
set_location Inst_core.Inst_sync.synchronizedInput180_i6_THRU_LUT4_0 7 16 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i6_LC_1027)
set_location Inst_core.Inst_sync.synchronizedInput180_i6 7 16 4 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i6_LC_1027)
set_location Inst_core.Inst_sync.synchronizedInput180_i7_THRU_LUT4_0 7 16 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i7_LC_1028)
set_location Inst_core.Inst_sync.synchronizedInput180_i7 7 16 7 # SB_DFFN (LogicCell: Inst_core.Inst_sync.synchronizedInput180_i7_LC_1028)
set_location Inst_core.Inst_sync.synchronizedInput_i0_THRU_LUT4_0 5 16 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i0_LC_1029)
set_location Inst_core.Inst_sync.synchronizedInput_i0 5 16 7 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i0_LC_1029)
set_location Inst_core.Inst_sync.synchronizedInput_i1_THRU_LUT4_0 5 13 0 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i1_LC_1030)
set_location Inst_core.Inst_sync.synchronizedInput_i1 5 13 0 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i1_LC_1030)
set_location Inst_core.Inst_sync.synchronizedInput_i2_THRU_LUT4_0 7 15 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i2_LC_1031)
set_location Inst_core.Inst_sync.synchronizedInput_i2 7 15 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i2_LC_1031)
set_location Inst_core.Inst_sync.synchronizedInput_i3_THRU_LUT4_0 7 15 4 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i3_LC_1032)
set_location Inst_core.Inst_sync.synchronizedInput_i3 7 15 4 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i3_LC_1032)
set_location Inst_core.Inst_sync.synchronizedInput_i4_THRU_LUT4_0 5 16 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i4_LC_1033)
set_location Inst_core.Inst_sync.synchronizedInput_i4 5 16 5 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i4_LC_1033)
set_location Inst_core.Inst_sync.synchronizedInput_i5_THRU_LUT4_0 7 15 5 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i5_LC_1034)
set_location Inst_core.Inst_sync.synchronizedInput_i5 7 15 5 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i5_LC_1034)
set_location Inst_core.Inst_sync.synchronizedInput_i6_THRU_LUT4_0 7 15 7 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i6_LC_1035)
set_location Inst_core.Inst_sync.synchronizedInput_i6 7 15 7 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i6_LC_1035)
set_location Inst_core.Inst_sync.synchronizedInput_i7_THRU_LUT4_0 11 15 1 # SB_LUT4 (LogicCell: Inst_core.Inst_sync.synchronizedInput_i7_LC_1036)
set_location Inst_core.Inst_sync.synchronizedInput_i7 11 15 1 # SB_DFF (LogicCell: Inst_core.Inst_sync.synchronizedInput_i7_LC_1036)
set_location Inst_eia232.Inst_prescaler.i5470_2_lut_Inst_eia232.Inst_prescaler.scaled_28_REP_LUT4_0 5 6 7 # SB_LUT4 (LogicCell: Inst_eia232.Inst_prescaler.scaled_28_LC_1037)
set_location Inst_eia232.Inst_prescaler.scaled_28 5 6 7 # SB_DFF (LogicCell: Inst_eia232.Inst_prescaler.scaled_28_LC_1037)
set_location Inst_eia232.Inst_transmitter.txBuffer_i1_THRU_LUT4_0 1 10 0 # SB_LUT4 (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1038)
set_location Inst_eia232.Inst_transmitter.txBuffer_i1 1 10 0 # SB_DFFESR (LogicCell: Inst_eia232.Inst_transmitter.txBuffer_i1_LC_1038)
set_location GENERIC_FIFO_1.n1392_THRU_LUT4_0 4 16 3 # SB_LUT4 (LogicCell: GENERIC_FIFO_1.n1392_THRU_LUT4_0_LC_1039)
set_location GENERIC_FIFO_1.fifo_memory0 3 9 0 # SB_RAM40_4K
set_location GENERIC_FIFO_1.fifo_memory1 3 11 0 # SB_RAM40_4K
set_location GND -1 -1 -1 # GND
set_io debugleds_pad_0 13 12 0 # ICE_IO
set_io debugleds_pad_1 13 9 1 # ICE_IO
set_io input_pad_0 12 17 1 # ICE_IO
set_io input_pad_1 12 17 0 # ICE_IO
set_io input_pad_2 11 17 1 # ICE_IO
set_io input_pad_3 11 17 0 # ICE_IO
set_io input_pad_4 10 17 1 # ICE_IO
set_io input_pad_5 10 17 0 # ICE_IO
set_io input_pad_6 9 17 1 # ICE_IO
set_io input_pad_7 9 17 0 # ICE_IO
set_io nstate_2__N_139_pad_1 0 11 1 # ICE_IO
set_io ready50_pad 13 12 1 # ICE_IO
set_io testcnt_pad_0 9 0 1 # ICE_IO
set_io testcnt_pad_1 9 0 0 # ICE_IO
set_io testcnt_pad_2 8 0 1 # ICE_IO
set_io testcnt_pad_3 7 0 1 # ICE_IO
set_io testcnt_pad_4 5 0 1 # ICE_IO
set_io testcnt_pad_5 5 0 0 # ICE_IO
set_io testcnt_pad_6 4 0 1 # ICE_IO
set_io testcnt_pad_7 4 0 0 # ICE_IO
set_io tx_pad 0 12 0 # ICE_IO
set_io xtalClock_pad 0 8 1 # ICE_GB_IO
set_location INV_xtalClock_c -1 -1 -1 # INV
set_location CONSTANT_ONE_LUT4 4 7 1 # SB_LUT4 (LogicCell: LC_1040)
set_location GENERIC_FIFO_1.add_676_8_THRU_CRY_0 4 15 7 # SB_CARRY (LogicCell: LC_1041)
