<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: PSRAMC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PSRAMC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3d.html">rtl87x3d</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x.html">Rtl876x</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___r_t_l876_x.html">Rtl876x</a> &raquo;  &#124; <a class="el" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6225cb8f4938f98204d11afaffd41c9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a></td></tr>
<tr class="separator:af6225cb8f4938f98204d11afaffd41c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87223d9c71fe0f014f8127e0a9f1b7a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a87223d9c71fe0f014f8127e0a9f1b7a2">IOCR0</a></td></tr>
<tr class="separator:a87223d9c71fe0f014f8127e0a9f1b7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:a876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021727aedcb3b75a244ad3023d053a0c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a021727aedcb3b75a244ad3023d053a0c">DRR</a></td></tr>
<tr class="separator:a021727aedcb3b75a244ad3023d053a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75c5d7954004712b09afa7057c4f09f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#aa75c5d7954004712b09afa7057c4f09f">RSVD0</a> [4]</td></tr>
<tr class="separator:aa75c5d7954004712b09afa7057c4f09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697f603e5bd392cc685c23ea5f30093a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a697f603e5bd392cc685c23ea5f30093a">CMD_DPIN_NDGE</a></td></tr>
<tr class="separator:a697f603e5bd392cc685c23ea5f30093a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954ea8ff1cad95c14f25764e78c03012"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a954ea8ff1cad95c14f25764e78c03012">CMD_DPIN</a></td></tr>
<tr class="separator:a954ea8ff1cad95c14f25764e78c03012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40770f2ac5ebad4fc7f79f039f79e75e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a40770f2ac5ebad4fc7f79f039f79e75e">CR_TDPIN</a></td></tr>
<tr class="separator:a40770f2ac5ebad4fc7f79f039f79e75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6634374ffac786e1af9695eb9866a8cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a6634374ffac786e1af9695eb9866a8cd">MR_INFO</a></td></tr>
<tr class="separator:a6634374ffac786e1af9695eb9866a8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa030eda602f2092e529986543d7960f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#aa030eda602f2092e529986543d7960f9">MR0</a></td></tr>
<tr class="separator:aa030eda602f2092e529986543d7960f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73ee839cf686a7e99bd84568b141abb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#ad73ee839cf686a7e99bd84568b141abb">MR1</a></td></tr>
<tr class="separator:ad73ee839cf686a7e99bd84568b141abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15afdcec6676c814a29b5f9642e6991a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a15afdcec6676c814a29b5f9642e6991a">RSVD1</a> [9]</td></tr>
<tr class="separator:a15afdcec6676c814a29b5f9642e6991a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b02f7db2331dbb7a76d0d282729e35"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a31b02f7db2331dbb7a76d0d282729e35">DPDRI</a></td></tr>
<tr class="separator:a31b02f7db2331dbb7a76d0d282729e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae86202f230c0b4ee074825e20ce141"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#afae86202f230c0b4ee074825e20ce141">DPDR</a></td></tr>
<tr class="separator:afae86202f230c0b4ee074825e20ce141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb94b66e66d06baf6e9a7ff032c8447c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#acb94b66e66d06baf6e9a7ff032c8447c">RSVD2</a> [35]</td></tr>
<tr class="separator:acb94b66e66d06baf6e9a7ff032c8447c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfd98f028d262dbc1a5d10fa0aa925d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a2dfd98f028d262dbc1a5d10fa0aa925d">PCTL_SVN_ID</a></td></tr>
<tr class="separator:a2dfd98f028d262dbc1a5d10fa0aa925d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9df474defa93731ef23c0f54eef670d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#af9df474defa93731ef23c0f54eef670d">PCTL_IDR</a></td></tr>
<tr class="separator:af9df474defa93731ef23c0f54eef670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0692ff5720fee57682135f5178dd4d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a4c0692ff5720fee57682135f5178dd4d">RSVD3</a> [193]</td></tr>
<tr class="separator:a4c0692ff5720fee57682135f5178dd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9943bcfce28922ff3643ee149623ab36"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a9943bcfce28922ff3643ee149623ab36">USER0_INDEX</a></td></tr>
<tr class="separator:a9943bcfce28922ff3643ee149623ab36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaa071e7848863ab64c69273899c155"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_s_r_a_m_c___type_def.html#a5aaa071e7848863ab64c69273899c155">USER0_DATA</a></td></tr>
<tr class="separator:a5aaa071e7848863ab64c69273899c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configuration control register, Address offset: 0x000 </p>

</div>
</div>
<a id="af6225cb8f4938f98204d11afaffd41c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6225cb8f4938f98204d11afaffd41c9">&#9670;&nbsp;</a></span>DCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device configuration control register, Address offset: 0x004 </p>

</div>
</div>
<a id="a87223d9c71fe0f014f8127e0a9f1b7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87223d9c71fe0f014f8127e0a9f1b7a2">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I/O configuration control regsiter0, Address offset: 0x008 </p>

</div>
</div>
<a id="a876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dd0a8546697065f406b7543e27af2">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Controller status register, Address offset: 0x00c </p>

</div>
</div>
<a id="a021727aedcb3b75a244ad3023d053a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021727aedcb3b75a244ad3023d053a0c">&#9670;&nbsp;</a></span>DRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DRR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device refresh/power-up register, Address offset: 0x010 </p>

</div>
</div>
<a id="aa75c5d7954004712b09afa7057c4f09f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75c5d7954004712b09afa7057c4f09f">&#9670;&nbsp;</a></span>RSVD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 0, Address offset: 0x014 </p>

</div>
</div>
<a id="a697f603e5bd392cc685c23ea5f30093a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697f603e5bd392cc685c23ea5f30093a">&#9670;&nbsp;</a></span>CMD_DPIN_NDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CMD_DPIN_NDGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device cmd/addr pin register (NEDGE), Address offset: 0x024 </p>

</div>
</div>
<a id="a954ea8ff1cad95c14f25764e78c03012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954ea8ff1cad95c14f25764e78c03012">&#9670;&nbsp;</a></span>CMD_DPIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CMD_DPIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device cmd/addr pin regsiter (PEDGE), Address offset: 0x028 </p>

</div>
</div>
<a id="a40770f2ac5ebad4fc7f79f039f79e75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40770f2ac5ebad4fc7f79f039f79e75e">&#9670;&nbsp;</a></span>CR_TDPIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CR_TDPIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tie DPIN register (sw ctrl dfi_reset_n), Address offset: 0x02c </p>

</div>
</div>
<a id="a6634374ffac786e1af9695eb9866a8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6634374ffac786e1af9695eb9866a8cd">&#9670;&nbsp;</a></span>MR_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MR_INFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode latency information regster, Address offset: 0x030 </p>

</div>
</div>
<a id="aa030eda602f2092e529986543d7960f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa030eda602f2092e529986543d7960f9">&#9670;&nbsp;</a></span>MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device CR0 register, Address offset: 0x034 </p>

</div>
</div>
<a id="ad73ee839cf686a7e99bd84568b141abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73ee839cf686a7e99bd84568b141abb">&#9670;&nbsp;</a></span>MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device CR1 register, Address offset: 0x038 </p>

</div>
</div>
<a id="a15afdcec6676c814a29b5f9642e6991a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15afdcec6676c814a29b5f9642e6991a">&#9670;&nbsp;</a></span>RSVD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 1, Address offset: 0x03c </p>

</div>
</div>
<a id="a31b02f7db2331dbb7a76d0d282729e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b02f7db2331dbb7a76d0d282729e35">&#9670;&nbsp;</a></span>DPDRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DPDRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPIN data index register, Address offset: 0x060 </p>

</div>
</div>
<a id="afae86202f230c0b4ee074825e20ce141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae86202f230c0b4ee074825e20ce141">&#9670;&nbsp;</a></span>DPDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DPDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPIN data register, Address offset: 0x064 </p>

</div>
</div>
<a id="acb94b66e66d06baf6e9a7ff032c8447c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb94b66e66d06baf6e9a7ff032c8447c">&#9670;&nbsp;</a></span>RSVD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 2, Address offset: 0x068 </p>

</div>
</div>
<a id="a2dfd98f028d262dbc1a5d10fa0aa925d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfd98f028d262dbc1a5d10fa0aa925d">&#9670;&nbsp;</a></span>PCTL_SVN_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCTL_SVN_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSRAM_LPC_CTRL version number, Address offset: 0x0f4 </p>

</div>
</div>
<a id="af9df474defa93731ef23c0f54eef670d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9df474defa93731ef23c0f54eef670d">&#9670;&nbsp;</a></span>PCTL_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCTL_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PSRAM_LPC_CTRL identification register, Address offset: 0x0f8 </p>

</div>
</div>
<a id="a4c0692ff5720fee57682135f5178dd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0692ff5720fee57682135f5178dd4d">&#9670;&nbsp;</a></span>RSVD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSVD3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved 3, Address offset: 0x0fc </p>

</div>
</div>
<a id="a9943bcfce28922ff3643ee149623ab36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9943bcfce28922ff3643ee149623ab36">&#9670;&nbsp;</a></span>USER0_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USER0_INDEX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User extended index, Address offset: 0x400 </p>

</div>
</div>
<a id="a5aaa071e7848863ab64c69273899c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aaa071e7848863ab64c69273899c155">&#9670;&nbsp;</a></span>USER0_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USER0_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User extended data, Address offset: 0x404 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
