// Seed: 1186009561
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  wand  id_7
    , id_12,
    output tri   id_8,
    output wor   id_9,
    input  tri1  id_10
);
  assign id_8 = 1;
endmodule
module module_1 (
    input logic id_0,
    output wor id_1,
    output uwire id_2,
    input tri0 id_3,
    input logic id_4,
    input tri id_5,
    output wor id_6,
    input supply1 id_7,
    output uwire id_8,
    input wire id_9
    , id_20,
    output tri id_10,
    output logic id_11,
    output wand id_12,
    input tri0 id_13,
    input wand id_14,
    output tri1 id_15,
    input wand id_16,
    input uwire id_17,
    output tri1 id_18
);
  id_21 :
  assert property (@(posedge id_4 or posedge 1) 1) if (1) id_11 <= id_0;
  module_0(
      id_7, id_13, id_7, id_5, id_3, id_3, id_14, id_7, id_15, id_10, id_14
  );
  always id_21 <= id_4;
  wire id_22;
endmodule
