GowinSynthesis start
Running parser ...
Analyzing Verilog file '/opt/Gowin/IDE/ipcore/DDR/data/ddr.v'
Analyzing included file 'ddr_param.v'("/opt/Gowin/IDE/ipcore/DDR/data/ddr.v":1)
Back to file '/opt/Gowin/IDE/ipcore/DDR/data/ddr.v'("/opt/Gowin/IDE/ipcore/DDR/data/ddr.v":1)
Compiling module 'Gowin_DDR'("/opt/Gowin/IDE/ipcore/DDR/data/ddr.v":290)
NOTE  (EX0101) : Current top module is "Gowin_DDR"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/andy/Documents/Projects/Retrocomp/FPGA/tank9k-speccy/src/gowin_ddr/temp/DDR/gowin_ddr.vg" completed
[98%] Generate netlist file "/home/andy/Documents/Projects/Retrocomp/FPGA/tank9k-speccy/src/gowin_ddr/temp/DDR/gowin_ddr.vhg" completed
Generate template file "/home/andy/Documents/Projects/Retrocomp/FPGA/tank9k-speccy/src/gowin_ddr/temp/DDR/gowin_ddr_tmp.vhd" completed
[100%] Generate report file "/home/andy/Documents/Projects/Retrocomp/FPGA/tank9k-speccy/src/gowin_ddr/temp/DDR/gowin_ddr_syn.rpt.html" completed
GowinSynthesis finish
