of_clk_get	,	F_5
iounmap	,	F_16
np	,	V_2
ENXIO	,	V_7
__iomem	,	T_2
writel_relaxed	,	F_10
device_node	,	V_1
SYST_CSR	,	V_15
of_property_read_u32	,	F_4
u32	,	T_3
rate	,	V_5
pr_warn	,	F_3
clk_put	,	F_15
out_clk_disable	,	V_11
out_unmap	,	V_8
SYSTICK_LOAD_RELOAD_MASK	,	V_12
clk_prepare_enable	,	F_8
clocksource_mmio_init	,	F_11
ret	,	V_6
clk	,	V_3
pr_info	,	F_13
"clock-frequency"	,	L_2
clk_disable_unprepare	,	F_14
"ARM System timer initialized as clocksource\n"	,	L_5
SYST_RVR	,	V_13
"failed to init clocksource (%d)\n"	,	L_4
PTR_ERR	,	F_7
clocksource_mmio_readl_down	,	V_17
out_clk_put	,	V_9
clk_get_rate	,	F_9
EINVAL	,	V_10
"ARM System timer register failed (%d)\n"	,	L_6
"arm_system_timer"	,	L_3
__init	,	T_1
of_iomap	,	F_2
"system-timer: invalid base address\n"	,	L_1
pr_err	,	F_12
system_timer_of_register	,	F_1
SYST_CSR_ENABLE	,	V_14
SYST_CVR	,	V_16
base	,	V_4
IS_ERR	,	F_6
