#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Nov 18 17:31:49 2017
# Process ID: 8712
# Current directory: F:/lab2_handout/lab2_handout.runs/system_nopll_mic_block_0_0_synth_1
# Command line: vivado.exe -log system_nopll_mic_block_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_nopll_mic_block_0_0.tcl
# Log file: F:/lab2_handout/lab2_handout.runs/system_nopll_mic_block_0_0_synth_1/system_nopll_mic_block_0_0.vds
# Journal file: F:/lab2_handout/lab2_handout.runs/system_nopll_mic_block_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_nopll_mic_block_0_0.tcl -notrace
Command: synth_design -top system_nopll_mic_block_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 364.789 ; gain = 81.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_nopll_mic_block_0_0' [f:/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ip/system_nopll_mic_block_0_0/synth/system_nopll_mic_block_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'nopll_mic_block' [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:24]
	Parameter MIC_CLK_DIV bound to: 32 - type: integer 
	Parameter MIC_CLK_DIV_BITS bound to: 5 - type: integer 
	Parameter MIC_CLK_POLARITY bound to: 1'b1 
	Parameter INT_BW bound to: 31 - type: integer 
	Parameter DEC_BW bound to: 31 - type: integer 
	Parameter OSR bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'nopll_mic_block' (1#1) [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:24]
INFO: [Synth 8-256] done synthesizing module 'system_nopll_mic_block_0_0' (2#1) [f:/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ip/system_nopll_mic_block_0_0/synth/system_nopll_mic_block_0_0.v:57]
WARNING: [Synth 8-3331] design nopll_mic_block has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 404.867 ; gain = 121.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 404.867 ; gain = 121.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 699.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:116]
INFO: [Synth 8-5546] ROM "sc_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:101]
WARNING: [Synth 8-6014] Unused sequential element i1_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:102]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:103]
WARNING: [Synth 8-6014] Unused sequential element i3_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:104]
WARNING: [Synth 8-6014] Unused sequential element i4_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:105]
WARNING: [Synth 8-6014] Unused sequential element i5_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:01:16 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nopll_mic_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   7 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_count_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:101]
WARNING: [Synth 8-6014] Unused sequential element i1_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:102]
WARNING: [Synth 8-6014] Unused sequential element i2_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:103]
WARNING: [Synth 8-6014] Unused sequential element i3_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:104]
WARNING: [Synth 8-6014] Unused sequential element i4_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:105]
WARNING: [Synth 8-6014] Unused sequential element i5_reg was removed.  [F:/lab2_handout/lab2_handout.srcs/sources_1/imports/hw_src/nopll_mic_block.v:106]
WARNING: [Synth 8-3331] design nopll_mic_block has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:18 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:28 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:01:28 . Memory (MB): peak = 699.660 ; gain = 416.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    96|
|2     |LUT1   |     4|
|3     |LUT2   |   203|
|4     |LUT3   |   266|
|5     |LUT4   |    98|
|6     |LUT5   |   143|
|7     |LUT6   |   103|
|8     |FDRE   |   362|
|9     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  1280|
|2     |  inst   |nopll_mic_block |  1280|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 709.133 ; gain = 130.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 709.133 ; gain = 425.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_nopll_mic_block_0_0' is not ideal for floorplanning, since the cellview 'nopll_mic_block' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:33 . Memory (MB): peak = 709.133 ; gain = 428.238
INFO: [Common 17-1381] The checkpoint 'F:/lab2_handout/lab2_handout.runs/system_nopll_mic_block_0_0_synth_1/system_nopll_mic_block_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 709.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/lab2_handout/lab2_handout.runs/system_nopll_mic_block_0_0_synth_1/system_nopll_mic_block_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 709.133 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 709.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 17:33:52 2017...
