Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/holge/OneDrive/Documents/DesignLab/New_Blank_Circuit/switches_LEDs/Switches_LEDs_isim_beh.exe -prj C:/Users/holge/OneDrive/Documents/DesignLab/New_Blank_Circuit/switches_LEDs/Switches_LEDs_beh.prj work.Switches_LEDs 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/holge/OneDrive/Documents/DesignLab/New_Blank_Circuit/switches_LEDs/Switches_LEDs.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity switches_leds
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable C:/Users/holge/OneDrive/Documents/DesignLab/New_Blank_Circuit/switches_LEDs/Switches_LEDs_isim_beh.exe
Fuse Memory Usage: 29096 KB
Fuse CPU Usage: 359 ms
