$date
	Tue Oct 28 01:42:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module f $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' TA $end
$var wire 1 ( TB $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 2 + state [1:0] $end
$var wire 1 , x $end
$scope module tfa $end
$var wire 1 ' T $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 1 - Q $end
$upscope $end
$scope module tfb $end
$var wire 1 ( T $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
b0 +
1*
0)
1(
0'
0&
0%
0$
1#
0"
b0 !
$end
#5
1"
1)
#10
0"
0)
#12
0#
0*
#15
0(
1'
1&
1.
b1 !
b1 +
1"
1)
#20
0"
0)
#25
1%
1-
b11 !
b11 +
1"
1)
#30
0"
0)
#35
0%
0-
b1 !
b1 +
1"
1)
#40
0"
0)
#45
1%
1-
b11 !
b11 +
1"
1)
#50
0"
0)
#55
0%
0-
b1 !
b1 +
1"
1)
#60
0"
0)
#65
1%
1-
b11 !
b11 +
1"
1)
#70
0"
0)
#75
0%
0-
b1 !
b1 +
1"
1)
#80
0"
0)
#85
1%
1-
b11 !
b11 +
1"
1)
#90
0"
0)
#92
0'
1(
1$
1,
#95
0&
0.
b10 !
b10 +
1"
1)
#100
0"
0)
#105
1&
1.
b11 !
b11 +
1"
1)
#110
0"
0)
#115
0&
0.
b10 !
b10 +
1"
1)
#120
0"
0)
#125
1&
1.
b11 !
b11 +
1"
1)
#130
0"
0)
#135
0&
0.
b10 !
b10 +
1"
1)
#140
0"
0)
#145
1&
1.
b11 !
b11 +
1"
1)
#150
0"
0)
#155
0&
0.
b10 !
b10 +
1"
1)
#160
0"
0)
#165
1&
1.
b11 !
b11 +
1"
1)
#170
0"
0)
#172
1'
0(
0$
0,
#175
0%
0-
b1 !
b1 +
1"
1)
#180
0"
0)
#185
1%
1-
b11 !
b11 +
1"
1)
#190
0"
0)
#195
0%
0-
b1 !
b1 +
1"
1)
#200
0"
0)
#205
1%
1-
b11 !
b11 +
1"
1)
#210
0"
0)
#212
0'
1(
1$
1,
#215
0&
0.
b10 !
b10 +
1"
1)
#220
0"
0)
#225
1&
1.
b11 !
b11 +
1"
1)
#230
0"
0)
#235
0&
0.
b10 !
b10 +
1"
1)
#240
0"
0)
#245
1&
1.
b11 !
b11 +
1"
1)
#250
0"
0)
#252
