{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707783717280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707783717281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 16:21:56 2024 " "Processing started: Mon Feb 12 16:21:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707783717281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707783717281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD_addsub -c BCD_addsub " "Command: quartus_sta BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707783717281 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707783717388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707783717994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707783717994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718047 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707783718397 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD_addsub.sdc " "Synopsys Design Constraints File file not found: 'BCD_addsub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707783718468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718469 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable_a enable_a " "create_clock -period 1.000 -name enable_a enable_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707783718469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable_b enable_b " "create_clock -period 1.000 -name enable_b enable_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707783718469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name carry_in carry_in " "create_clock -period 1.000 -name carry_in carry_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707783718469 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707783718469 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783718471 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707783718471 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707783718472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707783718472 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707783718473 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707783718626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707783718664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707783718664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.792 " "Worst-case setup slack is -14.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.792             -86.827 carry_in  " "  -14.792             -86.827 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.956 " "Worst-case hold slack is -6.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.956             -22.137 carry_in  " "   -6.956             -22.137 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783718681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783718685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.816 " "Worst-case minimum pulse width slack is -4.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.816            -101.891 carry_in  " "   -4.816            -101.891 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.643 enable_a  " "   -0.538              -6.643 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.448 enable_b  " "   -0.538              -6.448 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783718689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783718689 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707783718703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707783718730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707783719569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783719621 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707783719621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707783719622 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707783719633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707783719633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.634 " "Worst-case setup slack is -14.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.634             -87.114 carry_in  " "  -14.634             -87.114 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783719636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.038 " "Worst-case hold slack is -7.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.038             -22.628 carry_in  " "   -7.038             -22.628 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783719646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783719655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783719659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.804 " "Worst-case minimum pulse width slack is -4.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804            -106.733 carry_in  " "   -4.804            -106.733 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.464 enable_a  " "   -0.538              -6.464 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.395 enable_b  " "   -0.538              -6.395 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783719663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783719663 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707783719674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707783719837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707783720552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707783720606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707783720606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707783720609 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707783720609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.280 " "Worst-case setup slack is -7.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.280             -39.521 carry_in  " "   -7.280             -39.521 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.752 " "Worst-case hold slack is -3.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752             -12.437 carry_in  " "   -3.752             -12.437 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783720630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783720640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.944 " "Worst-case minimum pulse width slack is -2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -51.243 carry_in  " "   -2.944             -51.243 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -2.520 enable_a  " "   -0.302              -2.520 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -2.117 enable_b  " "   -0.259              -2.117 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720642 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707783720656 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707783720808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707783720808 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707783720808 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707783720810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707783720810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.532 " "Worst-case setup slack is -6.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.532             -36.075 carry_in  " "   -6.532             -36.075 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.336 " "Worst-case hold slack is -3.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336             -11.095 carry_in  " "   -3.336             -11.095 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783720854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707783720874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.577 " "Worst-case minimum pulse width slack is -2.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -43.238 carry_in  " "   -2.577             -43.238 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -2.431 enable_a  " "   -0.291              -2.431 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -2.118 enable_b  " "   -0.258              -2.118 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707783720877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707783720877 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707783722466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707783722468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707783722550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 16:22:02 2024 " "Processing ended: Mon Feb 12 16:22:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707783722550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707783722550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707783722550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707783722550 ""}
