<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parallel_crc.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parallel_crc.v</a>
defines: 
time_elapsed: 0.090s
ram usage: 10312 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parallel_crc.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parallel_crc.v</a>
module parallel_crc_ccitt (
	clk,
	reset,
	enable,
	init,
	data_in,
	crc_out
);
	input clk;
	input reset;
	input enable;
	input init;
	input [7:0] data_in;
	output [15:0] crc_out;
	reg [15:0] crc_reg;
	wire [15:0] next_crc;
	assign crc_out = crc_reg;
	always @(posedge clk)
		if (reset)
			crc_reg &lt;= 16&#39;hffff;
		else if (enable)
			if (init)
				crc_reg &lt;= 16&#39;hffff;
			else
				crc_reg &lt;= next_crc;
	assign next_crc[0] = ((data_in[7] ^ data_in[0]) ^ crc_reg[4]) ^ crc_reg[11];
	assign next_crc[1] = data_in[1] ^ crc_reg[5];
	assign next_crc[2] = data_in[2] ^ crc_reg[6];
	assign next_crc[3] = data_in[3] ^ crc_reg[7];
	assign next_crc[4] = data_in[4] ^ crc_reg[8];
	assign next_crc[5] = ((((data_in[7] ^ data_in[5]) ^ data_in[0]) ^ crc_reg[4]) ^ crc_reg[9]) ^ crc_reg[11];
	assign next_crc[6] = ((data_in[6] ^ data_in[1]) ^ crc_reg[5]) ^ crc_reg[10];
	assign next_crc[7] = ((data_in[7] ^ data_in[2]) ^ crc_reg[6]) ^ crc_reg[11];
	assign next_crc[8] = (data_in[3] ^ crc_reg[0]) ^ crc_reg[7];
	assign next_crc[9] = (data_in[4] ^ crc_reg[1]) ^ crc_reg[8];
	assign next_crc[10] = (data_in[5] ^ crc_reg[2]) ^ crc_reg[9];
	assign next_crc[11] = (data_in[6] ^ crc_reg[3]) ^ crc_reg[10];
endmodule

</pre>
</body>