Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o S:/uni/4/Az memar/sessio 6/Shift/seven_segment_tb_isim_beh.exe -prj S:/uni/4/Az memar/sessio 6/Shift/seven_segment_tb_beh.prj work.seven_segment_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "S:/uni/4/Az memar/sessio 6/Shift/seven_segment.vhd" into library work
Parsing VHDL file "S:/uni/4/Az memar/sessio 6/Shift/seven_segment_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity seven_segment [seven_segment_default]
Compiling architecture behavior of entity seven_segment_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable S:/uni/4/Az memar/sessio 6/Shift/seven_segment_tb_isim_beh.exe
Fuse Memory Usage: 30300 KB
Fuse CPU Usage: 796 ms
