# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/ram16x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/FIFO_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_controller_testbench
# 
# Top level modules:
# 	FIFO_controller_testbench
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/hex_driver.sv 
# -- Compiling module hex_driver
# -- Compiling module hex_driver_testbench
# 
# Top level modules:
# 	hex_driver_testbench
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/FIFO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/FIFO.sv 
# -- Compiling module FIFO
# -- Compiling module FIFO_testbench
# 
# Top level modules:
# 	FIFO_testbench
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/input_processing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/input_processing.sv 
# -- Compiling module input_processing
# -- Compiling module input_processing_testbench
# 
# Top level modules:
# 	input_processing_testbench
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab2/task3 {D:/UW/ee371labs/lab2/task3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:25 on Apr 15,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab2/task3" D:/UW/ee371labs/lab2/task3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 22:38:25 on Apr 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.input_processing_testbench
# vsim -gui -l msim_transcript work.input_processing_testbench 
# Start time: 22:38:43 on Apr 15,2021
# Loading sv_std.std
# Loading work.input_processing_testbench
# Loading work.input_processing
# Loading work.D_FF
do D:/UW/ee371labs/lab2/task3/simulation/modelsim/wave2.do
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab2/task3/input_processing.sv(71)
#    Time: 2450 ps  Iteration: 1  Instance: /input_processing_testbench
# Break in Module input_processing_testbench at D:/UW/ee371labs/lab2/task3/input_processing.sv line 71
# End time: 22:39:16 on Apr 15,2021, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
