<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>CPYFPT, CPYFMT, CPYFET -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">CPYFPT, CPYFMT, CPYFET</h2>
      <p class="aml">Memory Copy Forward-only, reads and writes unprivileged.
These instructions perform a memory copy. The prologue, main, and epilogue
instructions are expected to be run in succession and to appear consecutively
in memory: CPYFPT, then CPYFMT, and then CPYFET.</p>
      <p class="aml">CPYFPT performs some preconditioning of the arguments suitable for using the CPYFMT instruction,
and performs an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amount of the memory copy.
CPYFMT performs an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amount of the memory copy.
CPYFET performs the last part of the memory copy.</p>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">The inclusion of <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amounts of memory copy
allows some optimization of the size that can be performed.</p>
      <hr class="note"/></div>
      <p class="aml">The memory copy performed by these instructions is in the forward direction only,
so the instructions are suitable for a memory copy only where there is no overlap
between the source and destination locations, or where the source address
is greater than the destination address.</p>
      <p class="aml">The architecture supports two algorithms for the memory copy: option A and option B.
Which algorithm is used is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">Portable software should not assume that the choice of algorithm is constant.</p>
      <hr class="note"/></div>
      <p class="aml">After execution of CPYFPT, option A (which results in encoding PSTATE.C = 0):</p>
      <ul>
        <li>
          If Xn&lt;63&gt; == 1, the copy size is saturated to 0x7FFFFFFFFFFFFFFF.
        </li>
        <li>
          Xs holds the original Xs + saturated Xn.
        </li>
        <li>
          Xd holds the original Xd + saturated Xn.
        </li>
        <li>
          Xn holds -1* saturated Xn + an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes copied.
        </li>
        <li>
          PSTATE.{N,Z,V} are set to {0,0,0}.
        </li>
      </ul>
      <p class="aml">After execution of CPYFPT, option B (which results in encoding PSTATE.C = 1):</p>
      <ul>
        <li>
          If Xn&lt;63&gt; == 1, the copy size is saturated to 0x7FFFFFFFFFFFFFFF.
        </li>
        <li>
          Xs holds the original Xs + an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes copied.
        </li>
        <li>
          Xd holds the original Xd + an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes copied.
        </li>
        <li>
          Xn holds the saturated Xn - an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes copied.
        </li>
        <li>
          PSTATE.{N,Z,V} are set to {0,0,0}.
        </li>
      </ul>
      <p class="aml">For CPYFMT, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>
          Xn is treated as a signed 64-bit number and holds -1* the number of bytes
remaining to be copied in the memory copy in total.
        </li>
        <li>
          Xs holds the lowest address that the copy is copied from -Xn.
        </li>
        <li>
          Xd holds the lowest address that the copy is made to -Xn.
        </li>
        <li>
          At the end of the instruction, the value of Xn is written back with -1* the
number of bytes remaining to be copied in the memory copy in total.
        </li>
      </ul>
      <p class="aml">For CPYFMT, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>
          Xn holds the number of bytes remaining to be copied in the memory copy in total.
        </li>
        <li>
          Xs holds the lowest address that the copy is copied from.
        </li>
        <li>
          Xd holds the lowest address that the copy is copied to.
        </li>
        <li>
          At the end of the instruction:<ul>
              <li>
                the value of Xn is written back with the number of bytes remaining to be copied
in the memory copy in total.
              </li>
              <li>
                the value of Xs is written back with the lowest address that has not been copied from.
              </li>
              <li>
                the value of Xd is written back with the lowest address that has not been copied to.
              </li>
            </ul>
          
        </li>
      </ul>
      <p class="aml">For CPYFET, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>
          Xn is treated as a signed 64-bit number and holds -1* the number of bytes
remaining to be copied in the memory copy in total.
        </li>
        <li>
          Xs holds the lowest address that the copy is copied from -Xn.
        </li>
        <li>
          Xd holds the lowest address that the copy is made to -Xn.
        </li>
        <li>
          At the end of the instruction, the value of Xn is written back with 0.
        </li>
      </ul>
      <p class="aml">For CPYFET, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>
          Xn holds the number of bytes remaining to be copied in the memory copy in total.
        </li>
        <li>
          Xs holds the lowest address that the copy is copied from.
        </li>
        <li>
          Xd holds the lowest address that the copy is copied to.
        </li>
        <li>
          At the end of the instruction:<ul>
              <li>
                the value of Xn is written back with 0.
              </li>
              <li>
                the value of Xs is written back with the lowest address that has not been copied from.
              </li>
              <li>
                the value of Xd is written back with the lowest address that has not been copied to.
              </li>
            </ul>
          
        </li>
      </ul>
    
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_MOPS)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">sz</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td colspan="2" class="lr">op1</td><td class="lr">0</td><td colspan="5" class="lr">Rs</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td class="droppedname">o0</td><td colspan="2"/><td colspan="2"/><td/><td colspan="5"/><td colspan="4" class="droppedname">op2</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Prologue<span class="bitdiff"> (op1 == 00)</span></h4><a id="CPYFPT_CPY_memcms"/><p class="asm-code">CPYFPT  [<a href="#XdOrXZR" title="For the prologue variant: is the 64-bit name of the general-purpose register that holds the destination address and is updated by the instruction, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, [<a href="#XsOrXZR__5" title="For the prologue variant: is the 64-bit name of the general-purpose register that holds the source address and is updated by the instruction, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>]!, <a href="#XnOrXZR__2" title="For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be transferred and is updated by the instruction to encode the remaining size and destination, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!</p></div><div class="encoding"><h4 class="encoding">Main<span class="bitdiff"> (op1 == 01)</span></h4><a id="CPYFMT_CPY_memcms"/><p class="asm-code">CPYFMT  [<a href="#XdOrXZR__2" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, [<a href="#XsOrXZR__6" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the source address, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>]!, <a href="#XnOrXZR__3" title="For the main variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be transferred, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!</p></div><div class="encoding"><h4 class="encoding">Epilogue<span class="bitdiff"> (op1 == 10)</span></h4><a id="CPYFET_CPY_memcms"/><p class="asm-code">CPYFET  [<a href="#XdOrXZR__2" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, [<a href="#XsOrXZR__6" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the source address, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>]!, <a href="#XnOrXZR__4" title="For the epilogue variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be transferred and is set to zero at the end of the instruction, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!</p></div><p class="pseudocode">if !IsFeatureImplemented(FEAT_MOPS) || sz != '00' then UNDEFINED;

<a href="shared_pseudocode.html#CPYParams" title="type CPYParams is ( MOPSStage stage, boolean implements_option_a, boolean forward, integer cpysize, integer stagecpysize, bits(64) toaddress, bits(64) fromaddress, bits(4) nzcv, integer n, integer d, integer s )">CPYParams</a> memcpy;
memcpy.d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
memcpy.s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);
memcpy.n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
bits(4) options = op2;
boolean rnontemporal = options&lt;3&gt; == '1';
boolean wnontemporal = options&lt;2&gt; == '1';
case op1 of
    when '00' memcpy.stage = <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a>;
    when '01' memcpy.stage = <a href="shared_pseudocode.html#MOPSStage_Main" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Main</a>;
    when '10' memcpy.stage = <a href="shared_pseudocode.html#MOPSStage_Epilogue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Epilogue</a>;
    otherwise SEE "Memory Copy and Memory Set";</p>
  <div class="encoding-notes">
      <p class="aml">For information about the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section">Memory Copy and Memory Set CPY*</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="XdOrXZR"/>
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the destination address and is updated by the instruction, encoded in the "Rd" field.</p>
        
      </td></tr><tr><td/><td><a id="XdOrXZR__2"/>
        
          <p class="aml">For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="XsOrXZR__5"/>
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the source address and is updated by the instruction, encoded in the "Rs" field.</p>
        
      </td></tr><tr><td/><td><a id="XsOrXZR__6"/>
        
          <p class="aml">For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the source address, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR__2"/>
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be transferred and is updated by the instruction to encode the remaining size and destination, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="XnOrXZR__3"/>
        
          <p class="aml">For the main variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be transferred, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="XnOrXZR__4"/>
        
          <p class="aml">For the epilogue variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be transferred and is set to zero at the end of the instruction, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckMOPSEnabled.0" title="function: CheckMOPSEnabled()">CheckMOPSEnabled</a>();

<a href="shared_pseudocode.html#impl-aarch64.CheckCPYConstrainedUnpredictable.3" title="function: CheckCPYConstrainedUnpredictable(integer n, integer d, integer s)">CheckCPYConstrainedUnpredictable</a>(memcpy.n, memcpy.d, memcpy.s);

memcpy.nzcv        = PSTATE.&lt;N,Z,C,V&gt;;
memcpy.toaddress   = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memcpy.d, 64];
memcpy.fromaddress = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memcpy.s, 64];
memcpy.cpysize     = SInt(<a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memcpy.n, 64]);
memcpy.implements_option_a = <a href="shared_pseudocode.html#impl-aarch64.CPYFOptionA.0" title="function: boolean CPYFOptionA()">CPYFOptionA</a>();

boolean rprivileged = if options&lt;1&gt; == '1' then <a href="shared_pseudocode.html#AArch64.IsUnprivAccessPriv.0" title="function: boolean AArch64.IsUnprivAccessPriv()">AArch64.IsUnprivAccessPriv</a>() else PSTATE.EL != <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>;
boolean wprivileged = if options&lt;0&gt; == '1' then <a href="shared_pseudocode.html#AArch64.IsUnprivAccessPriv.0" title="function: boolean AArch64.IsUnprivAccessPriv()">AArch64.IsUnprivAccessPriv</a>() else PSTATE.EL != <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>;

<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean devstoreunpred, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> raccdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescMOPS.3" title="function: AccessDescriptor CreateAccDescMOPS(MemOp memop, boolean privileged, boolean nontemporal)">CreateAccDescMOPS</a>(<a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a>,  rprivileged, rnontemporal);
<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean devstoreunpred, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> waccdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescMOPS.3" title="function: AccessDescriptor CreateAccDescMOPS(MemOp memop, boolean privileged, boolean nontemporal)">CreateAccDescMOPS</a>(<a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>, wprivileged, wnontemporal);

if memcpy.stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    if memcpy.cpysize&lt;63&gt; == '1' then memcpy.cpysize = 0x7FFFFFFFFFFFFFFF;

    if memcpy.implements_option_a then
        memcpy.nzcv = '0000';
        // Copy in the forward direction offsets the arguments.
        memcpy.toaddress   = memcpy.toaddress   + memcpy.cpysize;
        memcpy.fromaddress = memcpy.fromaddress + memcpy.cpysize;
        memcpy.cpysize     = 0 - memcpy.cpysize;
    else
        memcpy.nzcv = '0010';

memcpy.stagecpysize = <a href="shared_pseudocode.html#impl-aarch64.MemCpyStageSize.1" title="function: integer MemCpyStageSize(CPYParams memcpy)">MemCpyStageSize</a>(memcpy);

if memcpy.stage != <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    <a href="shared_pseudocode.html#impl-aarch64.CheckMemCpyParams.2" title="function: CheckMemCpyParams(CPYParams memcpy, bits(4) options)">CheckMemCpyParams</a>(memcpy, options);

integer copied;
boolean iswrite;
<a href="shared_pseudocode.html#AddressDescriptor" title="type AddressDescriptor is ( FaultRecord fault, MemoryAttributes memattrs, FullAddress paddress, boolean s1assured, boolean s2fs1mro, bits(16) mecid, bits(64) vaddress )">AddressDescriptor</a> memaddrdesc;
<a href="shared_pseudocode.html#PhysMemRetStatus" title="type PhysMemRetStatus is ( Fault statuscode, bit extflag, ErrorState merrorstate, bits(64) store64bstatus )">PhysMemRetStatus</a>  memstatus;
memcpy.forward = TRUE;
boolean fault  = FALSE;
integer B;

if memcpy.implements_option_a then
    while memcpy.stagecpysize != 0 &amp;&amp; !fault do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.CPYSizeChoice.1" title="function: integer CPYSizeChoice(CPYParams memcpy)">CPYSizeChoice</a>(memcpy);
        assert B &lt;= -1 * memcpy.stagecpysize;

        (copied, iswrite, memaddrdesc, memstatus) = MemCpyBytes(memcpy.toaddress   + memcpy.cpysize,
                                                                memcpy.fromaddress + memcpy.cpysize,
                                                                memcpy.forward, B,
                                                                raccdesc, waccdesc);
        if copied != B then
            fault = TRUE;
        else
            memcpy.cpysize      = memcpy.cpysize + B;
            memcpy.stagecpysize = memcpy.stagecpysize + B;
else
    while memcpy.stagecpysize &gt; 0 &amp;&amp; !fault do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.CPYSizeChoice.1" title="function: integer CPYSizeChoice(CPYParams memcpy)">CPYSizeChoice</a>(memcpy);
        assert B &lt;= memcpy.stagecpysize;

        (copied, iswrite, memaddrdesc, memstatus) = MemCpyBytes(memcpy.toaddress,
                                                                memcpy.fromaddress,
                                                                memcpy.forward, B,
                                                                raccdesc, waccdesc);
        if copied != B then
            fault = TRUE;
        else
            memcpy.fromaddress  = memcpy.fromaddress + B;
            memcpy.toaddress    = memcpy.toaddress   + B;
            memcpy.cpysize      = memcpy.cpysize     - B;
            memcpy.stagecpysize = memcpy.stagecpysize - B;

<a href="shared_pseudocode.html#impl-aarch64.UpdateCpyRegisters.3" title="function: UpdateCpyRegisters(CPYParams memcpy, boolean fault, integer copied)">UpdateCpyRegisters</a>(memcpy, fault, copied);

if fault then
    if <a href="shared_pseudocode.html#impl-shared.IsFault.1" title="function: boolean IsFault(AddressDescriptor addrdesc)">IsFault</a>(memaddrdesc) then
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(memaddrdesc.vaddress, memaddrdesc.fault);

    if <a href="shared_pseudocode.html#impl-shared.IsFault.1" title="function: boolean IsFault(AddressDescriptor addrdesc)">IsFault</a>(memstatus) then
        <a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean devstoreunpred, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = if iswrite then waccdesc else raccdesc;
        <a href="shared_pseudocode.html#impl-shared.HandleExternalAbort.5" title="function: HandleExternalAbort(PhysMemRetStatus memretstatus, boolean iswrite, AddressDescriptor memaddrdesc, integer size, AccessDescriptor accdesc)">HandleExternalAbort</a>(memstatus, iswrite, memaddrdesc, B, accdesc);

if memcpy.stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    PSTATE.&lt;N,Z,C,V&gt; = memcpy.nzcv;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
