---
author: kevbroch
comments: false
date: 2012-05-14 19:02:08+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc21/
slug: hc21
title: "\n\t\t\t\tHC21 (2009)\t\t"
wordpress_id: 89
---


				

# Tutorials, Sunday, August 23, 2009




## System Interconnect





	
  * [Introduction](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.1.SystemInterconnectTutorial-Epub/HC21.23.101.Moore-AMD-Interconnect-Tutorial-Intro.pdf), Chuck Moore, Intel

	
  * [HyperTransportTechnology Tutorial](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.1.SystemInterconnectTutorial-Epub/HC21.23.110.Duato-HTC-HT3.pdf), José Duato, HyperTransport Consortium & TU Valencia

	
  * [PCI Express 3.0 Overview](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.1.SystemInterconnectTutorial-Epub/HC21.23.131.Ajanovic-Intel-PCIeGen3.pdf), Jasmin Ajanovic, Intel

	
  * [Intel® QuickPath Interconnect Overview](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.1.SystemInterconnectTutorial-Epub/HC21.23.120.Safranek-Intel-QPI.pdf), Bob Safranek, Intel




## OpenCL





	
  * [OpenCL Introduction](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.200.Nickolls-NVIDIA-OpenCL-Intro.pdf), John Nickolls, NVIDIA

	
  * [OpenCL Presenter Bios](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.290.Tutorial_OpenCL_0a_Bios.pdf)

	
  * [OpenCL Quick Reference Card](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.293.opencl-quick-reference-card.pdf)

	
  * [Khronos and the OpenCL Standard](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.210.Trevett-Khronos-Khronos-and-OpenCL.pdf), Neil Trevett, Khronos

	
  * [The OpenCL 1.0 Specification](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.295.opencl-1.0.43.pdf), Affie Munshi, Khronos

	
  * [Khronos OpenCL Parallel Computing for Heterogeous Devices](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.220.nameless-Khronos-OpenCL-Overview.pdf)

	
  * [AMD and OpenCL](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.230.Houston-AMD-AMD-and-OpenCL.pdf), Mike Houston, AMD

	
  * [OpenCL, Heterogeneous Computing, and the CPU](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.240.Mattson-Intel-OpenCL-and-CPU.pdf), Tim Mattson, Intel

	
  * [OpenCL for NVIDIA GPUS](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.250.Lamb-NVIDIA-OpenCL--for-NVIDIA-GPUs.pdf), Chris Lamb, NVIDIA

	
  * [Game Developers' Perspective on OpenCL](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.260.Schenk-EA-Game-Developers-and-OpenCL.pdf), Eric Schenk, Electronic Arts

	
  * [OpenCL in Handheld Devices](/wp-content/uploads/hc_archives/hc21/1_sun/HC21.23.2.OpenCLTutorial-Epub/HC21.23.270.Pulli-OpenCL-in-Handheld-Devices.pdf), Kari Pulli, Nokia




# Conference Day One, Monday, August 24, 2009




## Session 1: Server Systems I; Session Chair: Christos Kozyrakis, Stanford





	
  * [Blade Computing with the AMD Opeteron™ Processor ("Magny Cours")](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.110.Conway-AMD-Magny-Cours.pdf), Pat Conway, AMD

	
  * [Nehalem-EX CPU Architecture](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.122-Kottapalli-Intel-NHM-EX.pdf), Sailesh Kottapalli and Jeff Baxter, Intel

	
  * [Innovation Envelope: Hot Chips in Blades](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.100.ServerSystemsI-Epub/HC21.24.131.Leigh-HP-Blades-Innovation-Envelope.pdf), Kevin Leigh, HP




## Keynote 1





	
  * [The GPU Computing Tipping Point](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.150.Keynote.GPUComputingRevolution-Epub/HC21.24.150.KeynoteI-GPUComputingRevolution.pdf), Jen-Hsun Huang, CEO, NVIDIA




## Session 2: I/O; Session Chair: Norm Jouppi, HP





	
  * [The World's First USB3.0 Storage Controller](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.200.I-O-Epub/HC21.24.210.Intrater-Symwave-USB3.0-Storage-Controller.pdf), Gideon Intrater, Symwave

	
  * [40Gb/s Optical Active Cable Using Monolithic Transceivers Implemented in Silicon Photonics Enabled 0.13-µm SOI CMOS Technology](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.200.I-O-Epub/HC21.24.220.Kucharski-Luxtera-40Gbps-CMOS-Optical-Transceiver.pdf), Daniel Kucharski, Sherif Abdalla, Behnam Analui, Colin Bradbury, Peter De Dobbelaere, Dennis Foltz, Steffen Gloeckner, Drew Guckenberger, Mark Harrison, Steve Jackson, Michael Mack, Gianlorenzo Masini, Attila Mekis, Adit Narasimha, Mark Peterson, Thierry Pinguet, Subal Sahni, Will Wang, Brian Welch and Jeremy Witzens, Luxtera

	
  * [Intel® 5520 Chipset: An I/O Hub Chipset for Server, Workstation, and High End Desktop](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.200.I-O-Epub/HC21.24.230.DasSharma-Intel-5520-Chipset.pdf), Debendra Das Sharma, Intel




## Session 3: Parallel Computing Centers, Session Chair:Dean Tullsen, UC San Diego and Alan Jay Smith, UC Berkeley





	
  * [Overview of the UC Berkeley Par Lab](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.300.ParallelComputingCenters-Epub/HC21.24.310.Patterson-UCB-ParLab.pdf), David Patterson, UC Berkeley

	
  * [Universal Parallel Computing Research Center at Illinois: Making Parallel Programming Synonymous with Programming](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.300.ParallelComputingCenters-Epub/HC21.24.320.Snir-UIUC-UPCRC.pdf), Sarita Adve, Vikram Adve, Gul Agha, Maria Garzaran, John Hart, Wen-mei Hwu, Ralph Johnson, Laxmikant Kale, Darko Marinov, Klara Nahrstedt, David Padua, Madhusudan Parthasarathy, Sanjay Patel, Grigore Rosu, Dan Roth, Marc Snir, Josep Torrellas and Craig Zilles, UIUC

	
  * [The Stanford Pervasive Parallelism Laboratory (PPL)](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.300.ParallelComputingCenters-Epub/HC21.24.331.Olukotun-Stanford-PPL.pdf), Kunle Olukotun, Alex Aiken, Bill Dally, Ron Fedkiw, Pat Hanrahan, John Hennessy, Mark Horowitz, Vladlen Koltun, Christos Kozyrakis, Mendel Rosenblum and Sebastian Thrun, Stanford University




## Session 4: Client Processors; Session Chair: Jan-Willem van de Waerdt, NXP





	
  * [Moorestown Platform: Based on Lincroft SoC Designed for Next Generation Smartphones](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.400.ClientProcessors-Epub/HC21.24.411.Patel-intel-Moorestown%20Hotchips2009.pdf), Rajesh Patel, Intel

	
  * [OMAP4430 Architecture and Development](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.400.ClientProcessors-Epub/HC21.24.421.Witt-OMAP4430.pdf), David Witt, TI

	
  * [ION: A single-chip platform that energizes balanced PC architectures](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.400.ClientProcessors-Epub/HC21.24.430.Pursai-NVIDIA-ION.pdf), Sridhar Pursai, NVIDIA

	
  * [Tranisitioning the Intel® Next Generation Microarchitectures (Nehalem and Westmere) Into the Mainstream](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.400.ClientProcessors-Epub/HC21.24.442.Looi-Intel_NhmClient_Hotchips2009b.pdf)Stephan Jourdan, Intel




## Panel Discussion: Technology Scaling at an Inflection Point: What next?; Moderator: Krste Asanovic, UC Berkeley





	
  * [Mark Horowitz, Stanford](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.450.Panel.ScalingWhatNext/HC21.24.450.Panel-TechnologyScaling.pdf)

	
  * [Brad McCredie, IBM Fellow and VP](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.450.Panel.ScalingWhatNext/HC21.24.450.Panel-TechnologyScaling.pdf)

	
  * [Michael Hart, Senior Director Semiconductor Technology Development, Xilinx](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.450.Panel.ScalingWhatNext/HOT_CHIPS_2009_Panel_Revised_042712 (Hart).pdf)

	
  * [David Witt, Head of OMAP Development, TI](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.450.Panel.ScalingWhatNext/HC21.24.450.Panel-TechnologyScaling.pdf)

	
  * [Lode Lauwers, Senior Director Business and Partner Relations, IMEC Institute](/wp-content/uploads/hc_archives/hc21/2_mon/HC21.24.450.Panel.ScalingWhatNext/HC21.24.490-Panel.Lauwers-IMEC.pdf)




# Conference Day Two, Tuesday, August 25, 2009




## Session 5: Computing Accelerators; Session Chair: Bevan Baas, UC Davis





	
  * [SPARC64(TM) VIIIfx: Fujitsu's New Generation Octo Core Processor for PETA Scale Computing](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.51A.Maruyama-Fujitsu-Octo-Core-VIIIfx.pdf), Takumi Maruyama, Fujitsu

	
  * [Instruction Set Innovations for Convey's HC-1 Computer](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.526.Brewer-Convey-HC1-Instruction-Set.pdf), Tony Brewer, Convey Computer

	
  * [Programming the Nallatech Xeon + Multi-FPGA Heterogeneous Platform](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.531.Chow-ArchES-Xeon-Socket-FPGA.pdf), Allan Cantle, Paul Chow, Chris Madill, Manuel Saldana and Arun Patel, Nallatech and ArchES Computing

	
  * [Xeon Socket Filler FPGA Accelerators](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.532.Cantle-Nallatech-Xeon-Socket-FPGA.pdf)

	
  * [Sun's 3rd generation on-chip UltraSPARC security accelerator](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.541.Spracklen-SUN-UltraSPARC-Security-Accelerator.pdf), Lawrence Spracklen, Sun




## Keynote 2; Keynote Chair: Pradeep Dubey, Intel





	
  * [Let's Get Small: How computers are making a big difference in the Games Business](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.550.Keynote.ComputerGames-Epub/HC21.25.550.ComputersGameBusiness.pdf), Rich Hilleman, Chief Creative Officer (CCO), Electronic Arts (EA)




## Session 6: SoCs + Clocking; Session Chair: Forest Baskett, NEA





	
  * [PNX85500 - Single Chip LCD TV System with integrated 120Hz HD Frame Rate Converter](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.600.SoC-Clocking-Epub/HC21.25.611.Osborne-NXP-PNX85500%20-%20Hot%20Chips%20Presentation%20-%20090825.pdf), Ralf Karge and Colin Osborne, NXP

	
  * [IMAPCAR2: A Dynamic SIMD/MIMD Mode Switching Processor for Embedded Systems](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.600.SoC-Clocking-Epub/HC21.25.620.Kyo-NEC-IMAPCAR2-Embedded-Processor.pdf), Shorin Kyo, Shohei Nomoto, Takuya Koga, Hanno Lieske and Shin'ichiro Okazaki, NEC

	
  * [SOC for Car Navigation Systems with a 53.3 GOPS Image Recognition Engine](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.600.SoC-Clocking-Epub/HC21.25.630.Kido-Hitachi-SOC-For-Car-Navigation.pdf), Hideaki Kido, Shoji Muramatsu, Yasuhiko Hoshi, Hiroyuki Hamasaki, Atsushi Nakamura and Akihiro Yamamoto, Hitachi

	
  * [Silicon MEMS Oscillators for High Speed Digital Systems](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.600.SoC-Clocking-Epub/HC21.25.640.Partridge-SiTime-MEMS-Oscillator.pdf), Aaron Partridge, SiTime




## Session 7: FPGAs; Session Chair: Chuck Thacker, Microsoft





	
  * [Ultra Low Power FPGAs Fuel Faster Feature Evolution in Mobile Applications](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.700.FPGAs-Epub/HC21.25.7102.Birkner-SiliconBlue-Ultra-Low-Power-FPGA.pdf), John Birkner, SiliconBlue

	
  * [Newest Additions to Altera's Integrated Transceiver Portfolio](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.700.FPGAs-Epub/HC21.25.7211.Mansur-Altera-StratixIVGT-ArriaII.pdf), Dan Mansur, Altera

	
  * [Xilinix Virtex-6 and Spartan-6 FPGA Families](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.700.FPGAs-Epub/HC21.25.7300.Alfke-Xilinx-Virtex6-Spartan6.pdf), Peter Alfke ,Xilinx




## Session 8: Server Systems II; Session Chair: Jose Renau, UC Santa Cruz





	
  * [Sun's Next-Generation Multi-threaded Processor - Rainbow Falls: Sun's Next Generation CMT Processor](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.800.ServerSystemsII-Epub/HC21.25.810.Patel-SUN-RainbowFalls.pdf), Sanjay Patel, Stephen Phillips and Allan Strong, Sun

	
  * [POWER7: IBM's Next Generation POWER Microprocessor](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.800.ServerSystemsII-Epub/HC21.25.829.Kalla-IBM-POWER7NextGenerationServerProcessorv7display.pdf), Ron Kalla, IBM

	
  * [POWER7: IBM's Next Generation Balanced POWER Server Chip](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.800.ServerSystemsII-Epub/HC21.25.835.Starke-IBM-POWER7SystemBalancev13_display.pdf), William Starke, IBM




## [Closing Remarks](/wp-content/uploads/hc_archives/hc21/3_tues/HC21.25.900.ClosingRemarks-Epub/HC21.25.910.ClosingRemarks.pdf)

		
