
*** Running vivado
    with args -log chip_test_env_chip_fsm_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip_test_env_chip_fsm_controller_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source chip_test_env_chip_fsm_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/DAC_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/chip_fsm_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/discriminator_counter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top chip_test_env_chip_fsm_controller_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 320547
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2390.344 ; gain = 0.000 ; free physical = 139 ; free virtual = 4321
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'chip_test_env_chip_fsm_controller_0_0' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_chip_fsm_controller_0_0/synth/chip_test_env_chip_fsm_controller_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'chip_fsm_controller_v1_0' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/hdl/chip_fsm_controller_v1_0.v:3]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chip_fsm_controller_v1_0_S00_AXI' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/hdl/chip_fsm_controller_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chip_fsm_control' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:1]
	Parameter clk_div bound to: 4000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'chip_fsm' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:77]
	Parameter s1 bound to: 0 - type: integer 
	Parameter s2 bound to: 1 - type: integer 
	Parameter s3 bound to: 2 - type: integer 
	Parameter s4 bound to: 3 - type: integer 
	Parameter s5 bound to: 4 - type: integer 
	Parameter s6 bound to: 5 - type: integer 
	Parameter s7 bound to: 6 - type: integer 
	Parameter s8 bound to: 7 - type: integer 
	Parameter s9 bound to: 8 - type: integer 
	Parameter s10 bound to: 9 - type: integer 
	Parameter s11 bound to: 10 - type: integer 
	Parameter s12 bound to: 11 - type: integer 
	Parameter s13 bound to: 12 - type: integer 
	Parameter s14 bound to: 13 - type: integer 
	Parameter s15 bound to: 14 - type: integer 
	Parameter s16 bound to: 15 - type: integer 
	Parameter s17 bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:126]
INFO: [Synth 8-6155] done synthesizing module 'chip_fsm' (1#1) [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:77]
INFO: [Synth 8-6155] done synthesizing module 'chip_fsm_control' (2#1) [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'chip_fsm_controller_v1_0_S00_AXI' (3#1) [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/hdl/chip_fsm_controller_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'chip_fsm_controller_v1_0' (4#1) [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/hdl/chip_fsm_controller_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'chip_test_env_chip_fsm_controller_0_0' (5#1) [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_chip_fsm_controller_0_0/synth/chip_test_env_chip_fsm_controller_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2390.344 ; gain = 0.000 ; free physical = 997 ; free virtual = 4800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.344 ; gain = 0.000 ; free physical = 1780 ; free virtual = 5584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.344 ; gain = 0.000 ; free physical = 1779 ; free virtual = 5583
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2390.344 ; gain = 0.000 ; free physical = 1766 ; free virtual = 5570
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.031 ; gain = 0.000 ; free physical = 1713 ; free virtual = 5519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2515.031 ; gain = 0.000 ; free physical = 1713 ; free virtual = 5519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1748 ; free virtual = 5554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1748 ; free virtual = 5554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1742 ; free virtual = 5548
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'chip_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:127]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s1 |                00000000000000001 |                          0000000
                      s2 |                00000000000000010 |                          0000001
                      s3 |                00000000000000100 |                          0000010
                      s4 |                00000000000001000 |                          0000011
                      s5 |                00000000000010000 |                          0000100
                      s6 |                00000000000100000 |                          0000101
                      s7 |                00000000001000000 |                          0000110
                      s8 |                00000000010000000 |                          0000111
                      s9 |                00000000100000000 |                          0001000
                     s10 |                00000001000000000 |                          0001001
                     s11 |                00000010000000000 |                          0001010
                     s12 |                00000100000000000 |                          0001011
                     s13 |                00001000000000000 |                          0001100
                     s14 |                00010000000000000 |                          0001101
                     s15 |                00100000000000000 |                          0001110
                     s16 |                01000000000000000 |                          0001111
                     s17 |                10000000000000000 |                          0010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'chip_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ipshared/105f/src/chip_fsm_controller_module.v:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1728 ; free virtual = 5536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 5     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1742 ; free virtual = 5560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1542 ; free virtual = 5366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1542 ; free virtual = 5365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1540 ; free virtual = 5363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     4|
|4     |LUT4 |    14|
|5     |LUT5 |    23|
|6     |LUT6 |    82|
|7     |FDCE |    16|
|8     |FDPE |     1|
|9     |FDRE |   217|
|10    |FDSE |     1|
|11    |LD   |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1473 ; free virtual = 5299
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2515.031 ; gain = 0.000 ; free physical = 1527 ; free virtual = 5353
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2515.031 ; gain = 124.688 ; free physical = 1527 ; free virtual = 5353
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2515.031 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5439
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.031 ; gain = 0.000 ; free physical = 1556 ; free virtual = 5382
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2515.031 ; gain = 124.844 ; free physical = 1699 ; free virtual = 5525
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/chip_test_env_chip_fsm_controller_0_0_synth_1/chip_test_env_chip_fsm_controller_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP chip_test_env_chip_fsm_controller_0_0, cache-ID = 3de74bdf2ec3bcca
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/chip_test_env_chip_fsm_controller_0_0_synth_1/chip_test_env_chip_fsm_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file chip_test_env_chip_fsm_controller_0_0_utilization_synth.rpt -pb chip_test_env_chip_fsm_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 31 12:28:18 2021...
