// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "04/07/2014 13:15:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 us/ 1 ps

module lab1_121220307_MIPS4 (
	rs_addr,
	rt_addr,
	rd_addr,
	rd_in,
	Rd_byte_w_en,
	clk,
	rs_out,
	rt_out);
input 	[3:0] rs_addr;
input 	[3:0] rt_addr;
input 	[3:0] rd_addr;
input 	[3:0] rd_in;
input 	[3:0] Rd_byte_w_en;
input 	clk;
output 	[3:0] rs_out;
output 	[3:0] rt_out;

// Design Ports Information
// rs_out[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_out[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_out[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_out[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_out[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_out[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_out[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_out[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_addr[0]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_addr[1]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_addr[3]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs_addr[2]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_addr[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_addr[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_addr[3]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rt_addr[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_in[0]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[0]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[1]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[2]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_addr[3]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_byte_w_en[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_in[1]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_byte_w_en[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_in[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_byte_w_en[2]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_in[3]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd_byte_w_en[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab1_121220307_MIPS4_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \register[10][0]~q ;
wire \register[8][0]~q ;
wire \Mux3~0_combout ;
wire \register[6][0]~q ;
wire \register[5][0]~q ;
wire \register[4][0]~q ;
wire \Mux3~2_combout ;
wire \register[7][0]~q ;
wire \Mux3~3_combout ;
wire \register[13][0]~q ;
wire \register[15][0]~q ;
wire \register[5][1]~q ;
wire \register[3][1]~q ;
wire \Mux2~7_combout ;
wire \register[8][2]~q ;
wire \Mux1~0_combout ;
wire \Mux1~2_combout ;
wire \register[7][2]~q ;
wire \Mux1~3_combout ;
wire \Mux1~7_combout ;
wire \register[10][3]~q ;
wire \Mux7~0_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux4~0_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~7_combout ;
wire \Decoder0~0_combout ;
wire \Decoder0~1_combout ;
wire \register[10][0]~2_combout ;
wire \register[8][0]~3_combout ;
wire \Decoder0~4_combout ;
wire \register[6][0]~5_combout ;
wire \register[5][0]~6_combout ;
wire \register[4][0]~7_combout ;
wire \Decoder0~7_combout ;
wire \register[7][0]~8_combout ;
wire \Decoder0~12_combout ;
wire \register[13][0]~13_combout ;
wire \register[15][0]~15_combout ;
wire \register[5][1]~17_combout ;
wire \register[3][1]~30_combout ;
wire \register[8][2]~35_combout ;
wire \register[7][2]~40_combout ;
wire \register[10][3]~53_combout ;
wire \rd_addr[1]~input_o ;
wire \clk~input_o ;
wire \rs_out[0]~output_o ;
wire \rs_out[1]~output_o ;
wire \rs_out[2]~output_o ;
wire \rs_out[3]~output_o ;
wire \rt_out[0]~output_o ;
wire \rt_out[1]~output_o ;
wire \rt_out[2]~output_o ;
wire \rt_out[3]~output_o ;
wire \rs_addr[1]~input_o ;
wire \rd_addr[2]~input_o ;
wire \rd_addr[0]~input_o ;
wire \rd_addr[3]~input_o ;
wire \Decoder0~13_combout ;
wire \rd_in[0]~input_o ;
wire \register[12][0]~14_combout ;
wire \register[12][0]~q ;
wire \rs_addr[0]~input_o ;
wire \Mux3~7_combout ;
wire \Decoder0~11_combout ;
wire \register[14][0]~12_combout ;
wire \register[14][0]~q ;
wire \Mux3~8_combout ;
wire \rs_addr[2]~input_o ;
wire \Decoder0~8_combout ;
wire \register[3][0]~9_combout ;
wire \register[3][0]~q ;
wire \Rd_byte_w_en[0]~input_o ;
wire \register[7][0]~0_combout ;
wire \register[1][0]~10_combout ;
wire \register[1][0]~q ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \rs_addr[3]~input_o ;
wire \Mux3~6_combout ;
wire \register[9][0]~1_combout ;
wire \register[9][0]~q ;
wire \register[11][0]~4_combout ;
wire \register[11][0]~q ;
wire \Mux3~1_combout ;
wire \Mux3~9_combout ;
wire \Rd_byte_w_en[1]~input_o ;
wire \register[2][1]~16_combout ;
wire \rd_in[1]~input_o ;
wire \register[13][1]~20_combout ;
wire \register[13][1]~q ;
wire \register[9][1]~18_combout ;
wire \register[9][1]~q ;
wire \register[1][1]~19_combout ;
wire \register[1][1]~q ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Decoder0~14_combout ;
wire \register[15][1]~31_combout ;
wire \register[15][1]~q ;
wire \register[7][1]~28_combout ;
wire \register[7][1]~q ;
wire \Mux2~8_combout ;
wire \register[10][1]~21_combout ;
wire \register[10][1]~q ;
wire \register[14][1]~24_combout ;
wire \register[14][1]~q ;
wire \register[2][1]~23_combout ;
wire \register[2][1]~q ;
wire \register[6][1]~22_combout ;
wire \register[6][1]~q ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \register[12][1]~25_combout ;
wire \register[12][1]~q ;
wire \Decoder0~6_combout ;
wire \register[4][1]~26_combout ;
wire \register[4][1]~q ;
wire \Mux2~4_combout ;
wire \Decoder0~2_combout ;
wire \register[8][1]~27_combout ;
wire \register[8][1]~q ;
wire \Mux2~5_combout ;
wire \Mux2~6_combout ;
wire \Mux2~9_combout ;
wire \rd_in[2]~input_o ;
wire \Equal0~0_combout ;
wire \Rd_byte_w_en[2]~input_o ;
wire \register[4][2]~32_combout ;
wire \register[1][2]~42_combout ;
wire \register[1][2]~q ;
wire \register[3][2]~41_combout ;
wire \register[3][2]~q ;
wire \Mux1~4_combout ;
wire \register[2][2]~43_combout ;
wire \register[2][2]~q ;
wire \Mux1~5_combout ;
wire \Mux1~6_combout ;
wire \register[15][2]~47_combout ;
wire \register[15][2]~q ;
wire \register[14][2]~44_combout ;
wire \register[14][2]~q ;
wire \Mux1~8_combout ;
wire \register[9][2]~33_combout ;
wire \register[9][2]~q ;
wire \register[11][2]~36_combout ;
wire \register[11][2]~q ;
wire \Mux1~1_combout ;
wire \Mux1~9_combout ;
wire \rd_in[3]~input_o ;
wire \Rd_byte_w_en[3]~input_o ;
wire \register[8][3]~48_combout ;
wire \register[7][3]~60_combout ;
wire \register[7][3]~q ;
wire \register[15][3]~63_combout ;
wire \register[15][3]~q ;
wire \register[3][3]~62_combout ;
wire \register[3][3]~q ;
wire \Decoder0~3_combout ;
wire \register[11][3]~61_combout ;
wire \register[11][3]~q ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \register[14][3]~56_combout ;
wire \register[14][3]~q ;
wire \register[2][3]~55_combout ;
wire \register[2][3]~q ;
wire \register[6][3]~54_combout ;
wire \register[6][3]~q ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \register[4][3]~58_combout ;
wire \register[4][3]~q ;
wire \register[12][3]~57_combout ;
wire \register[12][3]~q ;
wire \Mux0~4_combout ;
wire \register[8][3]~59_combout ;
wire \register[8][3]~q ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \register[13][3]~52_combout ;
wire \register[13][3]~q ;
wire \Decoder0~9_combout ;
wire \register[1][3]~51_combout ;
wire \register[1][3]~q ;
wire \register[9][3]~50_combout ;
wire \register[9][3]~q ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~9_combout ;
wire \rt_addr[1]~input_o ;
wire \rt_addr[0]~input_o ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \Mux7~4_combout ;
wire \Decoder0~10_combout ;
wire \register[2][0]~11_combout ;
wire \register[2][0]~q ;
wire \Mux7~5_combout ;
wire \rt_addr[3]~input_o ;
wire \rt_addr[2]~input_o ;
wire \Mux7~6_combout ;
wire \Mux7~1_combout ;
wire \Mux7~9_combout ;
wire \register[11][1]~29_combout ;
wire \register[11][1]~q ;
wire \Mux6~7_combout ;
wire \Mux6~8_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux6~6_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~9_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \register[4][2]~39_combout ;
wire \register[4][2]~q ;
wire \Decoder0~5_combout ;
wire \register[5][2]~38_combout ;
wire \register[5][2]~q ;
wire \Mux5~2_combout ;
wire \register[6][2]~37_combout ;
wire \register[6][2]~q ;
wire \Mux5~3_combout ;
wire \Mux5~6_combout ;
wire \register[13][2]~45_combout ;
wire \register[13][2]~q ;
wire \register[12][2]~46_combout ;
wire \register[12][2]~q ;
wire \Mux5~7_combout ;
wire \Mux5~8_combout ;
wire \register[10][2]~34_combout ;
wire \register[10][2]~q ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~9_combout ;
wire \Mux4~8_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~6_combout ;
wire \register[5][3]~49_combout ;
wire \register[5][3]~q ;
wire \Mux4~1_combout ;
wire \Mux4~9_combout ;


// Location: FF_X112_Y40_N17
dffeas \register[10][0] (
	.clk(\clk~input_o ),
	.d(\register[10][0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[10][0] .is_wysiwyg = "true";
defparam \register[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N19
dffeas \register[8][0] (
	.clk(\clk~input_o ),
	.d(\register[8][0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[8][0] .is_wysiwyg = "true";
defparam \register[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N12
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\rs_addr[0]~input_o  & (((\rs_addr[1]~input_o )))) # (!\rs_addr[0]~input_o  & ((\rs_addr[1]~input_o  & ((\register[10][0]~q ))) # (!\rs_addr[1]~input_o  & (\register[8][0]~q ))))

	.dataa(\register[8][0]~q ),
	.datab(\rs_addr[0]~input_o ),
	.datac(\register[10][0]~q ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hFC22;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N25
dffeas \register[6][0] (
	.clk(\clk~input_o ),
	.d(\register[6][0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[6][0] .is_wysiwyg = "true";
defparam \register[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N3
dffeas \register[5][0] (
	.clk(\clk~input_o ),
	.d(\register[5][0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[5][0] .is_wysiwyg = "true";
defparam \register[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N29
dffeas \register[4][0] (
	.clk(\clk~input_o ),
	.d(\register[4][0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[4][0] .is_wysiwyg = "true";
defparam \register[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N20
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\rs_addr[1]~input_o  & (((\rs_addr[0]~input_o )))) # (!\rs_addr[1]~input_o  & ((\rs_addr[0]~input_o  & (\register[5][0]~q )) # (!\rs_addr[0]~input_o  & ((\register[4][0]~q )))))

	.dataa(\register[5][0]~q ),
	.datab(\register[4][0]~q ),
	.datac(\rs_addr[1]~input_o ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hFA0C;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N31
dffeas \register[7][0] (
	.clk(\clk~input_o ),
	.d(\register[7][0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[7][0] .is_wysiwyg = "true";
defparam \register[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N30
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~2_combout  & ((\register[7][0]~q ) # ((!\rs_addr[1]~input_o )))) # (!\Mux3~2_combout  & (((\register[6][0]~q  & \rs_addr[1]~input_o ))))

	.dataa(\register[7][0]~q ),
	.datab(\Mux3~2_combout ),
	.datac(\register[6][0]~q ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hB8CC;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N7
dffeas \register[13][0] (
	.clk(\clk~input_o ),
	.d(\register[13][0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[13][0] .is_wysiwyg = "true";
defparam \register[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y40_N27
dffeas \register[15][0] (
	.clk(\clk~input_o ),
	.d(\register[15][0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[15][0] .is_wysiwyg = "true";
defparam \register[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y40_N13
dffeas \register[5][1] (
	.clk(\clk~input_o ),
	.d(\register[5][1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[5][1] .is_wysiwyg = "true";
defparam \register[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y40_N27
dffeas \register[3][1] (
	.clk(\clk~input_o ),
	.d(\register[3][1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[3][1] .is_wysiwyg = "true";
defparam \register[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N24
cycloneive_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\rs_addr[3]~input_o  & (((\register[11][1]~q ) # (\rs_addr[2]~input_o )))) # (!\rs_addr[3]~input_o  & (\register[3][1]~q  & ((!\rs_addr[2]~input_o ))))

	.dataa(\register[3][1]~q ),
	.datab(\register[11][1]~q ),
	.datac(\rs_addr[3]~input_o ),
	.datad(\rs_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hF0CA;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \register[8][2] (
	.clk(\clk~input_o ),
	.d(\register[8][2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[8][2] .is_wysiwyg = "true";
defparam \register[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N6
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\rs_addr[0]~input_o  & (((\rs_addr[1]~input_o )))) # (!\rs_addr[0]~input_o  & ((\rs_addr[1]~input_o  & ((\register[10][2]~q ))) # (!\rs_addr[1]~input_o  & (\register[8][2]~q ))))

	.dataa(\register[8][2]~q ),
	.datab(\register[10][2]~q ),
	.datac(\rs_addr[0]~input_o ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hFC0A;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N18
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\rs_addr[1]~input_o  & (((\rs_addr[0]~input_o )))) # (!\rs_addr[1]~input_o  & ((\rs_addr[0]~input_o  & ((\register[5][2]~q ))) # (!\rs_addr[0]~input_o  & (\register[4][2]~q ))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\register[4][2]~q ),
	.datac(\register[5][2]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hFA44;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N13
dffeas \register[7][2] (
	.clk(\clk~input_o ),
	.d(\register[7][2]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[7][2] .is_wysiwyg = "true";
defparam \register[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N22
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux1~2_combout  & ((\register[7][2]~q ) # ((!\rs_addr[1]~input_o )))) # (!\Mux1~2_combout  & (((\register[6][2]~q  & \rs_addr[1]~input_o ))))

	.dataa(\register[7][2]~q ),
	.datab(\Mux1~2_combout ),
	.datac(\register[6][2]~q ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hB8CC;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N10
cycloneive_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\rs_addr[1]~input_o  & (((\rs_addr[0]~input_o )))) # (!\rs_addr[1]~input_o  & ((\rs_addr[0]~input_o  & (\register[13][2]~q )) # (!\rs_addr[0]~input_o  & ((\register[12][2]~q )))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\register[13][2]~q ),
	.datac(\register[12][2]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'hEE50;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N19
dffeas \register[10][3] (
	.clk(\clk~input_o ),
	.d(\register[10][3]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[10][3] .is_wysiwyg = "true";
defparam \register[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N8
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\rt_addr[0]~input_o  & (((\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & ((\register[10][0]~q ))) # (!\rt_addr[1]~input_o  & (\register[8][0]~q ))))

	.dataa(\register[8][0]~q ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\register[10][0]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hFC22;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N28
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\rt_addr[1]~input_o  & (((\rt_addr[0]~input_o )))) # (!\rt_addr[1]~input_o  & ((\rt_addr[0]~input_o  & ((\register[5][0]~q ))) # (!\rt_addr[0]~input_o  & (\register[4][0]~q ))))

	.dataa(\rt_addr[1]~input_o ),
	.datab(\register[4][0]~q ),
	.datac(\register[5][0]~q ),
	.datad(\rt_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hFA44;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N6
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux7~2_combout  & (((\register[7][0]~q ) # (!\rt_addr[1]~input_o )))) # (!\Mux7~2_combout  & (\register[6][0]~q  & ((\rt_addr[1]~input_o ))))

	.dataa(\register[6][0]~q ),
	.datab(\Mux7~2_combout ),
	.datac(\register[7][0]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hE2CC;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\rt_addr[2]~input_o  & ((\register[6][1]~q ) # ((\rt_addr[3]~input_o )))) # (!\rt_addr[2]~input_o  & (((\register[2][1]~q  & !\rt_addr[3]~input_o ))))

	.dataa(\register[6][1]~q ),
	.datab(\register[2][1]~q ),
	.datac(\rt_addr[2]~input_o ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hF0AC;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N14
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~2_combout  & ((\register[14][1]~q ) # ((!\rt_addr[3]~input_o )))) # (!\Mux6~2_combout  & (((\register[10][1]~q  & \rt_addr[3]~input_o ))))

	.dataa(\Mux6~2_combout ),
	.datab(\register[14][1]~q ),
	.datac(\register[10][1]~q ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hD8AA;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N6
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\rt_addr[2]~input_o  & (((\rt_addr[3]~input_o )))) # (!\rt_addr[2]~input_o  & ((\rt_addr[3]~input_o  & ((\register[9][3]~q ))) # (!\rt_addr[3]~input_o  & (\register[1][3]~q ))))

	.dataa(\register[1][3]~q ),
	.datab(\register[9][3]~q ),
	.datac(\rt_addr[2]~input_o ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hFC0A;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N18
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\rt_addr[2]~input_o  & ((\rt_addr[3]~input_o  & ((\register[12][3]~q ))) # (!\rt_addr[3]~input_o  & (\register[4][3]~q ))))

	.dataa(\register[4][3]~q ),
	.datab(\register[12][3]~q ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\rt_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hCA00;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N24
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\Mux4~4_combout ) # ((\register[8][3]~q  & (!\rt_addr[2]~input_o  & \rt_addr[3]~input_o )))

	.dataa(\register[8][3]~q ),
	.datab(\rt_addr[2]~input_o ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\Mux4~4_combout ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hFF20;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N10
cycloneive_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (\rt_addr[2]~input_o  & (((\rt_addr[3]~input_o )))) # (!\rt_addr[2]~input_o  & ((\rt_addr[3]~input_o  & ((\register[11][3]~q ))) # (!\rt_addr[3]~input_o  & (\register[3][3]~q ))))

	.dataa(\register[3][3]~q ),
	.datab(\rt_addr[2]~input_o ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\register[11][3]~q ),
	.cin(gnd),
	.combout(\Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~7 .lut_mask = 16'hF2C2;
defparam \Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N28
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h1000;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N8
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'h0200;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N16
cycloneive_lcell_comb \register[10][0]~2 (
// Equation(s):
// \register[10][0]~2_combout  = (\register[7][0]~0_combout  & (((\register[10][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~1_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~1_combout  & (\register[10][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~1_combout ),
	.datac(\register[10][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[10][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \register[10][0]~2 .lut_mask = 16'hF4B0;
defparam \register[10][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N18
cycloneive_lcell_comb \register[8][0]~3 (
// Equation(s):
// \register[8][0]~3_combout  = (\register[7][0]~0_combout  & (((\register[8][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~2_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~2_combout  & (\register[8][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~2_combout ),
	.datac(\register[8][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[8][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \register[8][0]~3 .lut_mask = 16'hF4B0;
defparam \register[8][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N10
cycloneive_lcell_comb \Decoder0~4 (
// Equation(s):
// \Decoder0~4_combout  = (\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~4 .lut_mask = 16'h0008;
defparam \Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N24
cycloneive_lcell_comb \register[6][0]~5 (
// Equation(s):
// \register[6][0]~5_combout  = (\register[7][0]~0_combout  & (((\register[6][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~4_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~4_combout  & (\register[6][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~4_combout ),
	.datac(\register[6][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[6][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \register[6][0]~5 .lut_mask = 16'hF4B0;
defparam \register[6][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N2
cycloneive_lcell_comb \register[5][0]~6 (
// Equation(s):
// \register[5][0]~6_combout  = (\register[7][0]~0_combout  & (((\register[5][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~5_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~5_combout  & (\register[5][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~5_combout ),
	.datac(\register[5][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[5][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \register[5][0]~6 .lut_mask = 16'hF4B0;
defparam \register[5][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N28
cycloneive_lcell_comb \register[4][0]~7 (
// Equation(s):
// \register[4][0]~7_combout  = (\register[7][0]~0_combout  & (((\register[4][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~6_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~6_combout  & (\register[4][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~6_combout ),
	.datac(\register[4][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[4][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \register[4][0]~7 .lut_mask = 16'hF4B0;
defparam \register[4][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N0
cycloneive_lcell_comb \Decoder0~7 (
// Equation(s):
// \Decoder0~7_combout  = (\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~7 .lut_mask = 16'h0080;
defparam \Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N30
cycloneive_lcell_comb \register[7][0]~8 (
// Equation(s):
// \register[7][0]~8_combout  = (\register[7][0]~0_combout  & (((\register[7][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~7_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~7_combout  & (\register[7][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~7_combout ),
	.datac(\register[7][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[7][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \register[7][0]~8 .lut_mask = 16'hF4B0;
defparam \register[7][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N14
cycloneive_lcell_comb \Decoder0~12 (
// Equation(s):
// \Decoder0~12_combout  = (!\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~12 .lut_mask = 16'h4000;
defparam \Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneive_lcell_comb \register[13][0]~13 (
// Equation(s):
// \register[13][0]~13_combout  = (\Decoder0~12_combout  & ((\register[7][0]~0_combout  & (\register[13][0]~q )) # (!\register[7][0]~0_combout  & ((\rd_in[0]~input_o ))))) # (!\Decoder0~12_combout  & (((\register[13][0]~q ))))

	.dataa(\Decoder0~12_combout ),
	.datab(\register[7][0]~0_combout ),
	.datac(\register[13][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[13][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \register[13][0]~13 .lut_mask = 16'hF2D0;
defparam \register[13][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N26
cycloneive_lcell_comb \register[15][0]~15 (
// Equation(s):
// \register[15][0]~15_combout  = (\register[7][0]~0_combout  & (((\register[15][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~14_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~14_combout  & (\register[15][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~14_combout ),
	.datac(\register[15][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[15][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \register[15][0]~15 .lut_mask = 16'hF4B0;
defparam \register[15][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N12
cycloneive_lcell_comb \register[5][1]~17 (
// Equation(s):
// \register[5][1]~17_combout  = (\register[2][1]~16_combout  & (((\register[5][1]~q )))) # (!\register[2][1]~16_combout  & ((\Decoder0~5_combout  & ((\rd_in[1]~input_o ))) # (!\Decoder0~5_combout  & (\register[5][1]~q ))))

	.dataa(\register[2][1]~16_combout ),
	.datab(\Decoder0~5_combout ),
	.datac(\register[5][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[5][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \register[5][1]~17 .lut_mask = 16'hF4B0;
defparam \register[5][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N26
cycloneive_lcell_comb \register[3][1]~30 (
// Equation(s):
// \register[3][1]~30_combout  = (\register[2][1]~16_combout  & (((\register[3][1]~q )))) # (!\register[2][1]~16_combout  & ((\Decoder0~8_combout  & ((\rd_in[1]~input_o ))) # (!\Decoder0~8_combout  & (\register[3][1]~q ))))

	.dataa(\register[2][1]~16_combout ),
	.datab(\Decoder0~8_combout ),
	.datac(\register[3][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[3][1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][1]~30 .lut_mask = 16'hF4B0;
defparam \register[3][1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneive_lcell_comb \register[8][2]~35 (
// Equation(s):
// \register[8][2]~35_combout  = (\Decoder0~2_combout  & ((\register[4][2]~32_combout  & (\register[8][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~2_combout  & (((\register[8][2]~q ))))

	.dataa(\Decoder0~2_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[8][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[8][2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \register[8][2]~35 .lut_mask = 16'hF2D0;
defparam \register[8][2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N12
cycloneive_lcell_comb \register[7][2]~40 (
// Equation(s):
// \register[7][2]~40_combout  = (\Decoder0~7_combout  & ((\register[4][2]~32_combout  & ((\register[7][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~7_combout  & (((\register[7][2]~q ))))

	.dataa(\Decoder0~7_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[7][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[7][2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \register[7][2]~40 .lut_mask = 16'hF0D8;
defparam \register[7][2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N18
cycloneive_lcell_comb \register[10][3]~53 (
// Equation(s):
// \register[10][3]~53_combout  = (\Decoder0~1_combout  & ((\register[8][3]~48_combout  & (\register[10][3]~q )) # (!\register[8][3]~48_combout  & ((\rd_in[3]~input_o ))))) # (!\Decoder0~1_combout  & (((\register[10][3]~q ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\register[8][3]~48_combout ),
	.datac(\register[10][3]~q ),
	.datad(\rd_in[3]~input_o ),
	.cin(gnd),
	.combout(\register[10][3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \register[10][3]~53 .lut_mask = 16'hF2D0;
defparam \register[10][3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \rd_addr[1]~input (
	.i(rd_addr[1]),
	.ibar(gnd),
	.o(\rd_addr[1]~input_o ));
// synopsys translate_off
defparam \rd_addr[1]~input .bus_hold = "false";
defparam \rd_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \rs_out[0]~output (
	.i(\Mux3~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs_out[0]~output .bus_hold = "false";
defparam \rs_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \rs_out[1]~output (
	.i(\Mux2~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs_out[1]~output .bus_hold = "false";
defparam \rs_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \rs_out[2]~output (
	.i(\Mux1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs_out[2]~output .bus_hold = "false";
defparam \rs_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \rs_out[3]~output (
	.i(\Mux0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs_out[3]~output .bus_hold = "false";
defparam \rs_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \rt_out[0]~output (
	.i(\Mux7~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt_out[0]~output .bus_hold = "false";
defparam \rt_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \rt_out[1]~output (
	.i(\Mux6~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt_out[1]~output .bus_hold = "false";
defparam \rt_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \rt_out[2]~output (
	.i(\Mux5~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt_out[2]~output .bus_hold = "false";
defparam \rt_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \rt_out[3]~output (
	.i(\Mux4~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rt_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rt_out[3]~output .bus_hold = "false";
defparam \rt_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \rs_addr[1]~input (
	.i(rs_addr[1]),
	.ibar(gnd),
	.o(\rs_addr[1]~input_o ));
// synopsys translate_off
defparam \rs_addr[1]~input .bus_hold = "false";
defparam \rs_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \rd_addr[2]~input (
	.i(rd_addr[2]),
	.ibar(gnd),
	.o(\rd_addr[2]~input_o ));
// synopsys translate_off
defparam \rd_addr[2]~input .bus_hold = "false";
defparam \rd_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \rd_addr[0]~input (
	.i(rd_addr[0]),
	.ibar(gnd),
	.o(\rd_addr[0]~input_o ));
// synopsys translate_off
defparam \rd_addr[0]~input .bus_hold = "false";
defparam \rd_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \rd_addr[3]~input (
	.i(rd_addr[3]),
	.ibar(gnd),
	.o(\rd_addr[3]~input_o ));
// synopsys translate_off
defparam \rd_addr[3]~input .bus_hold = "false";
defparam \rd_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N12
cycloneive_lcell_comb \Decoder0~13 (
// Equation(s):
// \Decoder0~13_combout  = (!\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~13 .lut_mask = 16'h0400;
defparam \Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \rd_in[0]~input (
	.i(rd_in[0]),
	.ibar(gnd),
	.o(\rd_in[0]~input_o ));
// synopsys translate_off
defparam \rd_in[0]~input .bus_hold = "false";
defparam \rd_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N14
cycloneive_lcell_comb \register[12][0]~14 (
// Equation(s):
// \register[12][0]~14_combout  = (\register[7][0]~0_combout  & (((\register[12][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~13_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~13_combout  & (\register[12][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~13_combout ),
	.datac(\register[12][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[12][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \register[12][0]~14 .lut_mask = 16'hF4B0;
defparam \register[12][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N15
dffeas \register[12][0] (
	.clk(\clk~input_o ),
	.d(\register[12][0]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[12][0] .is_wysiwyg = "true";
defparam \register[12][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \rs_addr[0]~input (
	.i(rs_addr[0]),
	.ibar(gnd),
	.o(\rs_addr[0]~input_o ));
// synopsys translate_off
defparam \rs_addr[0]~input .bus_hold = "false";
defparam \rs_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N8
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\rs_addr[0]~input_o  & ((\register[13][0]~q ) # ((\rs_addr[1]~input_o )))) # (!\rs_addr[0]~input_o  & (((\register[12][0]~q  & !\rs_addr[1]~input_o ))))

	.dataa(\register[13][0]~q ),
	.datab(\register[12][0]~q ),
	.datac(\rs_addr[0]~input_o ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hF0AC;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N4
cycloneive_lcell_comb \Decoder0~11 (
// Equation(s):
// \Decoder0~11_combout  = (\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~11 .lut_mask = 16'h0800;
defparam \Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N12
cycloneive_lcell_comb \register[14][0]~12 (
// Equation(s):
// \register[14][0]~12_combout  = (\register[7][0]~0_combout  & (((\register[14][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~11_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~11_combout  & (\register[14][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~11_combout ),
	.datac(\register[14][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[14][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \register[14][0]~12 .lut_mask = 16'hF4B0;
defparam \register[14][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N13
dffeas \register[14][0] (
	.clk(\clk~input_o ),
	.d(\register[14][0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[14][0] .is_wysiwyg = "true";
defparam \register[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N20
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\rs_addr[1]~input_o  & ((\Mux3~7_combout  & (\register[15][0]~q )) # (!\Mux3~7_combout  & ((\register[14][0]~q ))))) # (!\rs_addr[1]~input_o  & (((\Mux3~7_combout ))))

	.dataa(\register[15][0]~q ),
	.datab(\rs_addr[1]~input_o ),
	.datac(\Mux3~7_combout ),
	.datad(\register[14][0]~q ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hBCB0;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \rs_addr[2]~input (
	.i(rs_addr[2]),
	.ibar(gnd),
	.o(\rs_addr[2]~input_o ));
// synopsys translate_off
defparam \rs_addr[2]~input .bus_hold = "false";
defparam \rs_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N26
cycloneive_lcell_comb \Decoder0~8 (
// Equation(s):
// \Decoder0~8_combout  = (\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~8 .lut_mask = 16'h0020;
defparam \Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N4
cycloneive_lcell_comb \register[3][0]~9 (
// Equation(s):
// \register[3][0]~9_combout  = (\register[7][0]~0_combout  & (((\register[3][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~8_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~8_combout  & (\register[3][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~8_combout ),
	.datac(\register[3][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[3][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][0]~9 .lut_mask = 16'hF4B0;
defparam \register[3][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N5
dffeas \register[3][0] (
	.clk(\clk~input_o ),
	.d(\register[3][0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[3][0] .is_wysiwyg = "true";
defparam \register[3][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \Rd_byte_w_en[0]~input (
	.i(Rd_byte_w_en[0]),
	.ibar(gnd),
	.o(\Rd_byte_w_en[0]~input_o ));
// synopsys translate_off
defparam \Rd_byte_w_en[0]~input .bus_hold = "false";
defparam \Rd_byte_w_en[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N20
cycloneive_lcell_comb \register[7][0]~0 (
// Equation(s):
// \register[7][0]~0_combout  = (\Equal0~0_combout ) # (\Rd_byte_w_en[0]~input_o )

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Rd_byte_w_en[0]~input_o ),
	.cin(gnd),
	.combout(\register[7][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register[7][0]~0 .lut_mask = 16'hFFAA;
defparam \register[7][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneive_lcell_comb \register[1][0]~10 (
// Equation(s):
// \register[1][0]~10_combout  = (\Decoder0~9_combout  & ((\register[7][0]~0_combout  & (\register[1][0]~q )) # (!\register[7][0]~0_combout  & ((\rd_in[0]~input_o ))))) # (!\Decoder0~9_combout  & (((\register[1][0]~q ))))

	.dataa(\Decoder0~9_combout ),
	.datab(\register[7][0]~0_combout ),
	.datac(\register[1][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[1][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][0]~10 .lut_mask = 16'hF2D0;
defparam \register[1][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N9
dffeas \register[1][0] (
	.clk(\clk~input_o ),
	.d(\register[1][0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[1][0] .is_wysiwyg = "true";
defparam \register[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N4
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\rs_addr[0]~input_o  & ((\rs_addr[1]~input_o  & (\register[3][0]~q )) # (!\rs_addr[1]~input_o  & ((\register[1][0]~q )))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\register[3][0]~q ),
	.datac(\register[1][0]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hD800;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N2
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\Mux3~4_combout ) # ((\register[2][0]~q  & (\rs_addr[1]~input_o  & !\rs_addr[0]~input_o )))

	.dataa(\register[2][0]~q ),
	.datab(\rs_addr[1]~input_o ),
	.datac(\Mux3~4_combout ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hF0F8;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \rs_addr[3]~input (
	.i(rs_addr[3]),
	.ibar(gnd),
	.o(\rs_addr[3]~input_o ));
// synopsys translate_off
defparam \rs_addr[3]~input .bus_hold = "false";
defparam \rs_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N4
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\rs_addr[2]~input_o  & ((\Mux3~3_combout ) # ((\rs_addr[3]~input_o )))) # (!\rs_addr[2]~input_o  & (((\Mux3~5_combout  & !\rs_addr[3]~input_o ))))

	.dataa(\Mux3~3_combout ),
	.datab(\rs_addr[2]~input_o ),
	.datac(\Mux3~5_combout ),
	.datad(\rs_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hCCB8;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneive_lcell_comb \register[9][0]~1 (
// Equation(s):
// \register[9][0]~1_combout  = (\Decoder0~0_combout  & ((\register[7][0]~0_combout  & (\register[9][0]~q )) # (!\register[7][0]~0_combout  & ((\rd_in[0]~input_o ))))) # (!\Decoder0~0_combout  & (((\register[9][0]~q ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\register[7][0]~0_combout ),
	.datac(\register[9][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[9][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register[9][0]~1 .lut_mask = 16'hF2D0;
defparam \register[9][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N29
dffeas \register[9][0] (
	.clk(\clk~input_o ),
	.d(\register[9][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[9][0] .is_wysiwyg = "true";
defparam \register[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N30
cycloneive_lcell_comb \register[11][0]~4 (
// Equation(s):
// \register[11][0]~4_combout  = (\Decoder0~3_combout  & ((\register[7][0]~0_combout  & (\register[11][0]~q )) # (!\register[7][0]~0_combout  & ((\rd_in[0]~input_o ))))) # (!\Decoder0~3_combout  & (((\register[11][0]~q ))))

	.dataa(\Decoder0~3_combout ),
	.datab(\register[7][0]~0_combout ),
	.datac(\register[11][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[11][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \register[11][0]~4 .lut_mask = 16'hF2D0;
defparam \register[11][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N31
dffeas \register[11][0] (
	.clk(\clk~input_o ),
	.d(\register[11][0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[11][0] .is_wysiwyg = "true";
defparam \register[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N18
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & (((\register[11][0]~q ) # (!\rs_addr[0]~input_o )))) # (!\Mux3~0_combout  & (\register[9][0]~q  & ((\rs_addr[0]~input_o ))))

	.dataa(\Mux3~0_combout ),
	.datab(\register[9][0]~q ),
	.datac(\register[11][0]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hE4AA;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N14
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\Mux3~6_combout  & ((\Mux3~8_combout ) # ((!\rs_addr[3]~input_o )))) # (!\Mux3~6_combout  & (((\Mux3~1_combout  & \rs_addr[3]~input_o ))))

	.dataa(\Mux3~8_combout ),
	.datab(\Mux3~6_combout ),
	.datac(\Mux3~1_combout ),
	.datad(\rs_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hB8CC;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Rd_byte_w_en[1]~input (
	.i(Rd_byte_w_en[1]),
	.ibar(gnd),
	.o(\Rd_byte_w_en[1]~input_o ));
// synopsys translate_off
defparam \Rd_byte_w_en[1]~input .bus_hold = "false";
defparam \Rd_byte_w_en[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N18
cycloneive_lcell_comb \register[2][1]~16 (
// Equation(s):
// \register[2][1]~16_combout  = (\Equal0~0_combout ) # (\Rd_byte_w_en[1]~input_o )

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Rd_byte_w_en[1]~input_o ),
	.cin(gnd),
	.combout(\register[2][1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][1]~16 .lut_mask = 16'hFFAA;
defparam \register[2][1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \rd_in[1]~input (
	.i(rd_in[1]),
	.ibar(gnd),
	.o(\rd_in[1]~input_o ));
// synopsys translate_off
defparam \rd_in[1]~input .bus_hold = "false";
defparam \rd_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \register[13][1]~20 (
// Equation(s):
// \register[13][1]~20_combout  = (\Decoder0~12_combout  & ((\register[2][1]~16_combout  & (\register[13][1]~q )) # (!\register[2][1]~16_combout  & ((\rd_in[1]~input_o ))))) # (!\Decoder0~12_combout  & (((\register[13][1]~q ))))

	.dataa(\Decoder0~12_combout ),
	.datab(\register[2][1]~16_combout ),
	.datac(\register[13][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[13][1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \register[13][1]~20 .lut_mask = 16'hF2D0;
defparam \register[13][1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \register[13][1] (
	.clk(\clk~input_o ),
	.d(\register[13][1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[13][1] .is_wysiwyg = "true";
defparam \register[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneive_lcell_comb \register[9][1]~18 (
// Equation(s):
// \register[9][1]~18_combout  = (\Decoder0~0_combout  & ((\register[2][1]~16_combout  & ((\register[9][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~0_combout  & (((\register[9][1]~q ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[9][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[9][1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \register[9][1]~18 .lut_mask = 16'hF0D8;
defparam \register[9][1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N1
dffeas \register[9][1] (
	.clk(\clk~input_o ),
	.d(\register[9][1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[9][1] .is_wysiwyg = "true";
defparam \register[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N10
cycloneive_lcell_comb \register[1][1]~19 (
// Equation(s):
// \register[1][1]~19_combout  = (\Decoder0~9_combout  & ((\register[2][1]~16_combout  & ((\register[1][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~9_combout  & (((\register[1][1]~q ))))

	.dataa(\Decoder0~9_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[1][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[1][1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][1]~19 .lut_mask = 16'hF0D8;
defparam \register[1][1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N11
dffeas \register[1][1] (
	.clk(\clk~input_o ),
	.d(\register[1][1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[1][1] .is_wysiwyg = "true";
defparam \register[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N20
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\rs_addr[3]~input_o  & ((\register[9][1]~q ) # ((\rs_addr[2]~input_o )))) # (!\rs_addr[3]~input_o  & (((!\rs_addr[2]~input_o  & \register[1][1]~q ))))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\register[9][1]~q ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\register[1][1]~q ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hADA8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N6
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\rs_addr[2]~input_o  & ((\Mux2~0_combout  & ((\register[13][1]~q ))) # (!\Mux2~0_combout  & (\register[5][1]~q )))) # (!\rs_addr[2]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\register[5][1]~q ),
	.datab(\register[13][1]~q ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hCFA0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N18
cycloneive_lcell_comb \Decoder0~14 (
// Equation(s):
// \Decoder0~14_combout  = (\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~14 .lut_mask = 16'h8000;
defparam \Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N14
cycloneive_lcell_comb \register[15][1]~31 (
// Equation(s):
// \register[15][1]~31_combout  = (\register[2][1]~16_combout  & (((\register[15][1]~q )))) # (!\register[2][1]~16_combout  & ((\Decoder0~14_combout  & ((\rd_in[1]~input_o ))) # (!\Decoder0~14_combout  & (\register[15][1]~q ))))

	.dataa(\register[2][1]~16_combout ),
	.datab(\Decoder0~14_combout ),
	.datac(\register[15][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[15][1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \register[15][1]~31 .lut_mask = 16'hF4B0;
defparam \register[15][1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N15
dffeas \register[15][1] (
	.clk(\clk~input_o ),
	.d(\register[15][1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[15][1] .is_wysiwyg = "true";
defparam \register[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \register[7][1]~28 (
// Equation(s):
// \register[7][1]~28_combout  = (\Decoder0~7_combout  & ((\register[2][1]~16_combout  & (\register[7][1]~q )) # (!\register[2][1]~16_combout  & ((\rd_in[1]~input_o ))))) # (!\Decoder0~7_combout  & (((\register[7][1]~q ))))

	.dataa(\Decoder0~7_combout ),
	.datab(\register[2][1]~16_combout ),
	.datac(\register[7][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[7][1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \register[7][1]~28 .lut_mask = 16'hF2D0;
defparam \register[7][1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N11
dffeas \register[7][1] (
	.clk(\clk~input_o ),
	.d(\register[7][1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[7][1] .is_wysiwyg = "true";
defparam \register[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N0
cycloneive_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = (\Mux2~7_combout  & ((\register[15][1]~q ) # ((!\rs_addr[2]~input_o )))) # (!\Mux2~7_combout  & (((\register[7][1]~q  & \rs_addr[2]~input_o ))))

	.dataa(\Mux2~7_combout ),
	.datab(\register[15][1]~q ),
	.datac(\register[7][1]~q ),
	.datad(\rs_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~8 .lut_mask = 16'hD8AA;
defparam \Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N8
cycloneive_lcell_comb \register[10][1]~21 (
// Equation(s):
// \register[10][1]~21_combout  = (\Decoder0~1_combout  & ((\register[2][1]~16_combout  & ((\register[10][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~1_combout  & (((\register[10][1]~q ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[10][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[10][1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \register[10][1]~21 .lut_mask = 16'hF0D8;
defparam \register[10][1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N9
dffeas \register[10][1] (
	.clk(\clk~input_o ),
	.d(\register[10][1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[10][1] .is_wysiwyg = "true";
defparam \register[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N14
cycloneive_lcell_comb \register[14][1]~24 (
// Equation(s):
// \register[14][1]~24_combout  = (\Decoder0~11_combout  & ((\register[2][1]~16_combout  & ((\register[14][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~11_combout  & (((\register[14][1]~q ))))

	.dataa(\Decoder0~11_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[14][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[14][1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \register[14][1]~24 .lut_mask = 16'hF0D8;
defparam \register[14][1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N15
dffeas \register[14][1] (
	.clk(\clk~input_o ),
	.d(\register[14][1]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[14][1] .is_wysiwyg = "true";
defparam \register[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \register[2][1]~23 (
// Equation(s):
// \register[2][1]~23_combout  = (\Decoder0~10_combout  & ((\register[2][1]~16_combout  & ((\register[2][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~10_combout  & (((\register[2][1]~q ))))

	.dataa(\Decoder0~10_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[2][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[2][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][1]~23 .lut_mask = 16'hF0D8;
defparam \register[2][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N29
dffeas \register[2][1] (
	.clk(\clk~input_o ),
	.d(\register[2][1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[2][1] .is_wysiwyg = "true";
defparam \register[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \register[6][1]~22 (
// Equation(s):
// \register[6][1]~22_combout  = (\Decoder0~4_combout  & ((\register[2][1]~16_combout  & ((\register[6][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~4_combout  & (((\register[6][1]~q ))))

	.dataa(\Decoder0~4_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[6][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[6][1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \register[6][1]~22 .lut_mask = 16'hF0D8;
defparam \register[6][1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N23
dffeas \register[6][1] (
	.clk(\clk~input_o ),
	.d(\register[6][1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[6][1] .is_wysiwyg = "true";
defparam \register[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N16
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\rs_addr[2]~input_o  & (((\rs_addr[3]~input_o ) # (\register[6][1]~q )))) # (!\rs_addr[2]~input_o  & (\register[2][1]~q  & (!\rs_addr[3]~input_o )))

	.dataa(\rs_addr[2]~input_o ),
	.datab(\register[2][1]~q ),
	.datac(\rs_addr[3]~input_o ),
	.datad(\register[6][1]~q ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hAEA4;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N22
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\rs_addr[3]~input_o  & ((\Mux2~2_combout  & ((\register[14][1]~q ))) # (!\Mux2~2_combout  & (\register[10][1]~q )))) # (!\rs_addr[3]~input_o  & (((\Mux2~2_combout ))))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\register[10][1]~q ),
	.datac(\register[14][1]~q ),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hF588;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N12
cycloneive_lcell_comb \register[12][1]~25 (
// Equation(s):
// \register[12][1]~25_combout  = (\Decoder0~13_combout  & ((\register[2][1]~16_combout  & ((\register[12][1]~q ))) # (!\register[2][1]~16_combout  & (\rd_in[1]~input_o )))) # (!\Decoder0~13_combout  & (((\register[12][1]~q ))))

	.dataa(\Decoder0~13_combout ),
	.datab(\rd_in[1]~input_o ),
	.datac(\register[12][1]~q ),
	.datad(\register[2][1]~16_combout ),
	.cin(gnd),
	.combout(\register[12][1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \register[12][1]~25 .lut_mask = 16'hF0D8;
defparam \register[12][1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N13
dffeas \register[12][1] (
	.clk(\clk~input_o ),
	.d(\register[12][1]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[12][1] .is_wysiwyg = "true";
defparam \register[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N22
cycloneive_lcell_comb \Decoder0~6 (
// Equation(s):
// \Decoder0~6_combout  = (!\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~6 .lut_mask = 16'h0004;
defparam \Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N30
cycloneive_lcell_comb \register[4][1]~26 (
// Equation(s):
// \register[4][1]~26_combout  = (\register[2][1]~16_combout  & (((\register[4][1]~q )))) # (!\register[2][1]~16_combout  & ((\Decoder0~6_combout  & ((\rd_in[1]~input_o ))) # (!\Decoder0~6_combout  & (\register[4][1]~q ))))

	.dataa(\register[2][1]~16_combout ),
	.datab(\Decoder0~6_combout ),
	.datac(\register[4][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[4][1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \register[4][1]~26 .lut_mask = 16'hF4B0;
defparam \register[4][1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N31
dffeas \register[4][1] (
	.clk(\clk~input_o ),
	.d(\register[4][1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[4][1] .is_wysiwyg = "true";
defparam \register[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N24
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\rs_addr[2]~input_o  & ((\rs_addr[3]~input_o  & (\register[12][1]~q )) # (!\rs_addr[3]~input_o  & ((\register[4][1]~q )))))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\register[12][1]~q ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\register[4][1]~q ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hD080;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N6
cycloneive_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = (!\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~2 .lut_mask = 16'h0100;
defparam \Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N4
cycloneive_lcell_comb \register[8][1]~27 (
// Equation(s):
// \register[8][1]~27_combout  = (\register[2][1]~16_combout  & (((\register[8][1]~q )))) # (!\register[2][1]~16_combout  & ((\Decoder0~2_combout  & ((\rd_in[1]~input_o ))) # (!\Decoder0~2_combout  & (\register[8][1]~q ))))

	.dataa(\register[2][1]~16_combout ),
	.datab(\Decoder0~2_combout ),
	.datac(\register[8][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[8][1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \register[8][1]~27 .lut_mask = 16'hF4B0;
defparam \register[8][1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N5
dffeas \register[8][1] (
	.clk(\clk~input_o ),
	.d(\register[8][1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[8][1] .is_wysiwyg = "true";
defparam \register[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N10
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\Mux2~4_combout ) # ((\rs_addr[3]~input_o  & (!\rs_addr[2]~input_o  & \register[8][1]~q )))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\Mux2~4_combout ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\register[8][1]~q ),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hCECC;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N8
cycloneive_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\rs_addr[1]~input_o  & ((\Mux2~3_combout ) # ((\rs_addr[0]~input_o )))) # (!\rs_addr[1]~input_o  & (((\Mux2~5_combout  & !\rs_addr[0]~input_o ))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux2~5_combout ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hAAD8;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N26
cycloneive_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (\Mux2~6_combout  & (((\Mux2~8_combout ) # (!\rs_addr[0]~input_o )))) # (!\Mux2~6_combout  & (\Mux2~1_combout  & ((\rs_addr[0]~input_o ))))

	.dataa(\Mux2~1_combout ),
	.datab(\Mux2~8_combout ),
	.datac(\Mux2~6_combout ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = 16'hCAF0;
defparam \Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \rd_in[2]~input (
	.i(rd_in[2]),
	.ibar(gnd),
	.o(\rd_in[2]~input_o ));
// synopsys translate_off
defparam \rd_in[2]~input .bus_hold = "false";
defparam \rd_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N2
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Rd_byte_w_en[2]~input (
	.i(Rd_byte_w_en[2]),
	.ibar(gnd),
	.o(\Rd_byte_w_en[2]~input_o ));
// synopsys translate_off
defparam \Rd_byte_w_en[2]~input .bus_hold = "false";
defparam \Rd_byte_w_en[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \register[4][2]~32 (
// Equation(s):
// \register[4][2]~32_combout  = (\Equal0~0_combout ) # (\Rd_byte_w_en[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\Rd_byte_w_en[2]~input_o ),
	.cin(gnd),
	.combout(\register[4][2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \register[4][2]~32 .lut_mask = 16'hFFF0;
defparam \register[4][2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N2
cycloneive_lcell_comb \register[1][2]~42 (
// Equation(s):
// \register[1][2]~42_combout  = (\Decoder0~9_combout  & ((\register[4][2]~32_combout  & ((\register[1][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~9_combout  & (((\register[1][2]~q ))))

	.dataa(\Decoder0~9_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[1][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[1][2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][2]~42 .lut_mask = 16'hF0D8;
defparam \register[1][2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N3
dffeas \register[1][2] (
	.clk(\clk~input_o ),
	.d(\register[1][2]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[1][2] .is_wysiwyg = "true";
defparam \register[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N0
cycloneive_lcell_comb \register[3][2]~41 (
// Equation(s):
// \register[3][2]~41_combout  = (\Decoder0~8_combout  & ((\register[4][2]~32_combout  & ((\register[3][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~8_combout  & (((\register[3][2]~q ))))

	.dataa(\Decoder0~8_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[3][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[3][2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][2]~41 .lut_mask = 16'hF0D8;
defparam \register[3][2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N1
dffeas \register[3][2] (
	.clk(\clk~input_o ),
	.d(\register[3][2]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[3][2] .is_wysiwyg = "true";
defparam \register[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N28
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\rs_addr[0]~input_o  & ((\rs_addr[1]~input_o  & ((\register[3][2]~q ))) # (!\rs_addr[1]~input_o  & (\register[1][2]~q ))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\register[1][2]~q ),
	.datac(\register[3][2]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hE400;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N30
cycloneive_lcell_comb \register[2][2]~43 (
// Equation(s):
// \register[2][2]~43_combout  = (\Decoder0~10_combout  & ((\register[4][2]~32_combout  & ((\register[2][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~10_combout  & (((\register[2][2]~q ))))

	.dataa(\Decoder0~10_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[2][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[2][2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][2]~43 .lut_mask = 16'hF0D8;
defparam \register[2][2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N31
dffeas \register[2][2] (
	.clk(\clk~input_o ),
	.d(\register[2][2]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[2][2] .is_wysiwyg = "true";
defparam \register[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N8
cycloneive_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\Mux1~4_combout ) # ((\rs_addr[1]~input_o  & (\register[2][2]~q  & !\rs_addr[0]~input_o )))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\Mux1~4_combout ),
	.datac(\register[2][2]~q ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hCCEC;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N0
cycloneive_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\rs_addr[2]~input_o  & ((\Mux1~3_combout ) # ((\rs_addr[3]~input_o )))) # (!\rs_addr[2]~input_o  & (((\Mux1~5_combout  & !\rs_addr[3]~input_o ))))

	.dataa(\Mux1~3_combout ),
	.datab(\rs_addr[2]~input_o ),
	.datac(\Mux1~5_combout ),
	.datad(\rs_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hCCB8;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N20
cycloneive_lcell_comb \register[15][2]~47 (
// Equation(s):
// \register[15][2]~47_combout  = (\Decoder0~14_combout  & ((\register[4][2]~32_combout  & ((\register[15][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~14_combout  & (((\register[15][2]~q ))))

	.dataa(\Decoder0~14_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[15][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[15][2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \register[15][2]~47 .lut_mask = 16'hF0D8;
defparam \register[15][2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N21
dffeas \register[15][2] (
	.clk(\clk~input_o ),
	.d(\register[15][2]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[15][2] .is_wysiwyg = "true";
defparam \register[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N22
cycloneive_lcell_comb \register[14][2]~44 (
// Equation(s):
// \register[14][2]~44_combout  = (\Decoder0~11_combout  & ((\register[4][2]~32_combout  & ((\register[14][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~11_combout  & (((\register[14][2]~q ))))

	.dataa(\rd_in[2]~input_o ),
	.datab(\Decoder0~11_combout ),
	.datac(\register[14][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[14][2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \register[14][2]~44 .lut_mask = 16'hF0B8;
defparam \register[14][2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N23
dffeas \register[14][2] (
	.clk(\clk~input_o ),
	.d(\register[14][2]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[14][2] .is_wysiwyg = "true";
defparam \register[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N26
cycloneive_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\Mux1~7_combout  & ((\register[15][2]~q ) # ((!\rs_addr[1]~input_o )))) # (!\Mux1~7_combout  & (((\register[14][2]~q  & \rs_addr[1]~input_o ))))

	.dataa(\Mux1~7_combout ),
	.datab(\register[15][2]~q ),
	.datac(\register[14][2]~q ),
	.datad(\rs_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'hD8AA;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneive_lcell_comb \register[9][2]~33 (
// Equation(s):
// \register[9][2]~33_combout  = (\Decoder0~0_combout  & ((\register[4][2]~32_combout  & (\register[9][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~0_combout  & (((\register[9][2]~q ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[9][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[9][2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \register[9][2]~33 .lut_mask = 16'hF2D0;
defparam \register[9][2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N27
dffeas \register[9][2] (
	.clk(\clk~input_o ),
	.d(\register[9][2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[9][2] .is_wysiwyg = "true";
defparam \register[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \register[11][2]~36 (
// Equation(s):
// \register[11][2]~36_combout  = (\Decoder0~3_combout  & ((\register[4][2]~32_combout  & (\register[11][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~3_combout  & (((\register[11][2]~q ))))

	.dataa(\Decoder0~3_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[11][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[11][2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \register[11][2]~36 .lut_mask = 16'hF2D0;
defparam \register[11][2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N13
dffeas \register[11][2] (
	.clk(\clk~input_o ),
	.d(\register[11][2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[11][2] .is_wysiwyg = "true";
defparam \register[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N0
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((\register[11][2]~q ) # (!\rs_addr[0]~input_o )))) # (!\Mux1~0_combout  & (\register[9][2]~q  & (\rs_addr[0]~input_o )))

	.dataa(\Mux1~0_combout ),
	.datab(\register[9][2]~q ),
	.datac(\rs_addr[0]~input_o ),
	.datad(\register[11][2]~q ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hEA4A;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N10
cycloneive_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (\rs_addr[3]~input_o  & ((\Mux1~6_combout  & (\Mux1~8_combout )) # (!\Mux1~6_combout  & ((\Mux1~1_combout ))))) # (!\rs_addr[3]~input_o  & (\Mux1~6_combout ))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\Mux1~6_combout ),
	.datac(\Mux1~8_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'hE6C4;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \rd_in[3]~input (
	.i(rd_in[3]),
	.ibar(gnd),
	.o(\rd_in[3]~input_o ));
// synopsys translate_off
defparam \rd_in[3]~input .bus_hold = "false";
defparam \rd_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \Rd_byte_w_en[3]~input (
	.i(Rd_byte_w_en[3]),
	.ibar(gnd),
	.o(\Rd_byte_w_en[3]~input_o ));
// synopsys translate_off
defparam \Rd_byte_w_en[3]~input .bus_hold = "false";
defparam \Rd_byte_w_en[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \register[8][3]~48 (
// Equation(s):
// \register[8][3]~48_combout  = (\Equal0~0_combout ) # (\Rd_byte_w_en[3]~input_o )

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\Rd_byte_w_en[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\register[8][3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \register[8][3]~48 .lut_mask = 16'hFAFA;
defparam \register[8][3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N2
cycloneive_lcell_comb \register[7][3]~60 (
// Equation(s):
// \register[7][3]~60_combout  = (\Decoder0~7_combout  & ((\register[8][3]~48_combout  & ((\register[7][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~7_combout  & (((\register[7][3]~q ))))

	.dataa(\Decoder0~7_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[7][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[7][3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \register[7][3]~60 .lut_mask = 16'hF0D8;
defparam \register[7][3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N3
dffeas \register[7][3] (
	.clk(\clk~input_o ),
	.d(\register[7][3]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[7][3] .is_wysiwyg = "true";
defparam \register[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N26
cycloneive_lcell_comb \register[15][3]~63 (
// Equation(s):
// \register[15][3]~63_combout  = (\register[8][3]~48_combout  & (((\register[15][3]~q )))) # (!\register[8][3]~48_combout  & ((\Decoder0~14_combout  & (\rd_in[3]~input_o )) # (!\Decoder0~14_combout  & ((\register[15][3]~q )))))

	.dataa(\register[8][3]~48_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[15][3]~q ),
	.datad(\Decoder0~14_combout ),
	.cin(gnd),
	.combout(\register[15][3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \register[15][3]~63 .lut_mask = 16'hE4F0;
defparam \register[15][3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N27
dffeas \register[15][3] (
	.clk(\clk~input_o ),
	.d(\register[15][3]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[15][3] .is_wysiwyg = "true";
defparam \register[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N22
cycloneive_lcell_comb \register[3][3]~62 (
// Equation(s):
// \register[3][3]~62_combout  = (\Decoder0~8_combout  & ((\register[8][3]~48_combout  & ((\register[3][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~8_combout  & (((\register[3][3]~q ))))

	.dataa(\Decoder0~8_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[3][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[3][3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][3]~62 .lut_mask = 16'hF0D8;
defparam \register[3][3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N23
dffeas \register[3][3] (
	.clk(\clk~input_o ),
	.d(\register[3][3]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[3][3] .is_wysiwyg = "true";
defparam \register[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N24
cycloneive_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & \rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~3 .lut_mask = 16'h2000;
defparam \Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N28
cycloneive_lcell_comb \register[11][3]~61 (
// Equation(s):
// \register[11][3]~61_combout  = (\register[8][3]~48_combout  & (((\register[11][3]~q )))) # (!\register[8][3]~48_combout  & ((\Decoder0~3_combout  & (\rd_in[3]~input_o )) # (!\Decoder0~3_combout  & ((\register[11][3]~q )))))

	.dataa(\register[8][3]~48_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[11][3]~q ),
	.datad(\Decoder0~3_combout ),
	.cin(gnd),
	.combout(\register[11][3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \register[11][3]~61 .lut_mask = 16'hE4F0;
defparam \register[11][3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N29
dffeas \register[11][3] (
	.clk(\clk~input_o ),
	.d(\register[11][3]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[11][3] .is_wysiwyg = "true";
defparam \register[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N0
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\rs_addr[3]~input_o  & ((\rs_addr[2]~input_o ) # ((\register[11][3]~q )))) # (!\rs_addr[3]~input_o  & (!\rs_addr[2]~input_o  & (\register[3][3]~q )))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\rs_addr[2]~input_o ),
	.datac(\register[3][3]~q ),
	.datad(\register[11][3]~q ),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hBA98;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N20
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\rs_addr[2]~input_o  & ((\Mux0~7_combout  & ((\register[15][3]~q ))) # (!\Mux0~7_combout  & (\register[7][3]~q )))) # (!\rs_addr[2]~input_o  & (((\Mux0~7_combout ))))

	.dataa(\rs_addr[2]~input_o ),
	.datab(\register[7][3]~q ),
	.datac(\register[15][3]~q ),
	.datad(\Mux0~7_combout ),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hF588;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N28
cycloneive_lcell_comb \register[14][3]~56 (
// Equation(s):
// \register[14][3]~56_combout  = (\Decoder0~11_combout  & ((\register[8][3]~48_combout  & (\register[14][3]~q )) # (!\register[8][3]~48_combout  & ((\rd_in[3]~input_o ))))) # (!\Decoder0~11_combout  & (((\register[14][3]~q ))))

	.dataa(\Decoder0~11_combout ),
	.datab(\register[8][3]~48_combout ),
	.datac(\register[14][3]~q ),
	.datad(\rd_in[3]~input_o ),
	.cin(gnd),
	.combout(\register[14][3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \register[14][3]~56 .lut_mask = 16'hF2D0;
defparam \register[14][3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N29
dffeas \register[14][3] (
	.clk(\clk~input_o ),
	.d(\register[14][3]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[14][3] .is_wysiwyg = "true";
defparam \register[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N2
cycloneive_lcell_comb \register[2][3]~55 (
// Equation(s):
// \register[2][3]~55_combout  = (\Decoder0~10_combout  & ((\register[8][3]~48_combout  & (\register[2][3]~q )) # (!\register[8][3]~48_combout  & ((\rd_in[3]~input_o ))))) # (!\Decoder0~10_combout  & (((\register[2][3]~q ))))

	.dataa(\Decoder0~10_combout ),
	.datab(\register[8][3]~48_combout ),
	.datac(\register[2][3]~q ),
	.datad(\rd_in[3]~input_o ),
	.cin(gnd),
	.combout(\register[2][3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][3]~55 .lut_mask = 16'hF2D0;
defparam \register[2][3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N3
dffeas \register[2][3] (
	.clk(\clk~input_o ),
	.d(\register[2][3]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[2][3] .is_wysiwyg = "true";
defparam \register[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N8
cycloneive_lcell_comb \register[6][3]~54 (
// Equation(s):
// \register[6][3]~54_combout  = (\Decoder0~4_combout  & ((\register[8][3]~48_combout  & (\register[6][3]~q )) # (!\register[8][3]~48_combout  & ((\rd_in[3]~input_o ))))) # (!\Decoder0~4_combout  & (((\register[6][3]~q ))))

	.dataa(\Decoder0~4_combout ),
	.datab(\register[8][3]~48_combout ),
	.datac(\register[6][3]~q ),
	.datad(\rd_in[3]~input_o ),
	.cin(gnd),
	.combout(\register[6][3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \register[6][3]~54 .lut_mask = 16'hF2D0;
defparam \register[6][3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y40_N9
dffeas \register[6][3] (
	.clk(\clk~input_o ),
	.d(\register[6][3]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[6][3] .is_wysiwyg = "true";
defparam \register[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N12
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\rs_addr[3]~input_o  & (((\rs_addr[2]~input_o )))) # (!\rs_addr[3]~input_o  & ((\rs_addr[2]~input_o  & ((\register[6][3]~q ))) # (!\rs_addr[2]~input_o  & (\register[2][3]~q ))))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\register[2][3]~q ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\register[6][3]~q ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hF4A4;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N18
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\rs_addr[3]~input_o  & ((\Mux0~2_combout  & ((\register[14][3]~q ))) # (!\Mux0~2_combout  & (\register[10][3]~q )))) # (!\rs_addr[3]~input_o  & (((\Mux0~2_combout ))))

	.dataa(\register[10][3]~q ),
	.datab(\register[14][3]~q ),
	.datac(\rs_addr[3]~input_o ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hCFA0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N14
cycloneive_lcell_comb \register[4][3]~58 (
// Equation(s):
// \register[4][3]~58_combout  = (\register[8][3]~48_combout  & (((\register[4][3]~q )))) # (!\register[8][3]~48_combout  & ((\Decoder0~6_combout  & (\rd_in[3]~input_o )) # (!\Decoder0~6_combout  & ((\register[4][3]~q )))))

	.dataa(\register[8][3]~48_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[4][3]~q ),
	.datad(\Decoder0~6_combout ),
	.cin(gnd),
	.combout(\register[4][3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \register[4][3]~58 .lut_mask = 16'hE4F0;
defparam \register[4][3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N15
dffeas \register[4][3] (
	.clk(\clk~input_o ),
	.d(\register[4][3]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[4][3] .is_wysiwyg = "true";
defparam \register[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N16
cycloneive_lcell_comb \register[12][3]~57 (
// Equation(s):
// \register[12][3]~57_combout  = (\Decoder0~13_combout  & ((\register[8][3]~48_combout  & ((\register[12][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~13_combout  & (((\register[12][3]~q ))))

	.dataa(\Decoder0~13_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[12][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[12][3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \register[12][3]~57 .lut_mask = 16'hF0D8;
defparam \register[12][3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N17
dffeas \register[12][3] (
	.clk(\clk~input_o ),
	.d(\register[12][3]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[12][3] .is_wysiwyg = "true";
defparam \register[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N4
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\rs_addr[2]~input_o  & ((\rs_addr[3]~input_o  & ((\register[12][3]~q ))) # (!\rs_addr[3]~input_o  & (\register[4][3]~q ))))

	.dataa(\rs_addr[2]~input_o ),
	.datab(\register[4][3]~q ),
	.datac(\rs_addr[3]~input_o ),
	.datad(\register[12][3]~q ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hA808;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N6
cycloneive_lcell_comb \register[8][3]~59 (
// Equation(s):
// \register[8][3]~59_combout  = (\Decoder0~2_combout  & ((\register[8][3]~48_combout  & ((\register[8][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~2_combout  & (((\register[8][3]~q ))))

	.dataa(\Decoder0~2_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[8][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[8][3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \register[8][3]~59 .lut_mask = 16'hF0D8;
defparam \register[8][3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N7
dffeas \register[8][3] (
	.clk(\clk~input_o ),
	.d(\register[8][3]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[8][3] .is_wysiwyg = "true";
defparam \register[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N8
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\Mux0~4_combout ) # ((\rs_addr[3]~input_o  & (!\rs_addr[2]~input_o  & \register[8][3]~q )))

	.dataa(\rs_addr[3]~input_o ),
	.datab(\Mux0~4_combout ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\register[8][3]~q ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hCECC;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N0
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\rs_addr[1]~input_o  & ((\Mux0~3_combout ) # ((\rs_addr[0]~input_o )))) # (!\rs_addr[1]~input_o  & (((\Mux0~5_combout  & !\rs_addr[0]~input_o ))))

	.dataa(\rs_addr[1]~input_o ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux0~5_combout ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hAAD8;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N24
cycloneive_lcell_comb \register[13][3]~52 (
// Equation(s):
// \register[13][3]~52_combout  = (\Decoder0~12_combout  & ((\register[8][3]~48_combout  & ((\register[13][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~12_combout  & (((\register[13][3]~q ))))

	.dataa(\Decoder0~12_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[13][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[13][3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \register[13][3]~52 .lut_mask = 16'hF0D8;
defparam \register[13][3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N25
dffeas \register[13][3] (
	.clk(\clk~input_o ),
	.d(\register[13][3]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[13][3] .is_wysiwyg = "true";
defparam \register[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N20
cycloneive_lcell_comb \Decoder0~9 (
// Equation(s):
// \Decoder0~9_combout  = (!\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~9 .lut_mask = 16'h0010;
defparam \Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \register[1][3]~51 (
// Equation(s):
// \register[1][3]~51_combout  = (\register[8][3]~48_combout  & (((\register[1][3]~q )))) # (!\register[8][3]~48_combout  & ((\Decoder0~9_combout  & ((\rd_in[3]~input_o ))) # (!\Decoder0~9_combout  & (\register[1][3]~q ))))

	.dataa(\register[8][3]~48_combout ),
	.datab(\Decoder0~9_combout ),
	.datac(\register[1][3]~q ),
	.datad(\rd_in[3]~input_o ),
	.cin(gnd),
	.combout(\register[1][3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][3]~51 .lut_mask = 16'hF4B0;
defparam \register[1][3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N19
dffeas \register[1][3] (
	.clk(\clk~input_o ),
	.d(\register[1][3]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[1][3] .is_wysiwyg = "true";
defparam \register[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N16
cycloneive_lcell_comb \register[9][3]~50 (
// Equation(s):
// \register[9][3]~50_combout  = (\Decoder0~0_combout  & ((\register[8][3]~48_combout  & ((\register[9][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~0_combout  & (((\register[9][3]~q ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[9][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[9][3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \register[9][3]~50 .lut_mask = 16'hF0D8;
defparam \register[9][3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N17
dffeas \register[9][3] (
	.clk(\clk~input_o ),
	.d(\register[9][3]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[9][3] .is_wysiwyg = "true";
defparam \register[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N0
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\rs_addr[2]~input_o  & (((\rs_addr[3]~input_o )))) # (!\rs_addr[2]~input_o  & ((\rs_addr[3]~input_o  & ((\register[9][3]~q ))) # (!\rs_addr[3]~input_o  & (\register[1][3]~q ))))

	.dataa(\rs_addr[2]~input_o ),
	.datab(\register[1][3]~q ),
	.datac(\rs_addr[3]~input_o ),
	.datad(\register[9][3]~q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF4A4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N30
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\rs_addr[2]~input_o  & ((\Mux0~0_combout  & ((\register[13][3]~q ))) # (!\Mux0~0_combout  & (\register[5][3]~q )))) # (!\rs_addr[2]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\register[5][3]~q ),
	.datab(\register[13][3]~q ),
	.datac(\rs_addr[2]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCFA0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y38_N6
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\Mux0~6_combout  & ((\Mux0~8_combout ) # ((!\rs_addr[0]~input_o )))) # (!\Mux0~6_combout  & (((\Mux0~1_combout  & \rs_addr[0]~input_o ))))

	.dataa(\Mux0~8_combout ),
	.datab(\Mux0~6_combout ),
	.datac(\Mux0~1_combout ),
	.datad(\rs_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hB8CC;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \rt_addr[1]~input (
	.i(rt_addr[1]),
	.ibar(gnd),
	.o(\rt_addr[1]~input_o ));
// synopsys translate_off
defparam \rt_addr[1]~input .bus_hold = "false";
defparam \rt_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \rt_addr[0]~input (
	.i(rt_addr[0]),
	.ibar(gnd),
	.o(\rt_addr[0]~input_o ));
// synopsys translate_off
defparam \rt_addr[0]~input .bus_hold = "false";
defparam \rt_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N22
cycloneive_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\rt_addr[1]~input_o  & (((\rt_addr[0]~input_o )))) # (!\rt_addr[1]~input_o  & ((\rt_addr[0]~input_o  & (\register[13][0]~q )) # (!\rt_addr[0]~input_o  & ((\register[12][0]~q )))))

	.dataa(\register[13][0]~q ),
	.datab(\rt_addr[1]~input_o ),
	.datac(\rt_addr[0]~input_o ),
	.datad(\register[12][0]~q ),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hE3E0;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N10
cycloneive_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\Mux7~7_combout  & ((\register[15][0]~q ) # ((!\rt_addr[1]~input_o )))) # (!\Mux7~7_combout  & (((\rt_addr[1]~input_o  & \register[14][0]~q ))))

	.dataa(\register[15][0]~q ),
	.datab(\Mux7~7_combout ),
	.datac(\rt_addr[1]~input_o ),
	.datad(\register[14][0]~q ),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hBC8C;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N16
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & ((\register[3][0]~q ))) # (!\rt_addr[1]~input_o  & (\register[1][0]~q ))))

	.dataa(\rt_addr[1]~input_o ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\register[1][0]~q ),
	.datad(\register[3][0]~q ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hC840;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N30
cycloneive_lcell_comb \Decoder0~10 (
// Equation(s):
// \Decoder0~10_combout  = (\rd_addr[1]~input_o  & (!\rd_addr[2]~input_o  & (!\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~10 .lut_mask = 16'h0002;
defparam \Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N22
cycloneive_lcell_comb \register[2][0]~11 (
// Equation(s):
// \register[2][0]~11_combout  = (\register[7][0]~0_combout  & (((\register[2][0]~q )))) # (!\register[7][0]~0_combout  & ((\Decoder0~10_combout  & ((\rd_in[0]~input_o ))) # (!\Decoder0~10_combout  & (\register[2][0]~q ))))

	.dataa(\register[7][0]~0_combout ),
	.datab(\Decoder0~10_combout ),
	.datac(\register[2][0]~q ),
	.datad(\rd_in[0]~input_o ),
	.cin(gnd),
	.combout(\register[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][0]~11 .lut_mask = 16'hF4B0;
defparam \register[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N23
dffeas \register[2][0] (
	.clk(\clk~input_o ),
	.d(\register[2][0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[2][0] .is_wysiwyg = "true";
defparam \register[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N26
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\Mux7~4_combout ) # ((\rt_addr[1]~input_o  & (\register[2][0]~q  & !\rt_addr[0]~input_o )))

	.dataa(\rt_addr[1]~input_o ),
	.datab(\Mux7~4_combout ),
	.datac(\register[2][0]~q ),
	.datad(\rt_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hCCEC;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \rt_addr[3]~input (
	.i(rt_addr[3]),
	.ibar(gnd),
	.o(\rt_addr[3]~input_o ));
// synopsys translate_off
defparam \rt_addr[3]~input .bus_hold = "false";
defparam \rt_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \rt_addr[2]~input (
	.i(rt_addr[2]),
	.ibar(gnd),
	.o(\rt_addr[2]~input_o ));
// synopsys translate_off
defparam \rt_addr[2]~input .bus_hold = "false";
defparam \rt_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N0
cycloneive_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\rt_addr[3]~input_o  & (((\rt_addr[2]~input_o )))) # (!\rt_addr[3]~input_o  & ((\rt_addr[2]~input_o  & (\Mux7~3_combout )) # (!\rt_addr[2]~input_o  & ((\Mux7~5_combout )))))

	.dataa(\Mux7~3_combout ),
	.datab(\Mux7~5_combout ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\rt_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hFA0C;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N10
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux7~0_combout  & ((\register[11][0]~q ) # ((!\rt_addr[0]~input_o )))) # (!\Mux7~0_combout  & (((\register[9][0]~q  & \rt_addr[0]~input_o ))))

	.dataa(\Mux7~0_combout ),
	.datab(\register[11][0]~q ),
	.datac(\register[9][0]~q ),
	.datad(\rt_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hD8AA;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N2
cycloneive_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\Mux7~6_combout  & ((\Mux7~8_combout ) # ((!\rt_addr[3]~input_o )))) # (!\Mux7~6_combout  & (((\rt_addr[3]~input_o  & \Mux7~1_combout ))))

	.dataa(\Mux7~8_combout ),
	.datab(\Mux7~6_combout ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\Mux7~1_combout ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hBC8C;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneive_lcell_comb \register[11][1]~29 (
// Equation(s):
// \register[11][1]~29_combout  = (\Decoder0~3_combout  & ((\register[2][1]~16_combout  & (\register[11][1]~q )) # (!\register[2][1]~16_combout  & ((\rd_in[1]~input_o ))))) # (!\Decoder0~3_combout  & (((\register[11][1]~q ))))

	.dataa(\Decoder0~3_combout ),
	.datab(\register[2][1]~16_combout ),
	.datac(\register[11][1]~q ),
	.datad(\rd_in[1]~input_o ),
	.cin(gnd),
	.combout(\register[11][1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \register[11][1]~29 .lut_mask = 16'hF2D0;
defparam \register[11][1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N5
dffeas \register[11][1] (
	.clk(\clk~input_o ),
	.d(\register[11][1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[11][1] .is_wysiwyg = "true";
defparam \register[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N20
cycloneive_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (\rt_addr[3]~input_o  & (((\register[11][1]~q ) # (\rt_addr[2]~input_o )))) # (!\rt_addr[3]~input_o  & (\register[3][1]~q  & ((!\rt_addr[2]~input_o ))))

	.dataa(\register[3][1]~q ),
	.datab(\rt_addr[3]~input_o ),
	.datac(\register[11][1]~q ),
	.datad(\rt_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'hCCE2;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N6
cycloneive_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\rt_addr[2]~input_o  & ((\Mux6~7_combout  & (\register[15][1]~q )) # (!\Mux6~7_combout  & ((\register[7][1]~q ))))) # (!\rt_addr[2]~input_o  & (((\Mux6~7_combout ))))

	.dataa(\rt_addr[2]~input_o ),
	.datab(\register[15][1]~q ),
	.datac(\register[7][1]~q ),
	.datad(\Mux6~7_combout ),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'hDDA0;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N4
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\rt_addr[2]~input_o  & ((\rt_addr[3]~input_o  & ((\register[12][1]~q ))) # (!\rt_addr[3]~input_o  & (\register[4][1]~q ))))

	.dataa(\rt_addr[2]~input_o ),
	.datab(\register[4][1]~q ),
	.datac(\register[12][1]~q ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hA088;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N2
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\Mux6~4_combout ) # ((!\rt_addr[2]~input_o  & (\rt_addr[3]~input_o  & \register[8][1]~q )))

	.dataa(\rt_addr[2]~input_o ),
	.datab(\rt_addr[3]~input_o ),
	.datac(\Mux6~4_combout ),
	.datad(\register[8][1]~q ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hF4F0;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N24
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\rt_addr[0]~input_o  & (((\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & (\Mux6~3_combout )) # (!\rt_addr[1]~input_o  & ((\Mux6~5_combout )))))

	.dataa(\Mux6~3_combout ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\Mux6~5_combout ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hEE30;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N30
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\rt_addr[2]~input_o  & (((\rt_addr[3]~input_o )))) # (!\rt_addr[2]~input_o  & ((\rt_addr[3]~input_o  & ((\register[9][1]~q ))) # (!\rt_addr[3]~input_o  & (\register[1][1]~q ))))

	.dataa(\register[1][1]~q ),
	.datab(\register[9][1]~q ),
	.datac(\rt_addr[2]~input_o ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hFC0A;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N8
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux6~0_combout  & (((\register[13][1]~q ) # (!\rt_addr[2]~input_o )))) # (!\Mux6~0_combout  & (\register[5][1]~q  & ((\rt_addr[2]~input_o ))))

	.dataa(\register[5][1]~q ),
	.datab(\register[13][1]~q ),
	.datac(\Mux6~0_combout ),
	.datad(\rt_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hCAF0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N22
cycloneive_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\Mux6~6_combout  & ((\Mux6~8_combout ) # ((!\rt_addr[0]~input_o )))) # (!\Mux6~6_combout  & (((\Mux6~1_combout  & \rt_addr[0]~input_o ))))

	.dataa(\Mux6~8_combout ),
	.datab(\Mux6~6_combout ),
	.datac(\Mux6~1_combout ),
	.datad(\rt_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = 16'hB8CC;
defparam \Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N20
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & ((\register[3][2]~q ))) # (!\rt_addr[1]~input_o  & (\register[1][2]~q ))))

	.dataa(\register[1][2]~q ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\register[3][2]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hC088;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N18
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\Mux5~4_combout ) # ((\register[2][2]~q  & (!\rt_addr[0]~input_o  & \rt_addr[1]~input_o )))

	.dataa(\register[2][2]~q ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\rt_addr[1]~input_o ),
	.datad(\Mux5~4_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hFF20;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N16
cycloneive_lcell_comb \register[4][2]~39 (
// Equation(s):
// \register[4][2]~39_combout  = (\Decoder0~6_combout  & ((\register[4][2]~32_combout  & ((\register[4][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~6_combout  & (((\register[4][2]~q ))))

	.dataa(\Decoder0~6_combout ),
	.datab(\rd_in[2]~input_o ),
	.datac(\register[4][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[4][2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \register[4][2]~39 .lut_mask = 16'hF0D8;
defparam \register[4][2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N17
dffeas \register[4][2] (
	.clk(\clk~input_o ),
	.d(\register[4][2]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[4][2] .is_wysiwyg = "true";
defparam \register[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N16
cycloneive_lcell_comb \Decoder0~5 (
// Equation(s):
// \Decoder0~5_combout  = (!\rd_addr[1]~input_o  & (\rd_addr[2]~input_o  & (\rd_addr[0]~input_o  & !\rd_addr[3]~input_o )))

	.dataa(\rd_addr[1]~input_o ),
	.datab(\rd_addr[2]~input_o ),
	.datac(\rd_addr[0]~input_o ),
	.datad(\rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~5 .lut_mask = 16'h0040;
defparam \Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneive_lcell_comb \register[5][2]~38 (
// Equation(s):
// \register[5][2]~38_combout  = (\Decoder0~5_combout  & ((\register[4][2]~32_combout  & ((\register[5][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~5_combout  & (((\register[5][2]~q ))))

	.dataa(\rd_in[2]~input_o ),
	.datab(\Decoder0~5_combout ),
	.datac(\register[5][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[5][2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \register[5][2]~38 .lut_mask = 16'hF0B8;
defparam \register[5][2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \register[5][2] (
	.clk(\clk~input_o ),
	.d(\register[5][2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[5][2] .is_wysiwyg = "true";
defparam \register[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N4
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\rt_addr[0]~input_o  & (((\register[5][2]~q ) # (\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & (\register[4][2]~q  & ((!\rt_addr[1]~input_o ))))

	.dataa(\rt_addr[0]~input_o ),
	.datab(\register[4][2]~q ),
	.datac(\register[5][2]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hAAE4;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneive_lcell_comb \register[6][2]~37 (
// Equation(s):
// \register[6][2]~37_combout  = (\Decoder0~4_combout  & ((\register[4][2]~32_combout  & (\register[6][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~4_combout  & (((\register[6][2]~q ))))

	.dataa(\Decoder0~4_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[6][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[6][2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \register[6][2]~37 .lut_mask = 16'hF2D0;
defparam \register[6][2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N3
dffeas \register[6][2] (
	.clk(\clk~input_o ),
	.d(\register[6][2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[6][2] .is_wysiwyg = "true";
defparam \register[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N6
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~2_combout  & ((\register[7][2]~q ) # ((!\rt_addr[1]~input_o )))) # (!\Mux5~2_combout  & (((\register[6][2]~q  & \rt_addr[1]~input_o ))))

	.dataa(\register[7][2]~q ),
	.datab(\Mux5~2_combout ),
	.datac(\register[6][2]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hB8CC;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N12
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\rt_addr[2]~input_o  & (((\rt_addr[3]~input_o ) # (\Mux5~3_combout )))) # (!\rt_addr[2]~input_o  & (\Mux5~5_combout  & (!\rt_addr[3]~input_o )))

	.dataa(\rt_addr[2]~input_o ),
	.datab(\Mux5~5_combout ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hAEA4;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \register[13][2]~45 (
// Equation(s):
// \register[13][2]~45_combout  = (\Decoder0~12_combout  & ((\register[4][2]~32_combout  & (\register[13][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~12_combout  & (((\register[13][2]~q ))))

	.dataa(\Decoder0~12_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[13][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[13][2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \register[13][2]~45 .lut_mask = 16'hF2D0;
defparam \register[13][2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \register[13][2] (
	.clk(\clk~input_o ),
	.d(\register[13][2]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[13][2] .is_wysiwyg = "true";
defparam \register[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \register[12][2]~46 (
// Equation(s):
// \register[12][2]~46_combout  = (\Decoder0~13_combout  & ((\register[4][2]~32_combout  & ((\register[12][2]~q ))) # (!\register[4][2]~32_combout  & (\rd_in[2]~input_o )))) # (!\Decoder0~13_combout  & (((\register[12][2]~q ))))

	.dataa(\rd_in[2]~input_o ),
	.datab(\Decoder0~13_combout ),
	.datac(\register[12][2]~q ),
	.datad(\register[4][2]~32_combout ),
	.cin(gnd),
	.combout(\register[12][2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \register[12][2]~46 .lut_mask = 16'hF0B8;
defparam \register[12][2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \register[12][2] (
	.clk(\clk~input_o ),
	.d(\register[12][2]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[12][2] .is_wysiwyg = "true";
defparam \register[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N24
cycloneive_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\rt_addr[0]~input_o  & ((\register[13][2]~q ) # ((\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & (((\register[12][2]~q  & !\rt_addr[1]~input_o ))))

	.dataa(\rt_addr[0]~input_o ),
	.datab(\register[13][2]~q ),
	.datac(\register[12][2]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hAAD8;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N14
cycloneive_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = (\rt_addr[1]~input_o  & ((\Mux5~7_combout  & ((\register[15][2]~q ))) # (!\Mux5~7_combout  & (\register[14][2]~q )))) # (!\rt_addr[1]~input_o  & (\Mux5~7_combout ))

	.dataa(\rt_addr[1]~input_o ),
	.datab(\Mux5~7_combout ),
	.datac(\register[14][2]~q ),
	.datad(\register[15][2]~q ),
	.cin(gnd),
	.combout(\Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~8 .lut_mask = 16'hEC64;
defparam \Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N20
cycloneive_lcell_comb \register[10][2]~34 (
// Equation(s):
// \register[10][2]~34_combout  = (\Decoder0~1_combout  & ((\register[4][2]~32_combout  & (\register[10][2]~q )) # (!\register[4][2]~32_combout  & ((\rd_in[2]~input_o ))))) # (!\Decoder0~1_combout  & (((\register[10][2]~q ))))

	.dataa(\Decoder0~1_combout ),
	.datab(\register[4][2]~32_combout ),
	.datac(\register[10][2]~q ),
	.datad(\rd_in[2]~input_o ),
	.cin(gnd),
	.combout(\register[10][2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \register[10][2]~34 .lut_mask = 16'hF2D0;
defparam \register[10][2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N21
dffeas \register[10][2] (
	.clk(\clk~input_o ),
	.d(\register[10][2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[10][2] .is_wysiwyg = "true";
defparam \register[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N16
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\rt_addr[0]~input_o  & (((\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & ((\register[10][2]~q ))) # (!\rt_addr[1]~input_o  & (\register[8][2]~q ))))

	.dataa(\register[8][2]~q ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\register[10][2]~q ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hFC22;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N10
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\rt_addr[0]~input_o  & ((\Mux5~0_combout  & ((\register[11][2]~q ))) # (!\Mux5~0_combout  & (\register[9][2]~q )))) # (!\rt_addr[0]~input_o  & (((\Mux5~0_combout ))))

	.dataa(\register[9][2]~q ),
	.datab(\register[11][2]~q ),
	.datac(\rt_addr[0]~input_o ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hCFA0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N30
cycloneive_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\Mux5~6_combout  & ((\Mux5~8_combout ) # ((!\rt_addr[3]~input_o )))) # (!\Mux5~6_combout  & (((\rt_addr[3]~input_o  & \Mux5~1_combout ))))

	.dataa(\Mux5~6_combout ),
	.datab(\Mux5~8_combout ),
	.datac(\rt_addr[3]~input_o ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = 16'hDA8A;
defparam \Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N12
cycloneive_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = (\Mux4~7_combout  & (((\register[15][3]~q ) # (!\rt_addr[2]~input_o )))) # (!\Mux4~7_combout  & (\register[7][3]~q  & ((\rt_addr[2]~input_o ))))

	.dataa(\Mux4~7_combout ),
	.datab(\register[7][3]~q ),
	.datac(\register[15][3]~q ),
	.datad(\rt_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~8 .lut_mask = 16'hE4AA;
defparam \Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N28
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\rt_addr[2]~input_o  & ((\register[6][3]~q ) # ((\rt_addr[3]~input_o )))) # (!\rt_addr[2]~input_o  & (((\register[2][3]~q  & !\rt_addr[3]~input_o ))))

	.dataa(\rt_addr[2]~input_o ),
	.datab(\register[6][3]~q ),
	.datac(\register[2][3]~q ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hAAD8;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N26
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux4~2_combout  & (((\register[14][3]~q ) # (!\rt_addr[3]~input_o )))) # (!\Mux4~2_combout  & (\register[10][3]~q  & ((\rt_addr[3]~input_o ))))

	.dataa(\register[10][3]~q ),
	.datab(\Mux4~2_combout ),
	.datac(\register[14][3]~q ),
	.datad(\rt_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hE2CC;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N0
cycloneive_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\rt_addr[0]~input_o  & (((\rt_addr[1]~input_o )))) # (!\rt_addr[0]~input_o  & ((\rt_addr[1]~input_o  & ((\Mux4~3_combout ))) # (!\rt_addr[1]~input_o  & (\Mux4~5_combout ))))

	.dataa(\Mux4~5_combout ),
	.datab(\rt_addr[0]~input_o ),
	.datac(\Mux4~3_combout ),
	.datad(\rt_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hFC22;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N2
cycloneive_lcell_comb \register[5][3]~49 (
// Equation(s):
// \register[5][3]~49_combout  = (\Decoder0~5_combout  & ((\register[8][3]~48_combout  & ((\register[5][3]~q ))) # (!\register[8][3]~48_combout  & (\rd_in[3]~input_o )))) # (!\Decoder0~5_combout  & (((\register[5][3]~q ))))

	.dataa(\Decoder0~5_combout ),
	.datab(\rd_in[3]~input_o ),
	.datac(\register[5][3]~q ),
	.datad(\register[8][3]~48_combout ),
	.cin(gnd),
	.combout(\register[5][3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \register[5][3]~49 .lut_mask = 16'hF0D8;
defparam \register[5][3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N3
dffeas \register[5][3] (
	.clk(\clk~input_o ),
	.d(\register[5][3]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register[5][3] .is_wysiwyg = "true";
defparam \register[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\register[13][3]~q ) # (!\rt_addr[2]~input_o )))) # (!\Mux4~0_combout  & (\register[5][3]~q  & (\rt_addr[2]~input_o )))

	.dataa(\Mux4~0_combout ),
	.datab(\register[5][3]~q ),
	.datac(\rt_addr[2]~input_o ),
	.datad(\register[13][3]~q ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hEA4A;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y39_N14
cycloneive_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\Mux4~6_combout  & ((\Mux4~8_combout ) # ((!\rt_addr[0]~input_o )))) # (!\Mux4~6_combout  & (((\Mux4~1_combout  & \rt_addr[0]~input_o ))))

	.dataa(\Mux4~8_combout ),
	.datab(\Mux4~6_combout ),
	.datac(\Mux4~1_combout ),
	.datad(\rt_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = 16'hB8CC;
defparam \Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

assign rs_out[0] = \rs_out[0]~output_o ;

assign rs_out[1] = \rs_out[1]~output_o ;

assign rs_out[2] = \rs_out[2]~output_o ;

assign rs_out[3] = \rs_out[3]~output_o ;

assign rt_out[0] = \rt_out[0]~output_o ;

assign rt_out[1] = \rt_out[1]~output_o ;

assign rt_out[2] = \rt_out[2]~output_o ;

assign rt_out[3] = \rt_out[3]~output_o ;

endmodule
