m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
valtera_reset_controller
I_hzAI;3j@d7KJ9H?7MZ>N1
VBWWT<i0A@QcN4KE]hBS<V0
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
Z2 w1435753736
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v
L0 29
Z3 OV;L;10.1d;51
r1
31
Z4 o-work rst_controller -O0
!i10b 1
!s100 APckjCEiKmjUo6ZzQFAkk0
!s85 0
!s108 1435754497.732000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!s101 -O0
valtera_reset_synchronizer
!i10b 1
!s100 W5R5Yd41?g?dPkC?<z1L11
IIHePZ6GeJf`M9g66EQQ@U2
V3CjoOZCIEdzCJgPn8]D7`2
R1
R2
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1435754498.128000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R4
