0.7
2020.2
Oct 13 2023
20:21:30
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.sim/sim_1/synth/func/xsim/tb_w_icons_top_func_synth.v,1705095378,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,,common_clkdiv_by_n;common_clkdiv_by_n_0;common_clkdiv_by_n__parameterized0;common_clkgate;common_clkgate_1;common_reset_sync_2;common_sync;common_sync_10;common_sync_100;common_sync_101;common_sync_102;common_sync_103;common_sync_104;common_sync_105;common_sync_106;common_sync_107;common_sync_108;common_sync_109;common_sync_11;common_sync_110;common_sync_111;common_sync_112;common_sync_113;common_sync_114;common_sync_115;common_sync_116;common_sync_117;common_sync_118;common_sync_119;common_sync_12;common_sync_120;common_sync_121;common_sync_122;common_sync_123;common_sync_124;common_sync_125;common_sync_126;common_sync_127;common_sync_128;common_sync_129;common_sync_13;common_sync_130;common_sync_131;common_sync_132;common_sync_133;common_sync_134;common_sync_135;common_sync_136;common_sync_137;common_sync_138;common_sync_139;common_sync_14;common_sync_140;common_sync_141;common_sync_142;common_sync_143;common_sync_15;common_sync_16;common_sync_17;common_sync_18;common_sync_19;common_sync_20;common_sync_21;common_sync_22;common_sync_23;common_sync_24;common_sync_25;common_sync_26;common_sync_27;common_sync_28;common_sync_29;common_sync_3;common_sync_30;common_sync_31;common_sync_32;common_sync_33;common_sync_34;common_sync_35;common_sync_36;common_sync_37;common_sync_38;common_sync_39;common_sync_4;common_sync_40;common_sync_41;common_sync_42;common_sync_43;common_sync_44;common_sync_45;common_sync_46;common_sync_47;common_sync_48;common_sync_49;common_sync_5;common_sync_50;common_sync_51;common_sync_52;common_sync_53;common_sync_54;common_sync_55;common_sync_56;common_sync_57;common_sync_58;common_sync_59;common_sync_6;common_sync_60;common_sync_61;common_sync_62;common_sync_63;common_sync_64;common_sync_65;common_sync_66;common_sync_67;common_sync_68;common_sync_69;common_sync_7;common_sync_70;common_sync_71;common_sync_72;common_sync_73;common_sync_74;common_sync_75;common_sync_76;common_sync_77;common_sync_78;common_sync_79;common_sync_8;common_sync_80;common_sync_81;common_sync_82;common_sync_83;common_sync_84;common_sync_85;common_sync_86;common_sync_87;common_sync_88;common_sync_89;common_sync_9;common_sync_90;common_sync_91;common_sync_92;common_sync_93;common_sync_94;common_sync_95;common_sync_96;common_sync_97;common_sync_98;common_sync_99;glbl;rec_ctrl;rec_stim64ch_macro;spi_custom_logic;spi_slave_common;spi_wrap;stim_ctrls_wrap;w_icons_core;w_icons_mgmt;w_icons_rf;w_icons_sync_rst;w_icons_top,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,1704997158,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh,1704736197,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_emulator_tasks.vh,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh,1704736197,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,1704831988,verilog,,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_selfcheck.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/spi_master_top_level_tasks.vh;/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,tb_w_icons_top,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,1704831987,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sim_1/imports/verilog/tb_w_icons_top.v,,spi_master_emulator,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity/testcase.vh,1704996957,verilog,,,,,,,,,,,,
/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/w_icons_top/source/rtl/verilog/common_reset_sync.v,1705013234,verilog,,/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/units/w_icons_top/fpga/vivado/project_1/project_1.srcs/sources_1/imports/units/spi_master_emulator/source/rtl/verilog/spi_master_emulator.v,,common_reset_sync,,,../../../../../project_1.srcs/sim_1/imports/verilog;../../../../../project_1.srcs/sources_1/imports/units/w_icons_top/simulation/generic/tc_sanity,,,,,
