#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 24 23:18:44 2024
# Process ID: 9544
# Current directory: C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17640 C:\Users\admin\Desktop\VHDL\vending_machiness2\vending_machiness2\vending_machiness2.xpr
# Log file: C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vivado.log
# Journal file: C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2\vivado.jou
# Running On        :DESKTOP-5PL43IQ
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency     :2688 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :8358 MB
# Swap memory       :9126 MB
# Total Virtual     :17485 MB
# Available Virtual :5385 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1520.820 ; gain = 422.887
update_compile_order -fileset sources_1
synth_design -top vending_machiness2 -part xc7z020clg400-1 -lint 
Command: synth_design -top vending_machiness2 -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3800
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1953.441 ; gain = 427.250
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'vending_machiness2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_moduless2' (1#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_moduless2' (2#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_moduless2' (3#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'insert_money_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insert_money_moduless2' (4#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6157] synthesizing module 'payment_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payment_moduless2' (5#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machiness2' (6#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.969 ; gain = 539.777
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 24 23:19:24 2024
| Host         : DESKTOP-5PL43IQ running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 1            | 0        |
| ASSIGN-7  | WARNING  | 2            | 0        |
| ASSIGN-10 | WARNING  | 1            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'selected_id' are not read. First unread bit index is 0. 
RTL Name 'selected_id', Hierarchy 'check_moduless2', File 'check_moduless2.v', Line 24.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'temp_state' are not set. First unset bit index is 0. 
RTL Name 'temp_state', Hierarchy 'vending_machiness2', File 'vending_machiness2.v', Line 58.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array current_product, first multi-driven bit index is 0.
RTL Name 'current_product', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 56.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array state, first multi-driven bit index is 0.
RTL Name 'state', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 55.
INFO: [Synth 37-85] Total of 4 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2065.969 ; gain = 539.777
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.969 ; gain = 539.777
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vending_machiness2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vending_machiness2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vending_machiness2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insert_money_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module payment_moduless2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending_machiness2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vending_machiness2_behav xil_defaultlib.vending_machiness2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.input_moduless2
Compiling module xil_defaultlib.check_moduless2
Compiling module xil_defaultlib.calculate_moduless2
Compiling module xil_defaultlib.insert_money_moduless2
Compiling module xil_defaultlib.payment_moduless2
Compiling module xil_defaultlib.vending_machiness2
Compiling module xil_defaultlib.glbl
Built simulation snapshot vending_machiness2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vending_machiness2_behav -key {Behavioral:sim_1:Functional:vending_machiness2} -tclbatch {vending_machiness2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vending_machiness2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vending_machiness2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.414 ; gain = 14.445
synth_design -top vending_machiness2 -part xc7z020clg400-1 -lint 
Command: synth_design -top vending_machiness2 -part xc7z020clg400-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2086.398 ; gain = 5.984
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'vending_machiness2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'input_moduless2' (1#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/input_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'check_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'check_moduless2' (2#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/check_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'calculate_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'calculate_moduless2' (3#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/calculate_moduless2.v:23]
INFO: [Synth 8-6157] synthesizing module 'insert_money_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'insert_money_moduless2' (4#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/insert_money_module_ss2.v:23]
INFO: [Synth 8-6157] synthesizing module 'payment_moduless2' [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'payment_moduless2' (5#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/payment_moduless2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vending_machiness2' (6#1) [C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.383 ; gain = 37.969
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 24 23:25:52 2024
| Host         : DESKTOP-5PL43IQ running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-7  | WARNING  | 4            | 0        |
| ASSIGN-10 | WARNING  | 2            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'selected_id' are not read. First unread bit index is 0. 
RTL Name 'selected_id', Hierarchy 'check_moduless2', File 'check_moduless2.v', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'remaining_money' was assigned but not read. 
RTL Name 'remaining_money', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 30.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array current_product, first multi-driven bit index is 0.
RTL Name 'current_product', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 35.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array delay_counter, first multi-driven bit index is 0.
RTL Name 'delay_counter', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 36.
WARNING: [Synth 37-96] [ASSIGN-7]Multiple assignments detected on signal 'led'.
RTL Name 'led', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 15.
WARNING: [Synth 37-90] [ASSIGN-7]Multiple assignments detected on array state, first multi-driven bit index is 0.
RTL Name 'state', Hierarchy 'vending_machiness2', File 'C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/sources_1/new/vending_machiness2.v', Line 34.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'button_pay' are not read. First unread bit index is 0. 
RTL Name 'button_pay', Hierarchy 'vending_machiness2', File 'vending_machiness2.v', Line 5.
INFO: [Synth 37-85] Total of 7 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.383 ; gain = 37.969
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.383 ; gain = 37.969
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.srcs/utils_1/imports/synth_1/tb_vending_machiness2.dcp with file C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/vending_machiness2.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1

launch_runs synth_1 -jobs 9
[Thu Oct 24 23:26:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 9
[Thu Oct 24 23:27:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/VHDL/vending_machiness2/vending_machiness2/vending_machiness2.runs/impl_1/runme.log
reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 23:28:11 2024...
