```verilog
module top_module( 
    input a, 
    input b, 
    output out );

// Implementing NOR gate logic
assign out = ~(a | b);

endmodule
```