#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon Apr  8 18:20:21 2019
# Process ID: 17461
# Current directory: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.runs/block_diagram_xmult_ip_0_0_synth_1
# Command line: vivado -log block_diagram_xmult_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_diagram_xmult_ip_0_0.tcl
# Log file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.runs/block_diagram_xmult_ip_0_0_synth_1/block_diagram_xmult_ip_0_0.vds
# Journal file: /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.runs/block_diagram_xmult_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source block_diagram_xmult_ip_0_0.tcl -notrace
Command: synth_design -top block_diagram_xmult_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17919 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1256.492 ; gain = 81.809 ; free physical = 1794 ; free virtual = 8617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'block_diagram_xmult_ip_0_0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_xmult_ip_0_0/synth/block_diagram_xmult_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xmult_ip_v1_0' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xmult_ip_v1_0_S_AXI' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:4]
	Parameter S0_IDLE bound to: 0 - type: integer 
	Parameter S1_GETX bound to: 1 - type: integer 
	Parameter S2_COMP bound to: 2 - type: integer 
	Parameter S3_SNDY bound to: 3 - type: integer 
	Parameter S4_TRAP bound to: 4 - type: integer 
	Parameter A bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:480]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:481]
INFO: [Synth 8-6155] done synthesizing module 'xmult_ip_v1_0_S_AXI' (1#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xmult_ip_v1_0' (2#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'block_diagram_xmult_ip_0_0' (3#1) [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_xmult_ip_0_0/synth/block_diagram_xmult_ip_0_0.v:56]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design xmult_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1301.117 ; gain = 126.434 ; free physical = 1780 ; free virtual = 8604
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.117 ; gain = 126.434 ; free physical = 1780 ; free virtual = 8603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1301.117 ; gain = 126.434 ; free physical = 1780 ; free virtual = 8603
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1638.133 ; gain = 1.000 ; free physical = 1281 ; free virtual = 8104
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1638.133 ; gain = 463.449 ; free physical = 1474 ; free virtual = 8297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1638.133 ; gain = 463.449 ; free physical = 1474 ; free virtual = 8297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1638.133 ; gain = 463.449 ; free physical = 1475 ; free virtual = 8299
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "slv_reg0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slv_reg1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slv_reg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "GETX_DONE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slv_reg4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SNDY_DONE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slv_reg5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'counter_y_en_reg' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:496]
WARNING: [Synth 8-327] inferring latch for variable 'counter_comp_en_reg' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:495]
WARNING: [Synth 8-327] inferring latch for variable 'counter_x_en_reg' [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:494]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1638.133 ; gain = 463.449 ; free physical = 1453 ; free virtual = 8277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xmult_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/xmult_ip_v1_0_S_AXI_inst/slv_reg5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/xmult_ip_v1_0_S_AXI_inst/slv_reg4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ipshared/a9b2/hdl/xmult_ip_v1_0_S_AXI.v:605]
DSP Report: Generating DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in, operation Mode is: A*B.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: Generating DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: Generating DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in, operation Mode is: A*B.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: Generating DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
DSP Report: operator inst/xmult_ip_v1_0_S_AXI_inst/p_1_in is absorbed into DSP inst/xmult_ip_v1_0_S_AXI_inst/p_1_in.
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design block_diagram_xmult_ip_0_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/xmult_ip_v1_0_S_AXI_inst/memX_reg,trying to implement using LUTRAM
WARNING: [Synth 8-3463] Infeasible ramstyle = block set for RAM inst/xmult_ip_v1_0_S_AXI_inst/memX_reg,trying to implement using LUTRAM
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xmult_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xmult_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/xmult_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module block_diagram_xmult_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.133 ; gain = 463.449 ; free physical = 1346 ; free virtual = 8172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xmult_ip_v1_0_S_AXI: | memY_reg   | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                | RTL Object                             | Inference | Size (Depth x Width) | Primitives                    | 
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+
|block_diagram_xmult_ip_0_0 | inst/xmult_ip_v1_0_S_AXI_inst/memX_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|block_diagram_xmult_ip_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|block_diagram_xmult_ip_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|block_diagram_xmult_ip_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|block_diagram_xmult_ip_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1659.133 ; gain = 484.449 ; free physical = 1154 ; free virtual = 7980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1659.133 ; gain = 484.449 ; free physical = 1154 ; free virtual = 7980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xmult_ip_v1_0_S_AXI: | memY_reg   | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+
|Module Name                | RTL Object                             | Inference | Size (Depth x Width) | Primitives                    | 
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+
|block_diagram_xmult_ip_0_0 | inst/xmult_ip_v1_0_S_AXI_inst/memX_reg | Implied   | 1 K x 32             | RAM64X1D x 32  RAM64M x 160   | 
+---------------------------+----------------------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[0]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[1]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[2]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[3]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[4]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[5]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[6]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[7]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[8]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg_rep[9]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_comp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[0]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[1]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[2]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[3]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[4]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[5]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[6]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[7]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[8]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg_rep[9]' (FDRE) to 'inst/xmult_ip_v1_0_S_AXI_inst/counter_y_reg[9]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1151 ; free virtual = 7977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     7|
|2     |DSP48E1    |     3|
|3     |LUT1       |     9|
|4     |LUT2       |   104|
|5     |LUT3       |    16|
|6     |LUT4       |    28|
|7     |LUT5       |    23|
|8     |LUT6       |   235|
|9     |MUXF7      |    64|
|10    |MUXF8      |    32|
|11    |RAM64M     |   160|
|12    |RAM64X1D   |    32|
|13    |RAMB36E1_1 |     1|
|14    |FDRE       |   242|
|15    |FDSE       |     1|
|16    |LD         |     3|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   960|
|2     |  inst                       |xmult_ip_v1_0       |   960|
|3     |    xmult_ip_v1_0_S_AXI_inst |xmult_ip_v1_0_S_AXI |   960|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.336 ; gain = 499.652 ; free physical = 1149 ; free virtual = 7975
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1674.336 ; gain = 162.637 ; free physical = 1227 ; free virtual = 8053
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1674.344 ; gain = 499.652 ; free physical = 1227 ; free virtual = 8053
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  LD => LDCE: 3 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1674.344 ; gain = 511.305 ; free physical = 1226 ; free virtual = 8050
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.runs/block_diagram_xmult_ip_0_0_synth_1/block_diagram_xmult_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.srcs/sources_1/bd/block_diagram/ip/block_diagram_xmult_ip_0_0/block_diagram_xmult_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/run/media/nikolas/Linux_Data/CE435_vidado_labs/Lab_4/project/lab4/lab4.runs/block_diagram_xmult_ip_0_0_synth_1/block_diagram_xmult_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block_diagram_xmult_ip_0_0_utilization_synth.rpt -pb block_diagram_xmult_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1698.348 ; gain = 0.000 ; free physical = 1225 ; free virtual = 8050
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 18:21:37 2019...
