Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Jun 29 21:23:47 2023
| Host         : macbuntu running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file i2c_master_top_control_sets_placed.rpt
| Design       : i2c_master_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              48 |           19 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              82 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------------------------+---------------------------+------------------+----------------+--------------+
|     Clock Signal    |                     Enable Signal                    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+------------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  wb_clk_i_IBUF_BUFG |                                                      |                           |                1 |              1 |         1.00 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/bit_ctrl/bus_status_ctrl.ial_reg_0[0]      | byte_ctrl/bit_ctrl/arst_i |                1 |              4 |         4.00 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/bit_ctrl/bus_status_ctrl.fSDA0             | byte_ctrl/bit_ctrl/arst_i |                3 |              6 |         2.00 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/bit_ctrl/FSM_sequential_c_state[4]_i_1_n_0 | byte_ctrl/bit_ctrl/arst_i |                4 |              6 |         1.50 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/bit_ctrl/E[0]                              | byte_ctrl/bit_ctrl/arst_i |                3 |              7 |         2.33 |
|  wb_clk_i_IBUF_BUFG |                                                      | wb_dat_o[7]_i_1_n_0       |                5 |              8 |         1.60 |
|  wb_clk_i_IBUF_BUFG | ctr[7]_i_1_n_0                                       | byte_ctrl/bit_ctrl/arst_i |                2 |              8 |         4.00 |
|  wb_clk_i_IBUF_BUFG | txr[7]_i_1_n_0                                       | byte_ctrl/bit_ctrl/arst_i |                2 |              8 |         4.00 |
|  wb_clk_i_IBUF_BUFG | prer[7]                                              | byte_ctrl/bit_ctrl/arst_i |                2 |              8 |         4.00 |
|  wb_clk_i_IBUF_BUFG | prer[15]                                             | byte_ctrl/bit_ctrl/arst_i |                2 |              8 |         4.00 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/dcnt                                       | byte_ctrl/bit_ctrl/arst_i |                3 |             11 |         3.67 |
|  wb_clk_i_IBUF_BUFG | byte_ctrl/bit_ctrl/cnt[15]_i_1_n_0                   | byte_ctrl/bit_ctrl/arst_i |                4 |             16 |         4.00 |
|  wb_clk_i_IBUF_BUFG |                                                      | byte_ctrl/bit_ctrl/arst_i |               19 |             48 |         2.53 |
+---------------------+------------------------------------------------------+---------------------------+------------------+----------------+--------------+


