INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/controlunit.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/mips.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sources_1/imports/Single Cycle MIPS Source_Initial/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.srcs/sim_1/imports/Single Cycle MIPS Source_Initial/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/huang/Documents/School/CMPE140/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
