TimeQuest Timing Analyzer report for Uni_Projektas
Fri Apr 28 15:54:16 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 18. Slow Model Minimum Pulse Width: 'CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_CLK'
 20. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 21. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLK'
 36. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 37. Fast Model Hold: 'CLK'
 38. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 39. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 40. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 41. Fast Model Minimum Pulse Width: 'CLK'
 42. Fast Model Minimum Pulse Width: 'ADC_CLK'
 43. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 44. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Fri Apr 28 15:54:15 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name              ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ADC_CLK                 ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                       ;
; ADC_DCLKA               ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                     ;
; CLK                     ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                           ;
; CORR_BUFFER_UPDATE_CLK0 ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk } ;
; PLL_CLK0                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }            ;
; PLL_CLK1                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }         ;
; PLL_CLK2                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }         ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+---------------------------------------------------------------+
; Slow Model Fmax Summary                                       ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 142.63 MHz ; 142.63 MHz      ; CORR_BUFFER_UPDATE_CLK0 ;      ;
; 144.3 MHz  ; 144.3 MHz       ; CLK                     ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 0.880  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 12.690 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.740 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.091  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 6.933  ; 0.000         ;
; ADC_CLK                 ; 16.000 ; 0.000         ;
; ADC_DCLKA               ; 17.223 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 46.933 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.880 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.770     ;
; 0.917 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.733     ;
; 0.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.732     ;
; 0.980 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.670     ;
; 1.105 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.545     ;
; 1.132 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.518     ;
; 1.134 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.515     ;
; 1.169 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.481     ;
; 1.170 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.480     ;
; 1.180 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.469     ;
; 1.232 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.418     ;
; 1.254 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.395     ;
; 1.262 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.387     ;
; 1.277 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.372     ;
; 1.285 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.364     ;
; 1.303 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.347     ;
; 1.311 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.338     ;
; 1.316 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.334     ;
; 1.341 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.308     ;
; 1.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.297     ;
; 1.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.296     ;
; 1.357 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.293     ;
; 1.359 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.290     ;
; 1.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.283     ;
; 1.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.259     ;
; 1.394 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.255     ;
; 1.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.248     ;
; 1.402 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.248     ;
; 1.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.234     ;
; 1.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.231     ;
; 1.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.230     ;
; 1.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 22.200     ;
; 1.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.211     ;
; 1.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.210     ;
; 1.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.186     ;
; 1.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.185     ;
; 1.488 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.162     ;
; 1.490 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 22.148     ;
; 1.493 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 22.060     ;
; 1.498 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.152     ;
; 1.502 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.148     ;
; 1.507 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.143     ;
; 1.525 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.125     ;
; 1.526 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.123     ;
; 1.526 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.124     ;
; 1.541 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.109     ;
; 1.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.095     ;
; 1.561 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.089     ;
; 1.582 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.067     ;
; 1.588 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.062     ;
; 1.612 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.037     ;
; 1.618 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.935     ;
; 1.627 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 22.023     ;
; 1.628 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.925     ;
; 1.639 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 22.010     ;
; 1.650 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.999     ;
; 1.654 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.996     ;
; 1.668 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.981     ;
; 1.690 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 21.948     ;
; 1.698 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.951     ;
; 1.703 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.946     ;
; 1.713 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.937     ;
; 1.714 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.839     ;
; 1.742 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 21.896     ;
; 1.754 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.895     ;
; 1.773 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.876     ;
; 1.781 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.868     ;
; 1.784 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.865     ;
; 1.796 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.853     ;
; 1.800 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.753     ;
; 1.813 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.837     ;
; 1.817 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.832     ;
; 1.830 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.820     ;
; 1.830 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.819     ;
; 1.838 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.812     ;
; 1.840 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.809     ;
; 1.841 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.712     ;
; 1.867 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.783     ;
; 1.868 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.782     ;
; 1.869 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.780     ;
; 1.870 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.683     ;
; 1.878 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.771     ;
; 1.886 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.667     ;
; 1.900 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.750     ;
; 1.907 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.743     ;
; 1.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.736     ;
; 1.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.734     ;
; 1.918 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.609      ; 21.731     ;
; 1.924 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.726     ;
; 1.930 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.720     ;
; 1.951 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.602     ;
; 1.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 21.674     ;
; 1.972 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.513      ; 21.581     ;
; 1.980 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.670     ;
; 1.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.591      ; 21.633     ;
; 2.005 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.645     ;
; 2.006 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.644     ;
; 2.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 21.630     ;
; 2.010 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.640     ;
; 2.017 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.610      ; 21.633     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 12.690 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.740      ;
; 12.788 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.642      ;
; 12.908 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.522      ;
; 13.063 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.367      ;
; 13.069 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.361      ;
; 13.171 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.259      ;
; 13.268 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.162      ;
; 13.330 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.610     ; 3.100      ;
; 92.989 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.001     ; 7.050      ;
; 95.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.956      ;
; 95.451 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.589      ;
; 95.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.521      ;
; 95.615 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.425      ;
; 95.638 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.077     ; 4.325      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 96.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.961      ;
; 96.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.961      ;
; 96.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.961      ;
; 96.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.961      ;
; 96.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.961      ;
; 96.120 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                          ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.001      ; 3.921      ;
; 96.208 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.077     ; 3.755      ;
; 96.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.817      ;
; 96.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.817      ;
; 96.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.817      ;
; 96.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.817      ;
; 96.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.817      ;
; 96.250 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.790      ;
; 96.250 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.790      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                             ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.740 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.046      ;
; 0.748 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.762 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.765 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.771 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.779 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.085      ;
; 0.781 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.087      ;
; 0.782 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.782 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.782 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.784 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.090      ;
; 0.805 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.111      ;
; 0.847 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.153      ;
; 0.934 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.240      ;
; 0.935 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.241      ;
; 0.958 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.962 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.370      ;
; 0.964 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.372      ;
; 0.965 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.372      ;
; 0.965 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.372      ;
; 0.966 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.272      ;
; 0.968 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.969 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.141      ; 1.377      ;
; 0.971 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.278      ;
; 0.972 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[6]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.278      ;
; 0.974 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.281      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.740 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.752 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.899 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.205      ;
; 0.899 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[38]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.205      ;
; 0.903 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.209      ;
; 0.905 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.211      ;
; 0.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.212      ;
; 0.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.212      ;
; 0.907 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.213      ;
; 0.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.215      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.216      ;
; 0.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.220      ;
; 0.961 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.329      ;
; 0.961 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.329      ;
; 0.961 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.329      ;
; 0.965 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.333      ;
; 0.989 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.398      ;
; 1.000 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.409      ;
; 1.001 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.410      ;
; 1.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.417      ;
; 1.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.417      ;
; 1.032 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.398      ;
; 1.043 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.409      ;
; 1.044 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.410      ;
; 1.051 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.417      ;
; 1.051 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.417      ;
; 1.055 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.362      ;
; 1.173 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.479      ;
; 1.184 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.490      ;
; 1.184 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.490      ;
; 1.210 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.516      ;
; 1.211 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.517      ;
; 1.213 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.519      ;
; 1.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.520      ;
; 1.217 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[38]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.524      ;
; 1.223 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.529      ;
; 1.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.548      ;
; 1.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.549      ;
; 1.245 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.551      ;
; 1.345 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.103      ; 1.715      ;
; 1.351 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.718      ;
; 1.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.720      ;
; 1.355 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.722      ;
; 1.356 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.101      ; 1.724      ;
; 1.357 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.724      ;
; 1.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.103      ; 1.732      ;
; 1.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.730      ;
; 1.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.103      ; 1.738      ;
; 1.406 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.620      ;
; 1.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.726      ;
; 1.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.787      ;
; 1.450 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 1.671      ;
; 1.462 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.676      ;
; 1.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.020      ; 1.790      ;
; 1.465 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 1.780      ;
; 1.467 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.681      ;
; 1.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.012     ; 1.799      ;
; 1.530 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.077     ; 1.759      ;
; 1.550 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.856      ;
; 1.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.861      ;
; 1.567 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.873      ;
; 1.575 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[46]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.881      ;
; 1.595 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.900      ;
; 1.596 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.020      ; 1.922      ;
; 1.596 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.902      ;
; 1.598 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[46]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.904      ;
; 1.599 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.905      ;
; 1.609 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.914      ;
; 1.613 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 1.928      ;
; 1.615 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.020      ; 1.941      ;
; 1.615 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.829      ;
; 1.619 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.833      ;
; 1.623 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.929      ;
; 1.631 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 1.845      ;
; 1.632 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 1.947      ;
; 1.632 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.009     ; 1.929      ;
; 1.640 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[11]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 1.861      ;
; 1.651 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.957      ;
; 1.661 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.012     ; 1.955      ;
; 1.663 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.969      ;
; 1.663 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.969      ;
; 1.717 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.103      ; 2.087      ;
; 1.721 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.027      ;
; 1.722 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.028      ;
; 1.727 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.020      ; 2.053      ;
; 1.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.103      ; 2.117      ;
; 1.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.055      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 8.816 ; 8.816 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 8.774 ; 8.774 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 8.810 ; 8.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 8.721 ; 8.721 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 8.568 ; 8.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 7.981 ; 7.981 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 7.145 ; 7.145 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.734 ; 4.734 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.843 ; 8.843 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.834 ; 6.834 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.832 ; 6.832 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.816 ; 6.816 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.168 ; 7.168 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.189 ; 7.189 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.544 ; 7.544 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.129 ; 8.129 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.454 ; 8.454 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.843 ; 8.843 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.028 ; 8.028 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.542 ; 7.542 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.515 ; 8.515 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.458 ; 7.458 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.461 ; 7.461 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.435 ; 7.435 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.879 ; -6.879 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.518 ; -7.518 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.497 ; -7.497 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.776 ; -7.776 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -7.806 ; -7.806 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -7.771 ; -7.771 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -7.738 ; -7.738 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -7.236 ; -7.236 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.879 ; -6.879 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.650 ; -3.650 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.550 ; -6.550 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -6.568 ; -6.568 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -6.566 ; -6.566 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -6.550 ; -6.550 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -6.902 ; -6.902 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -6.923 ; -6.923 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -7.278 ; -7.278 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -7.663 ; -7.663 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.863 ; -7.863 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -8.188 ; -8.188 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -8.577 ; -8.577 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -7.762 ; -7.762 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.276 ; -7.276 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -8.249 ; -8.249 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -7.192 ; -7.192 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -7.195 ; -7.195 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -7.169 ; -7.169 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 4.835  ; 4.835  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.403  ; 6.403  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.326  ; 5.326  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.141  ; 6.141  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.517  ; 5.517  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.366  ; 5.366  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.368  ; 5.368  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.003  ; 5.003  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.141  ; 6.141  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.139  ; 6.139  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.106  ; 6.106  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.041  ; 6.041  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 6.023  ; 6.023  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.596  ; 5.596  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.084  ; 6.084  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.517  ; 6.517  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 5.371  ; 5.371  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 5.379  ; 5.379  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.620  ; 4.620  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.659  ; 4.659  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.662  ; 4.662  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 4.647  ; 4.647  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.035  ; 5.035  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 4.985  ; 4.985  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 5.716  ; 5.716  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.765  ; 5.765  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.580  ; 5.580  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.517  ; 6.517  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.560  ; 5.560  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.571  ; 5.571  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.554  ; 5.554  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.977  ; 4.977  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.175  ; 5.175  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.394  ; 5.394  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.597  ; 9.597  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 6.526  ; 6.526  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 34.033 ; 34.033 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 4.835  ; 4.835  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.403  ; 6.403  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.326  ; 5.326  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 5.003  ; 5.003  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.517  ; 5.517  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.366  ; 5.366  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.368  ; 5.368  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.003  ; 5.003  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.141  ; 6.141  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.139  ; 6.139  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.106  ; 6.106  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.041  ; 6.041  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 6.023  ; 6.023  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.596  ; 5.596  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.084  ; 6.084  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 4.620  ; 4.620  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 5.371  ; 5.371  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 5.379  ; 5.379  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.620  ; 4.620  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.659  ; 4.659  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.662  ; 4.662  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 4.647  ; 4.647  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.035  ; 5.035  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 4.985  ; 4.985  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 5.716  ; 5.716  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.765  ; 5.765  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.580  ; 5.580  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.517  ; 6.517  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.560  ; 5.560  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.571  ; 5.571  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.554  ; 5.554  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.977  ; 4.977  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.175  ; 5.175  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.394  ; 5.394  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 8.590  ; 8.590  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 6.526  ; 6.526  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 25.670 ; 25.670 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.685 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.553 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.583 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.553 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.907 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.579 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 4.943 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 4.944 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.648 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.632 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.039 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.520 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.685 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.553 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.583 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.553 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.907 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.579 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 4.943 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 4.944 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.648 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.632 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.039 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.520 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.685     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.553     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.583     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.553     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.907     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.579     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 4.943     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 4.944     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.648     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.632     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.039     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.520     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.685     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.553     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.583     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.553     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.907     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.579     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 4.943     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 4.944     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.648     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.632     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.039     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.520     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 8.027  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 14.681 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.215 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.238 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.333  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 7.873  ; 0.000         ;
; ADC_CLK                 ; 17.223 ; 0.000         ;
; ADC_DCLKA               ; 17.778 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 47.873 ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                          ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.027  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.136     ; 1.869      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[0]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[1]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[2]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[3]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[4]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[5]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[6]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[7]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[8]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[9]        ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[10]       ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[11]       ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[12]       ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.290  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|address_counter[13]       ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.121     ; 1.621      ;
; 8.294  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[1]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.603      ;
; 8.333  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.564      ;
; 8.334  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[0]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.563      ;
; 8.334  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.563      ;
; 8.366  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|last_state                ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.531      ;
; 8.372  ; ADC_DCLKA                                                                                                                                                                                                           ; Read_adc_manager:this_read_adc_manager|read_counter[2]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.525      ;
; 17.180 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.787      ;
; 17.180 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.787      ;
; 17.180 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.787      ;
; 17.180 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.787      ;
; 17.197 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.942      ;
; 17.199 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.940      ;
; 17.222 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.917      ;
; 17.232 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.907      ;
; 17.234 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.905      ;
; 17.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.899      ;
; 17.257 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.882      ;
; 17.267 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.872      ;
; 17.267 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.820      ;
; 17.269 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.870      ;
; 17.275 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.864      ;
; 17.278 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.861      ;
; 17.292 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.847      ;
; 17.292 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.827      ;
; 17.294 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.831      ;
; 17.295 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.830      ;
; 17.302 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.837      ;
; 17.302 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.785      ;
; 17.304 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.835      ;
; 17.310 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.829      ;
; 17.313 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.826      ;
; 17.315 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.823      ;
; 17.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.812      ;
; 17.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[11]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.100      ; 6.804      ;
; 17.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.796      ;
; 17.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.795      ;
; 17.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.807      ;
; 17.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.802      ;
; 17.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.750      ;
; 17.339 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.800      ;
; 17.340 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[37]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.779      ;
; 17.345 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.774      ;
; 17.345 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.794      ;
; 17.346 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.792      ;
; 17.348 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.791      ;
; 17.350 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.788      ;
; 17.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.100      ; 6.779      ;
; 17.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.767      ;
; 17.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.780      ;
; 17.360 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.765      ;
; 17.361 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.764      ;
; 17.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.757      ;
; 17.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.777      ;
; 17.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.761      ;
; 17.365 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.774      ;
; 17.365 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.760      ;
; 17.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.772      ;
; 17.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.751      ;
; 17.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.717      ;
; 17.371 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.754      ;
; 17.371 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.087      ; 6.748      ;
; 17.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.767      ;
; 17.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.753      ;
; 17.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.055      ; 6.715      ;
; 17.374 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.765      ;
; 17.377 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.590      ;
; 17.377 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.590      ;
; 17.377 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.590      ;
; 17.377 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.590      ;
; 17.377 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.761      ;
; 17.378 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.039      ; 6.693      ;
; 17.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.759      ;
; 17.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.743      ;
; 17.383 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.107      ; 6.756      ;
; 17.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                           ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.753      ;
; 17.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.738      ;
; 17.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.100      ; 6.744      ;
; 17.390 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.106      ; 6.748      ;
; 17.393 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                          ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.093      ; 6.732      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 14.681 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.251      ;
; 14.732 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.200      ;
; 14.735 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.197      ;
; 14.795 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.137      ;
; 14.798 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.134      ;
; 14.853 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.079      ;
; 14.866 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.065      ;
; 14.878 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.100     ; 1.054      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.578 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.002     ; 2.452      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                             ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.272 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.281 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.481      ;
; 0.282 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.482      ;
; 0.282 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.482      ;
; 0.282 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.482      ;
; 0.283 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.483      ;
; 0.286 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.286 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.486      ;
; 0.290 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.290 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.486      ;
; 0.290 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.487      ;
; 0.292 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.488      ;
; 0.293 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.493      ;
; 0.311 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~en                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.463      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.396      ;
; 0.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.456      ;
; 0.259 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.457      ;
; 0.259 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.457      ;
; 0.262 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.460      ;
; 0.293 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.494      ;
; 0.297 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.494      ;
; 0.298 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.499      ;
; 0.299 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.500      ;
; 0.301 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.502      ;
; 0.301 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.502      ;
; 0.302 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.499      ;
; 0.303 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.500      ;
; 0.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.502      ;
; 0.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.502      ;
; 0.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.477      ;
; 0.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.485      ;
; 0.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.580      ;
; 0.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.581      ;
; 0.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.583      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.584      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.584      ;
; 0.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.583      ;
; 0.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.585      ;
; 0.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.588      ;
; 0.393 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.593      ;
; 0.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.564      ;
; 0.413 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.565      ;
; 0.415 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.569      ;
; 0.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.618      ;
; 0.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.571      ;
; 0.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.586      ;
; 0.451 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.021      ; 0.624      ;
; 0.460 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.005      ; 0.617      ;
; 0.461 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.045     ; 0.568      ;
; 0.471 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.048     ; 0.575      ;
; 0.471 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.048     ; 0.575      ;
; 0.474 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.048     ; 0.578      ;
; 0.490 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.690      ;
; 0.496 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.648      ;
; 0.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.015     ; 0.636      ;
; 0.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.032     ; 0.621      ;
; 0.502 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.654      ;
; 0.507 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.707      ;
; 0.508 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.062      ; 0.710      ;
; 0.516 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.668      ;
; 0.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.671      ;
; 0.527 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.021      ; 0.700      ;
; 0.529 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.002     ; 0.679      ;
; 0.531 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.006     ; 0.677      ;
; 0.532 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.021      ; 0.706      ;
; 0.534 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.060      ; 0.732      ;
; 0.535 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.002     ; 0.685      ;
; 0.537 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.021      ; 0.711      ;
; 0.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.006     ; 0.686      ;
; 0.541 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.006     ; 0.687      ;
; 0.542 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.005      ; 0.699      ;
; 0.550 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.006     ; 0.696      ;
; 0.551 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.005      ; 0.708      ;
; 0.551 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.005     ; 0.698      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.048     ; 0.658      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.006     ; 0.700      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.706      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 4.258 ; 4.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 4.216 ; 4.216 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 4.184 ; 4.184 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 4.258 ; 4.258 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 4.171 ; 4.171 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 4.133 ; 4.133 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 4.065 ; 4.065 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.876 ; 3.876 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.624 ; 3.624 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 1.973 ; 1.973 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.225 ; 4.225 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.495 ; 3.495 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.494 ; 3.494 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.486 ; 3.486 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.594 ; 3.594 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.703 ; 3.703 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.102 ; 4.102 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 4.225 ; 4.225 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 4.056 ; 4.056 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.165 ; 4.165 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.776 ; 3.776 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 3.774 ; 3.774 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 3.755 ; 3.755 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.727 ; -3.727 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.690 ; -3.690 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.804 ; -3.804 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.806 ; -3.806 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.803 ; -3.803 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.772 ; -3.772 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.618 ; -3.618 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.508 ; -1.508 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.366 ; -3.366 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.374 ; -3.374 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.366 ; -3.366 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.465 ; -3.465 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.474 ; -3.474 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.583 ; -3.583 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.770 ; -3.770 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.982 ; -3.982 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.105 ; -4.105 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.936 ; -3.936 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.701 ; -3.701 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -4.045 ; -4.045 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.656 ; -3.656 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.635 ; -3.635 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661  ; 2.661  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879  ; 1.879  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.883  ; 1.883  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.379  ; 2.379  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.118  ; 2.118  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.378  ; 2.378  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.196  ; 2.196  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.230  ; 2.230  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.136  ; 2.136  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.137  ; 2.137  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.026  ; 2.026  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.366  ; 2.366  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.378  ; 2.378  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.375  ; 2.375  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.365  ; 2.365  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.358  ; 2.358  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.274  ; 2.274  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.265  ; 2.265  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.127  ; 2.127  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.315  ; 2.315  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 2.468  ; 2.468  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 2.134  ; 2.134  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 2.141  ; 2.141  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.905  ; 1.905  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.920  ; 1.920  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.922  ; 1.922  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 1.918  ; 1.918  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.046  ; 2.046  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.016  ; 2.016  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.250  ; 2.250  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.273  ; 2.273  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.343  ; 2.343  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.121  ; 2.121  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.468  ; 2.468  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.106  ; 2.106  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.116  ; 2.116  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.099  ; 2.099  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 2.004  ; 2.004  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.135  ; 2.135  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.986  ; 1.986  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.135  ; 2.135  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.150  ; 2.150  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.462  ; 3.462  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.514  ; 2.514  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661  ; 2.661  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 11.380 ; 11.380 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879 ; 1.879 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.883 ; 1.883 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.379 ; 2.379 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.118 ; 2.118 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.026 ; 2.026 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.196 ; 2.196 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.230 ; 2.230 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.136 ; 2.136 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.137 ; 2.137 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.026 ; 2.026 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.366 ; 2.366 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.378 ; 2.378 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.375 ; 2.375 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.365 ; 2.365 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.358 ; 2.358 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.274 ; 2.274 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.265 ; 2.265 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.315 ; 2.315 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.905 ; 1.905 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 2.134 ; 2.134 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 2.141 ; 2.141 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.905 ; 1.905 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.920 ; 1.920 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.922 ; 1.922 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 1.918 ; 1.918 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.046 ; 2.046 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.016 ; 2.016 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.250 ; 2.250 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.273 ; 2.273 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.343 ; 2.343 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.121 ; 2.121 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.468 ; 2.468 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.106 ; 2.106 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.116 ; 2.116 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.099 ; 2.099 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.135 ; 2.135 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.986 ; 1.986 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.135 ; 2.135 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.150 ; 2.150 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.169 ; 3.169 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.514 ; 2.514 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 8.913 ; 8.913 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.444 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.857 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.874 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.891 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.874 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.857 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.972 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.887 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.001 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.001 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.216 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.202 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.293 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.090 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.444 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.857 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.874 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.891 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.874 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.857 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.972 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.887 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.001 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.001 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.216 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.202 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.293 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.090 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.444     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.857     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.874     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.891     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.874     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.857     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.972     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.887     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.001     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.001     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.216     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.202     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.293     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.090     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.444     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.857     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.874     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.891     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.874     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.857     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.972     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.887     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.001     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.001     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.216     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.202     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.293     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.090     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Clock                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack         ; 0.880  ; 0.215 ; N/A      ; N/A     ; 2.091               ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK                     ; 0.880  ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 12.690 ; 0.238 ; N/A      ; N/A     ; 46.933              ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 8.816 ; 8.816 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 8.774 ; 8.774 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 8.810 ; 8.810 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 8.721 ; 8.721 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 8.568 ; 8.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 7.981 ; 7.981 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 7.145 ; 7.145 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.734 ; 4.734 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.843 ; 8.843 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 6.834 ; 6.834 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 6.832 ; 6.832 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 6.816 ; 6.816 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.168 ; 7.168 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.189 ; 7.189 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 7.544 ; 7.544 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 8.129 ; 8.129 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.454 ; 8.454 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.843 ; 8.843 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 8.028 ; 8.028 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.542 ; 7.542 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.515 ; 8.515 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.458 ; 7.458 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.461 ; 7.461 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.435 ; 7.435 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.727 ; -3.727 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.690 ; -3.690 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.804 ; -3.804 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.806 ; -3.806 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.803 ; -3.803 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.772 ; -3.772 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.618 ; -3.618 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.504 ; -3.504 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.508 ; -1.508 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.366 ; -3.366 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.374 ; -3.374 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.366 ; -3.366 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.465 ; -3.465 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.474 ; -3.474 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.583 ; -3.583 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.770 ; -3.770 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.890 ; -3.890 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.982 ; -3.982 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -4.105 ; -4.105 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.936 ; -3.936 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.701 ; -3.701 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -4.045 ; -4.045 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.656 ; -3.656 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.654 ; -3.654 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.635 ; -3.635 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.829  ; 4.829  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 4.835  ; 4.835  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.403  ; 6.403  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.326  ; 5.326  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.141  ; 6.141  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 5.517  ; 5.517  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 5.366  ; 5.366  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.368  ; 5.368  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.003  ; 5.003  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 6.141  ; 6.141  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 6.139  ; 6.139  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 6.118  ; 6.118  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 6.106  ; 6.106  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 6.041  ; 6.041  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 6.023  ; 6.023  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.596  ; 5.596  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 6.084  ; 6.084  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.517  ; 6.517  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 5.371  ; 5.371  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 5.379  ; 5.379  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.620  ; 4.620  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.659  ; 4.659  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.662  ; 4.662  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 4.647  ; 4.647  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.035  ; 5.035  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 4.985  ; 4.985  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 5.716  ; 5.716  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.765  ; 5.765  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.131  ; 6.131  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.580  ; 5.580  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.517  ; 6.517  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.560  ; 5.560  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.571  ; 5.571  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.554  ; 5.554  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.977  ; 4.977  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 5.175  ; 5.175  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.408  ; 5.408  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.394  ; 5.394  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.597  ; 9.597  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 6.526  ; 6.526  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.033  ; 6.033  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 34.033 ; 34.033 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.879 ; 1.879 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 1.883 ; 1.883 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.379 ; 2.379 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.118 ; 2.118 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.026 ; 2.026 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.196 ; 2.196 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.230 ; 2.230 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.136 ; 2.136 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.137 ; 2.137 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.026 ; 2.026 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.366 ; 2.366 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.378 ; 2.378 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.375 ; 2.375 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.365 ; 2.365 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.358 ; 2.358 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.274 ; 2.274 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.265 ; 2.265 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.127 ; 2.127 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.315 ; 2.315 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.905 ; 1.905 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 2.134 ; 2.134 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 2.141 ; 2.141 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.905 ; 1.905 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.920 ; 1.920 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.922 ; 1.922 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 1.918 ; 1.918 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.046 ; 2.046 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.016 ; 2.016 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.250 ; 2.250 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.273 ; 2.273 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.343 ; 2.343 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.121 ; 2.121 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.468 ; 2.468 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.106 ; 2.106 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.116 ; 2.116 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.099 ; 2.099 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 2.004 ; 2.004 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.135 ; 2.135 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.986 ; 1.986 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.135 ; 2.135 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.150 ; 2.150 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.169 ; 3.169 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.514 ; 2.514 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.661 ; 2.661 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 8.913 ; 8.913 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4847     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 1081550  ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 330      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4847     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 1081550  ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 330      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 215   ; 215  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 28 15:54:14 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager|MRAM_WRITE_DATA|sclr could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|sclr}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager|MRAM_WRITE_DATA|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager|MRAM_WRITE_DATA|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager|MRAM_WRITE_DATA|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|regout}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.880         0.000 CLK 
    Info (332119):    12.690         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.740         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
    Info (332119):    46.933         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 8.027
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.027         0.000 CLK 
    Info (332119):    14.681         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     0.238         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
    Info (332119):    47.873         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4559 megabytes
    Info: Processing ended: Fri Apr 28 15:54:16 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


