TimeQuest Timing Analyzer report for top_internal_logic_analyzer
Mon Dec 23 11:31:29 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_internal_logic_analyzer                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 78.03 MHz ; 78.03 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk   ; -11.816 ; -11264.390    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -7068.756             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                             ;
+---------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                               ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.816 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.859     ;
; -11.789 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.832     ;
; -11.745 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.788     ;
; -11.718 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.761     ;
; -11.678 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.721     ;
; -11.674 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.717     ;
; -11.647 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.690     ;
; -11.607 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.650     ;
; -11.603 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.646     ;
; -11.585 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.631     ;
; -11.576 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.619     ;
; -11.553 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.596     ;
; -11.550 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.596     ;
; -11.536 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.579     ;
; -11.532 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.575     ;
; -11.511 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.557     ;
; -11.505 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.548     ;
; -11.491 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.011      ; 12.538     ;
; -11.482 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.525     ;
; -11.476 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.522     ;
; -11.465 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.508     ;
; -11.456 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.011      ; 12.503     ;
; -11.446 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.489     ;
; -11.440 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.486     ;
; -11.411 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.454     ;
; -11.394 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.437     ;
; -11.375 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.418     ;
; -11.368 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.414     ;
; -11.366 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.412     ;
; -11.346 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.011      ; 12.393     ;
; -11.340 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.383     ;
; -11.332 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.378     ;
; -11.304 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.347     ;
; -11.294 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.340     ;
; -11.274 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.011      ; 12.321     ;
; -11.269 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.312     ;
; -11.258 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.304     ;
; -11.238 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.011      ; 12.285     ;
; -11.233 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.276     ;
; -11.162 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.205     ;
; -11.149 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.192     ;
; -11.122 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.165     ;
; -11.047 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.093     ;
; -11.012 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.010      ; 12.058     ;
; -11.011 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 12.054     ;
; -10.902 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.010      ; 11.948     ;
; -10.886 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.929     ;
; -10.830 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.010      ; 11.876     ;
; -10.794 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.010      ; 11.840     ;
; -10.779 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.822     ;
; -10.489 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]       ; clk          ; clk         ; 1.000        ; 0.009      ; 11.534     ;
; -10.415 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]       ; clk          ; clk         ; 1.000        ; 0.009      ; 11.460     ;
; -10.395 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]       ; clk          ; clk         ; 1.000        ; 0.010      ; 11.441     ;
; -10.379 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.422     ;
; -10.308 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.351     ;
; -10.237 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.280     ;
; -10.166 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.209     ;
; -10.095 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1] ; clk          ; clk         ; 1.000        ; 0.007      ; 11.138     ;
; -9.993  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 11.016     ;
; -9.958  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.981     ;
; -9.951  ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]       ; clk          ; clk         ; 1.000        ; 0.009      ; 10.996     ;
; -9.878  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[18]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.903     ;
; -9.846  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.869     ;
; -9.843  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[18]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.868     ;
; -9.838  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[20]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.860     ;
; -9.803  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[20]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.825     ;
; -9.780  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.803     ;
; -9.731  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[18]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.756     ;
; -9.712  ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1] ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0] ; clk          ; clk         ; 1.000        ; 0.007      ; 10.755     ;
; -9.691  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[20]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.713     ;
; -9.665  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[18]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.690     ;
; -9.625  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[20]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.647     ;
; -9.602  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[17]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.624     ;
; -9.567  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[17]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.589     ;
; -9.490  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[15]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.512     ;
; -9.455  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[17]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.477     ;
; -9.455  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[15]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.477     ;
; -9.415  ; output_block:output_block_unit|requested_bytes[4]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.438     ;
; -9.389  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[17]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.411     ;
; -9.383  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[16]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.408     ;
; -9.348  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[16]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.373     ;
; -9.343  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[15]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.365     ;
; -9.300  ; output_block:output_block_unit|requested_bytes[4]                                                       ; output_block:output_block_unit|wait_cycles[18]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.325     ;
; -9.277  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[15]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.299     ;
; -9.260  ; output_block:output_block_unit|requested_bytes[4]                                                       ; output_block:output_block_unit|wait_cycles[20]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.282     ;
; -9.236  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[16]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.261     ;
; -9.213  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[12]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.239     ;
; -9.206  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[14]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.231     ;
; -9.178  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[12]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.204     ;
; -9.171  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[14]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.196     ;
; -9.170  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[16]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.195     ;
; -9.139  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[13]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.162     ;
; -9.104  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[13]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.127     ;
; -9.066  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[12]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.092     ;
; -9.062  ; output_block:output_block_unit|requested_bytes[5]                                                       ; output_block:output_block_unit|wait_cycles[19]                                                            ; clk          ; clk         ; 1.000        ; -0.013     ; 10.085     ;
; -9.059  ; output_block:output_block_unit|requested_bytes[2]                                                       ; output_block:output_block_unit|wait_cycles[14]                                                            ; clk          ; clk         ; 1.000        ; -0.011     ; 10.084     ;
; -9.038  ; output_block:output_block_unit|requested_bytes[0]                                                       ; output_block:output_block_unit|wait_cycles[11]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.064     ;
; -9.024  ; output_block:output_block_unit|requested_bytes[4]                                                       ; output_block:output_block_unit|wait_cycles[17]                                                            ; clk          ; clk         ; 1.000        ; -0.014     ; 10.046     ;
; -9.003  ; output_block:output_block_unit|requested_bytes[1]                                                       ; output_block:output_block_unit|wait_cycles[11]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.029     ;
; -9.000  ; output_block:output_block_unit|requested_bytes[3]                                                       ; output_block:output_block_unit|wait_cycles[12]                                                            ; clk          ; clk         ; 1.000        ; -0.010     ; 10.026     ;
+---------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.STARTBIT_ST                                                                  ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.STARTBIT_ST                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[2]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.IDLE_ST                                                                      ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.IDLE_ST                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[0]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[1]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[2]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[3]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.RX_ST                                                                        ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.RX_ST                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[1]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|valid                                                                               ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|valid                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[7]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[6]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[6]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[5]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[4]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[4]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[3]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[2]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[1]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[0]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.type_st                                                                        ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.type_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.data_st                                                                        ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.data_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.crc_st                                                                         ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.crc_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.eof_st                                                                         ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.eof_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[2]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[1]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[0]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state.wm_read_st                                                  ; tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state.wm_read_st                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state.stall_rd_st                                                ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state.stall_rd_st                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[0]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[1]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[2]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[3]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[4]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[5]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[6]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[7]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_finish                        ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_finish                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|fsm_in_state                                                                                   ; output_block:output_block_unit|fsm_in_state                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|fsm_out_state.wm_request_st                                                                    ; output_block:output_block_unit|fsm_out_state.wm_request_st                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|fsm_out_state.wait_after_send_st                                                               ; output_block:output_block_unit|fsm_out_state.wait_after_send_st                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.stall_rd_st                                           ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.stall_rd_st                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.idle_st                                               ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.idle_st                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[6]                                                    ; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[6]                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|wait_cycles[0]                                                                                 ; output_block:output_block_unit|wait_cycles[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|fsm_out_state.idle_st                                                                          ; output_block:output_block_unit|fsm_out_state.idle_st                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|fsm_out_state.send_data_st                                                                     ; output_block:output_block_unit|fsm_out_state.send_data_st                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state.read_st                                                    ; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state.read_st                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|en_reg[0]                                       ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|en_reg[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.set_configurations                    ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.set_configurations                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|enable_reg_4[0]                                 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|enable_reg_4[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.write_controller_finish                           ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.write_controller_finish                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.read_controller_finish                            ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.read_controller_finish                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.wait_for_enable_rise                              ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.wait_for_enable_rise                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.system_is_enable                                  ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.system_is_enable                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.wait_for_enable_rise                  ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.wait_for_enable_rise                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.record_data                           ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.record_data                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|enable_reg_2[0]                          ; signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|enable_reg_2[0]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.wait_for_scene_number                 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.wait_for_scene_number                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.output_data                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.output_data                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[4]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[4]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[5]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[5]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[6]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[6]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[3]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[3]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[1]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[1]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[2]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[2]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[0]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[0]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[0]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[0]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[1]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[1]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[2]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[2]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[3]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[3]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[4]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[4]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[5]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[5]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[6]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[6]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[7]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[7]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[8]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[8]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|trigger_out                                 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|trigger_out                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[0]                        ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[1]                        ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_found_s                             ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_found_s                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|write_controller_finish                     ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|write_controller_finish                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.wait_for_start_address                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.wait_for_start_address                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|aout_valid                                    ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|aout_valid                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.get_data_from_ram_and_calc_next_address ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.get_data_from_ram_and_calc_next_address ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[0]                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[4]                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[4]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|general_fifo:short_fifo|count[1]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[1]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|general_fifo:short_fifo|count[0]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[0]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; output_block:output_block_unit|general_fifo:short_fifo|count[2]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[2]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|crc_ack_i                                                                             ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|crc_ack_i                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.reg_crc_st                                                                     ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.reg_crc_st                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.crc_st                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.crc_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[0]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[1]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[2]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.sof_st                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.sof_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|reg_ready_sig                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|reg_ready_sig                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.data_st                                                                        ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.data_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[0]                                                                          ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[1]                                                                          ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[0]                                                                       ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[1]                                                                       ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg8                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg8                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg9                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg9                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_memory_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_memory_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_we_reg                                                                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_we_reg                                                                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg7                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx_din    ; clk        ; 2.824 ; 2.824 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx_din    ; clk        ; -2.594 ; -2.594 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 7.231 ; 7.231 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 7.542 ; 7.542 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 7.231 ; 7.231 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 7.542 ; 7.542 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.529 ; -3873.713     ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -7068.756             ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.529 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.566      ;
; -4.513 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.550      ;
; -4.494 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.531      ;
; -4.478 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.515      ;
; -4.459 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.496      ;
; -4.455 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.492      ;
; -4.443 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.480      ;
; -4.424 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.461      ;
; -4.420 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.457      ;
; -4.408 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.445      ;
; -4.397 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.436      ;
; -4.389 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.426      ;
; -4.385 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.422      ;
; -4.380 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.417      ;
; -4.374 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.413      ;
; -4.373 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.410      ;
; -4.362 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.401      ;
; -4.353 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.008      ; 5.393      ;
; -4.350 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.387      ;
; -4.345 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.382      ;
; -4.339 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.378      ;
; -4.331 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.368      ;
; -4.330 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.008      ; 5.370      ;
; -4.325 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.364      ;
; -4.315 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.352      ;
; -4.310 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.347      ;
; -4.296 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.333      ;
; -4.290 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.329      ;
; -4.289 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.328      ;
; -4.281 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.008      ; 5.321      ;
; -4.275 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.312      ;
; -4.266 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.305      ;
; -4.261 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.298      ;
; -4.256 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.293      ;
; -4.254 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.293      ;
; -4.245 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.008      ; 5.285      ;
; -4.240 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.277      ;
; -4.240 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.277      ;
; -4.231 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.270      ;
; -4.226 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.263      ;
; -4.222 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.008      ; 5.262      ;
; -4.213 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[2]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.252      ;
; -4.191 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.228      ;
; -4.190 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[3]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.229      ;
; -4.182 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.219      ;
; -4.141 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[4]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.180      ;
; -4.107 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.144      ;
; -4.105 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[5]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.144      ;
; -4.082 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 5.121      ;
; -4.058 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[6]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 5.095      ;
; -3.951 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[3]                                   ; clk          ; clk         ; 1.000        ; 0.006      ; 4.989      ;
; -3.916 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[2]                                   ; clk          ; clk         ; 1.000        ; 0.006      ; 4.954      ;
; -3.907 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[1]                                   ; clk          ; clk         ; 1.000        ; 0.007      ; 4.946      ;
; -3.888 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[5]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.925      ;
; -3.853 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[4]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.890      ;
; -3.818 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[3]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.855      ;
; -3.783 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[2]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.820      ;
; -3.767 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_position_s[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|start_addr_out[0]                                   ; clk          ; clk         ; 1.000        ; 0.006      ; 4.805      ;
; -3.748 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[1]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.785      ;
; -3.725 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[19]                                                                                        ; clk          ; clk         ; 1.000        ; -0.010     ; 4.747      ;
; -3.705 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[19]                                                                                        ; clk          ; clk         ; 1.000        ; -0.010     ; 4.727      ;
; -3.668 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[20]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.689      ;
; -3.665 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[18]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.689      ;
; -3.652 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[19]                                                                                        ; clk          ; clk         ; 1.000        ; -0.010     ; 4.674      ;
; -3.648 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[20]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.669      ;
; -3.645 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[18]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.669      ;
; -3.615 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|trigger_position_reg_2[1]                                ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|all_data_rec_count_s[0]                             ; clk          ; clk         ; 1.000        ; 0.005      ; 4.652      ;
; -3.595 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[20]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.616      ;
; -3.592 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[18]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.616      ;
; -3.584 ; output_block:output_block_unit|requested_bytes[3]                                                                                      ; output_block:output_block_unit|wait_cycles[19]                                                                                        ; clk          ; clk         ; 1.000        ; -0.010     ; 4.606      ;
; -3.551 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[17]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.572      ;
; -3.531 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[17]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.552      ;
; -3.527 ; output_block:output_block_unit|requested_bytes[3]                                                                                      ; output_block:output_block_unit|wait_cycles[20]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.548      ;
; -3.524 ; output_block:output_block_unit|requested_bytes[3]                                                                                      ; output_block:output_block_unit|wait_cycles[18]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.548      ;
; -3.478 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[17]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.499      ;
; -3.452 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.473      ;
; -3.448 ; output_block:output_block_unit|requested_bytes[4]                                                                                      ; output_block:output_block_unit|wait_cycles[19]                                                                                        ; clk          ; clk         ; 1.000        ; -0.010     ; 4.470      ;
; -3.440 ; output_block:output_block_unit|requested_bytes[0]                                                                                      ; output_block:output_block_unit|wait_cycles[16]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.464      ;
; -3.432 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.453      ;
; -3.420 ; output_block:output_block_unit|requested_bytes[1]                                                                                      ; output_block:output_block_unit|wait_cycles[16]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.444      ;
; -3.410 ; output_block:output_block_unit|requested_bytes[3]                                                                                      ; output_block:output_block_unit|wait_cycles[17]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.431      ;
; -3.391 ; output_block:output_block_unit|requested_bytes[4]                                                                                      ; output_block:output_block_unit|wait_cycles[20]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.412      ;
; -3.388 ; output_block:output_block_unit|requested_bytes[4]                                                                                      ; output_block:output_block_unit|wait_cycles[18]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.412      ;
; -3.379 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[15]                                                                                        ; clk          ; clk         ; 1.000        ; -0.011     ; 4.400      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg0  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|count[11]                                                                             ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a53~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.056      ; 4.428      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg1  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg2  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg3  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg4  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg5  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg6  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg7  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg8  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg9  ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg10 ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.373 ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a40~portb_address_reg11 ; output_block:output_block_unit|general_fifo:fifo|dout[0]                                                                              ; clk          ; clk         ; 1.000        ; -0.046     ; 4.359      ;
; -3.370 ; output_block:output_block_unit|general_fifo:fifo|count[11]                                                                             ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a12~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.062      ; 4.431      ;
; -3.367 ; output_block:output_block_unit|requested_bytes[2]                                                                                      ; output_block:output_block_unit|wait_cycles[16]                                                                                        ; clk          ; clk         ; 1.000        ; -0.008     ; 4.391      ;
; -3.349 ; output_block:output_block_unit|general_fifo:fifo|count[11]                                                                             ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a61~portb_address_reg8 ; clk          ; clk         ; 1.000        ; 0.066      ; 4.414      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.STARTBIT_ST                                                                  ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.STARTBIT_ST                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[2]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.IDLE_ST                                                                      ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.IDLE_ST                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[0]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[1]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[2]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[2]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[3]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|pos_cnt[3]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.RX_ST                                                                        ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|cur_st.RX_ST                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[1]                                                                          ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|one_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|valid                                                                               ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|valid                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[7]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[6]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[6]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[5]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[4]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[4]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[3]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[2]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[2]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[1]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[0]                                                                           ; rx_path:rx_path_unit|uart_rx:uart_rx_inst|dout_i[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.type_st                                                                        ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.type_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.data_st                                                                        ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.data_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.crc_st                                                                         ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.crc_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.eof_st                                                                         ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|cur_st.eof_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[2]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[1]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|blk_pos[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[0]                                                                            ; rx_path:rx_path_unit|mp_dec:mp_dec_inst|eof_blk[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state.wm_read_st                                                  ; tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst|fsm_state.wm_read_st                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state.stall_rd_st                                                ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|wm_state.stall_rd_st                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[0]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[0]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[1]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[1]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[2]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[2]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[3]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[3]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[4]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[4]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[5]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[5]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[6]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[6]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[7]                                                     ; rx_path:rx_path_unit|wishbone_master:wishbone_master_inst|ram_addr_sig[7]                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_finish                        ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_finish                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|fsm_in_state                                                                                   ; output_block:output_block_unit|fsm_in_state                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|fsm_out_state.wm_request_st                                                                    ; output_block:output_block_unit|fsm_out_state.wm_request_st                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|fsm_out_state.wait_after_send_st                                                               ; output_block:output_block_unit|fsm_out_state.wait_after_send_st                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.stall_rd_st                                           ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.stall_rd_st                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.idle_st                                               ; output_block:output_block_unit|wishbone_master:output_block_wm|wm_state.idle_st                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[6]                                                    ; output_block:output_block_unit|wishbone_master:output_block_wm|type_reg[6]                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|wait_cycles[0]                                                                                 ; output_block:output_block_unit|wait_cycles[0]                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|fsm_out_state.idle_st                                                                          ; output_block:output_block_unit|fsm_out_state.idle_st                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|fsm_out_state.send_data_st                                                                     ; output_block:output_block_unit|fsm_out_state.send_data_st                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state.read_st                                                    ; tx_path:tx_path_unit|wishbone_master:wishbone_master_inst|wm_state.read_st                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|en_reg[0]                                       ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|en_reg[0]                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.set_configurations                    ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.set_configurations                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|enable_reg_4[0]                                 ; internal_logic_analyzer_core_top:core_inst|core_registers:core_registers_inst|enable_reg_4[0]                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.write_controller_finish                           ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.write_controller_finish                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.read_controller_finish                            ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.read_controller_finish                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.wait_for_enable_rise                              ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.wait_for_enable_rise                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.system_is_enable                                  ; internal_logic_analyzer_core_top:core_inst|enable_fsm:enable_fsm_inst|State.system_is_enable                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.wait_for_enable_rise                  ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.wait_for_enable_rise                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.record_data                           ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|State.record_data                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|enable_reg_2[0]                          ; signal_generator_top:signal_generator_inst|signal_generator_registers:registers_inst|enable_reg_2[0]                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.wait_for_scene_number                 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.wait_for_scene_number                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.output_data                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|State.output_data                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[4]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[4]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[5]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[5]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[6]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[6]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[3]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[3]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[1]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[1]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[2]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[2]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[0]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|scene_number_s[0]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[0]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[0]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[1]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[1]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[2]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[2]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[3]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[3]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[4]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[4]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[5]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[5]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[6]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[6]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[7]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[7]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[8]                           ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|data_counter_s[8]                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|trigger_out                                 ; signal_generator_top:signal_generator_inst|signal_generator:signal_generator_inst|trigger_out                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[0]                        ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[0]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[1]                        ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_counter_s[1]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_found_s                             ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|trigger_found_s                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|write_controller_finish                     ; internal_logic_analyzer_core_top:core_inst|write_controller:write_controller_inst|write_controller_finish                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.wait_for_start_address                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.wait_for_start_address                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|aout_valid                                    ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|aout_valid                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.get_data_from_ram_and_calc_next_address ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|State.get_data_from_ram_and_calc_next_address ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[0]                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[0]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[4]                  ; internal_logic_analyzer_core_top:core_inst|read_controller:read_controller_inst|read_controller_counter_s[4]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|general_fifo:short_fifo|count[1]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[1]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|general_fifo:short_fifo|count[0]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[0]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; output_block:output_block_unit|general_fifo:short_fifo|count[2]                                                               ; output_block:output_block_unit|general_fifo:short_fifo|count[2]                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|crc_ack_i                                                                             ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|crc_ack_i                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.reg_crc_st                                                                     ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.reg_crc_st                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.crc_st                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.crc_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[0]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[0]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[1]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[2]                                                                            ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|blk_pos[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.sof_st                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.sof_st                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|reg_ready_sig                                                                         ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|reg_ready_sig                                                                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.data_st                                                                        ; tx_path:tx_path_unit|mp_enc:tx_mpe_inst|cur_st.data_st                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[0]                                                                          ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[1]                                                                          ; tx_path:tx_path_unit|uart_tx:tx_uart_inst|pos_cnt[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[0]                                                                       ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[1]                                                                       ; tx_path:tx_path_unit|general_fifo:tx_fifo_inst|count[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; internal_logic_analyzer_core_top:core_inst|ram_generic:RAM_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_4lg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg8                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg8                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg9                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_address_reg9                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_memory_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_memory_reg0                                                                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_we_reg                                                                         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~porta_we_reg                                                                         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg1                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg10                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg11                                                                  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg2                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg3                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg4                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg5                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg6                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg7                                                                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; output_block:output_block_unit|general_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_e2h1:auto_generated|ram_block1a0~portb_address_reg7                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx_din    ; clk        ; 1.596 ; 1.596 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx_din    ; clk        ; -1.476 ; -1.476 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 4.035 ; 4.035 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 4.035 ; 4.035 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.816    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clk             ; -11.816    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -11264.39  ; 0.0   ; 0.0      ; 0.0     ; -7068.756           ;
;  clk             ; -11264.390 ; 0.000 ; N/A      ; N/A     ; -7068.756           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rx_din    ; clk        ; 2.824 ; 2.824 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rx_din    ; clk        ; -1.476 ; -1.476 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 7.231 ; 7.231 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 7.542 ; 7.542 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; error_led_out ; clk        ; 4.035 ; 4.035 ; Rise       ; clk             ;
; tx_dout       ; clk        ; 4.190 ; 4.190 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2832373  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2832373  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 829   ; 829  ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 23 11:31:24 2013
Info: Command: quartus_sta top_internal_logic_analyzer -c top_internal_logic_analyzer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_internal_logic_analyzer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.816    -11264.390 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -7068.756 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.529     -3873.713 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -7068.756 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Mon Dec 23 11:31:29 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


