368|428|Public
25|$|Available for {{processors}} and <b>ball</b> <b>grid</b> <b>array</b> (BGA) components, clips allow the attachment of a BGA heat sink {{directly to the}} component. The clips {{make use of the}} gap created by the <b>ball</b> <b>grid</b> <b>array</b> (BGA) between the component underside and PCB top surface. The clips therefore require no holes in the PCB. They also allow for easy rework of components.|$|E
25|$|It is {{important}} to use solder compatible with both the PCB and the parts used. An example is <b>ball</b> <b>grid</b> <b>array</b> (BGA) using tin-lead solder balls for connections losing their balls on bare copper traces or using lead-free solder paste.|$|E
25|$|There {{are quite}} a few {{different}} dielectrics that can be chosen to provide different insulating values depending on the requirements of the circuit. Some of these dielectrics are polytetrafluoroethylene (Teflon), FR-4, FR-1, CEM-1 or CEM-3. Well known pre-preg materials used in the PCB industry are FR-2 (phenolic cotton paper), FR-3 (cotton paper and epoxy), FR-4 (woven glass and epoxy), FR-5 (woven glass and epoxy), FR-6 (matte glass and polyester), G-10 (woven glass and epoxy), CEM-1 (cotton paper and epoxy), CEM-2 (cotton paper and epoxy), CEM-3 (non-woven glass and epoxy), CEM-4 (woven glass and epoxy), CEM-5 (woven glass and polyester). Thermal expansion is an important consideration especially with <b>ball</b> <b>grid</b> <b>array</b> (BGA) and naked die technologies, and glass fiber offers the best dimensional stability.|$|E
50|$|Major {{application}} {{solutions are}} provided for rework of small passives, <b>ball</b> <b>grid</b> <b>arrays</b> and column <b>grid</b> <b>arrays,</b> quad-flat no-lead packages and micro lead frame packages or single solder balls.|$|R
50|$|Increasingly, {{semiconductors}} {{have been}} manufactured in smaller sizes. Components such as thin fine-pitch devices and <b>ball</b> <b>grid</b> <b>arrays</b> could be damaged during SMT reflow when moisture trapped inside the component expands.|$|R
40|$|The {{finite element}} method was applied to study the {{reliability}} of electronic joining techniques for surface mounting of microelectronics by simulation of the service life using as examples the chip condensator C 1206 and the quad-flat-pack QfP 208. The maximum load of the soldered joints during temperature change cycles derived FE simulations are in good agreement with experimentally determined points of failure. The new FE simulation method established in this way was applied to reliability studies on ceramic <b>ball</b> <b>grid</b> <b>arrays,</b> ceramic column <b>grid</b> <b>arrays</b> and plastic <b>ball</b> <b>grid</b> <b>arrays</b> mounted on printed boards with different soldering material. (WEN) SIGLEAvailable from TIB Hannover: F 97 B 636 / FIZ - Fachinformationszzentrum Karlsruhe / TIB - Technische InformationsbibliothekBundesministerium fuer Bildung, Wissenschaft, Forschung und Technologie, Bonn (Germany) DEGerman...|$|R
2500|$|Most flash ICs come in <b>ball</b> <b>grid</b> <b>array</b> (BGA) {{packages}}, {{and even}} {{the ones that do}} not are often mounted on a PCB next to other BGA packages. After PCB Assembly, boards with BGA packages are often X-rayed to see if the balls are making proper connections to the proper pad, or if the BGA needs rework. These X-rays can erase programmed bits in a flash chip (convert programmed [...] "0" [...] bits into erased [...] "1" [...] bits). Erased bits ("1" [...] bits) are not affected by X-rays.|$|E
5000|$|UFBGA and UBGA and Ultra Fine <b>Ball</b> <b>Grid</b> <b>Array</b> {{based on}} pitch <b>ball</b> <b>grid</b> <b>array.</b>|$|E
5000|$|FBGA: Fine <b>Ball</b> <b>Grid</b> <b>Array</b> {{based on}} <b>ball</b> <b>grid</b> <b>array</b> technology. It has thinner {{contacts}} and is mainly used in system-on-a-chip designs; {{also known as}} Fine Pitch <b>Ball</b> <b>Grid</b> <b>Array</b> (JEDEC-Standard) or Fine Line BGA by Altera. Not {{to be confused with}} Fortified BGA.|$|E
25|$|Much recent {{research}} has focused on selection of 4th element additions to Sn-Ag-Cu to provide compatibility for the reduced cooling rate of solder sphere reflow for assembly of <b>ball</b> <b>grid</b> <b>arrays,</b> e.g., 18/64/14/4Tin-Silver-Copper-Zinc (Sn-Ag-Cu-Zn) (melting range of 217–220˚C) and 18/64/16/2Tin-Silver-Copper-Manganese (Sn-Ag-Cu-Mn) (melting range of 211–215˚C).|$|R
50|$|Much recent {{research}} has focused on selection of 4th element additions to Sn-Ag-Cu to provide compatibility for the reduced cooling rate of solder sphere reflow for assembly of <b>ball</b> <b>grid</b> <b>arrays,</b> e.g., 18/64/14/4 Tin-Silver-Copper-Zinc (Sn-Ag-Cu-Zn) (melting range of 217-220 ˚C) and 18/64/16/2 Tin-Silver-Copper-Manganese (Sn-Ag-Cu-Mn) (melting range of 211-215 ˚C).|$|R
40|$|The {{challenge}} to improve fault {{coverage in the}} electronics production process now starts to demand full 3 -D inspection in many areas. Well known application areas where 3 D inspection is used include inspection of solder paste deposits, <b>ball</b> <b>grid</b> <b>arrays</b> and QFPs. The introduction of 3 -D measurements of solder paste deposits enable the simultaneou...|$|R
50|$|The UltraSPARC is {{packaged}} in a 521-contact plastic <b>ball</b> <b>grid</b> <b>array</b> (PBGA).|$|E
50|$|The Emotion Engine was {{packaged}} in a 540-contact plastic <b>ball</b> <b>grid</b> <b>array</b> (PBGA).|$|E
5000|$|... microSSD {{introduces}} a <b>ball</b> <b>grid</b> <b>array</b> electrical interface for miniaturized, embedded SATA storage.|$|E
50|$|<b>Ball</b> <b>grid</b> <b>arrays</b> (BGA) {{and chip}} scale {{packages}} (CSA) present special difficulties for testing and rework, {{as they have}} many small, closely spaced pads on their underside which are connected to matching pads on the PCB. Connecting pins are not accessible from the top for testing, and cannot be desoldered without heating the whole device to the melting point of solder.|$|R
40|$|Jet Propulsion Laboratory (JPL) is {{currently}} assessing {{the use of}} <b>Ball</b> <b>Grid</b> <b>Arrays</b> (BGAs) for National Aeronautics and Space Administration (NASA) spaceflight applications. This work is being funded through NASA Headquarters, Code Q. The objectives are to demonstrate the robustness, quality and reliability of BGAs technology, and {{to assist in the}} development of the repidly growing infastructure for this technology...|$|R
50|$|Founded in 1992 in East Berlin, the company’s {{first product}} was {{a system with}} only one moving part and a fixed optical prism, keeping the system simple yet accurate. By {{combining}} highly accurate optical alignment and a unique method of heating and cooling air/nitrogen for solder reflow, Finetech began providing systems for the Surface Mount Technology industry for reworking <b>Ball</b> <b>Grid</b> <b>Arrays</b> (BGAs) and other very precise components.|$|R
5000|$|... #Caption: A 200 MHz Motorola PowerPC 603 in {{a ceramic}} <b>Ball</b> <b>Grid</b> <b>Array</b> packaging.|$|E
5000|$|... #Caption: A 533 MHz PowerPC 750CXe {{in a high}} {{performance}} <b>Ball</b> <b>Grid</b> <b>Array</b> packaging.|$|E
5000|$|... #Caption: BGA with an {{interposer}} {{between the}} integrated circuit die to <b>ball</b> <b>grid</b> <b>array</b> ...|$|E
50|$|Despite the {{complexity}} of modern components - huge <b>ball</b> <b>grid</b> <b>arrays</b> and tiny passive components - schematic capture is easier today {{than it has been}} for many years. CAD software is easier to use and is available in full-featured expensive packages, very capable mid-range packages that sometimes have free versions and completely free versions that are either open source or directly linked to a printed circuit board fabrication company.|$|R
40|$|The various {{embodiments}} of {{the present}} invention provide a novel chip-last embedded structure, wherein an IC is embedded within a one to two metal layer substrate. The various embodiments {{of the present}} invention are comparable to other two-dimensional and three-dimensional WLFO packages of the prior art as the embodiments have similar package thicknesses and X-Y form factors, short interconnect lengths, fine-pitch interconnects to chip I/Os, a reduced layer count for re-distribution of chip I/O pads to <b>ball</b> <b>grid</b> <b>arrays</b> (BGA) or land <b>grid</b> <b>arrays</b> (LGA), and improved thermal management options. Georgia Tech Research Corporatio...|$|R
40|$|Different {{aspects of}} {{advanced}} surface mount package technology have been investigated. Three key areas included the assembly reliability of conventional Surface Mount (SM), <b>Ball</b> <b>Grid</b> <b>Arrays</b> (BGAs), and Chip Scale Packages (CSPs). This paper {{will present the}} test results as well as lessons learned from design, manufacturing, inspection, and reliability of these assemblies. These findings offer valuable information to designers on package robustness and for {{better understanding of the}} challenges associated with the SM technology implementation, particularly new advanced miniaturized CSPs...|$|R
50|$|Available for {{processors}} and <b>ball</b> <b>grid</b> <b>array</b> (BGA) components, clips allow the attachment of a BGA heat sink {{directly to the}} component. The clips {{make use of the}} gap created by the <b>ball</b> <b>grid</b> <b>array</b> (BGA) between the component underside and PCB top surface. The clips therefore require no holes in the PCB. They also allow for easy rework of components.|$|E
5000|$|PSvfBGA: {{refers to}} the bottom package: Package Stackable Very thin Fine pitch <b>Ball</b> <b>Grid</b> <b>Array</b> ...|$|E
5000|$|... {{physical}} packaging: through-hole metal, through-hole plastic, surface mount, <b>ball</b> <b>grid</b> <b>array,</b> {{power modules}} (see Packaging); ...|$|E
40|$|The Jet Propulsion Laboratory (JPL) is {{currently}} assessing {{the use of}} <b>Ball</b> <b>Grid</b> <b>Arrays</b> (BGAs) for National Aeronautics and Space Administration (NASA) spaceflight applications. This work is being funded through NASA Headquarters, Code Q. The objectives are to demonstrate the robustness, quality and reliability of BGAs technology, and {{to assist in the}} solicited industrial, academic and other related consortia to work together to leverage the related efforts into a synergistic effort. Initial results of these activities will be summarized and presented in this paper...|$|R
40|$|<b>Ball</b> <b>grid</b> <b>arrays</b> (BGAs), {{and other}} area array packages, are {{becoming}} more prominent {{as a way to}} increase component pin count while avoiding the manufacturing difficulties inherent in processing quad flat packs (QFPs) [...] . Cleaning printed wiring assemblies (PWAs) with BGA components mounted on the surface is problematic [...] . Currently, a low flash point semi-aqueous material, in conjunction with a batch cleaning unit, is being used to clean PWAs. The approach taken at JPL was to investigate the use of (1) semi-aqueous materials having a high flash point and (2) aqueous cleaning involving a saponifier...|$|R
40|$|The {{number of}} new {{semiconductor}} package types has been increasing, being driven by the demand for high I/O pin counts. The goal {{is to reduce the}} amount of PCB required for the product using new packaging technology. The packaging world made a tremendous advance with the introduction of surface mount technology and then the introduction of <b>ball</b> <b>grid</b> <b>arrays</b> (BGAs). X-ray technology has shown to be very effective in understanding the performance of BGAs starting with the manufacturing process to final assembly and repair. We can expect the same contribution from x-ray with the introduction of chip-scale packages (CSPs) ...|$|R
5000|$|... #Caption: Pentium II: {{example of}} an interposer, {{integrated}} circuit die to <b>ball</b> <b>grid</b> <b>array</b> chip carrier ...|$|E
50|$|The device {{comes in}} a 256-pin Plastic <b>Ball</b> <b>Grid</b> <b>Array</b> package and uses 465 mW power (typical).|$|E
5000|$|ZQW: Indicates {{the package}} the part is kept in. [...] "ZQW" [...] is a TI-specific {{name for a}} <b>ball</b> <b>grid</b> <b>array.</b>|$|E
40|$|The {{formation}} {{of intermetallic compounds}} (IMCs) at the solder-substrate interface is essential in the manufacturing of solder joints. In this study, the effect of Ni addition into Sn-Cu lead-free solders on mechanical properties of the IMCs formed at the interface between solder <b>ball</b> <b>grid</b> <b>arrays</b> (BGAs) and Cu substrates, which experienced multiple reflows, were investigated. The results from nanoindentation tests showed that elastic modulus and hardness of (Cu,Ni) (6) Sn(5) were {{higher than those of}} Cu(6) Sn(5). The hardnesses of (Cu,Ni) (6) Sn(5) were more scattered compared to those of Cu(6) Sn(5). which may be attributed to the crystallographic characteristics such as growth texture of the IMCs. (C) 2009 Elsevier B. V. All rights reserved...|$|R
40|$|Soldering {{provides}} a cost-effective means for attaching electronic packages to circuit boards using both small scale and large scale manufacturing processes. Soldering processes accommodate through-hole leaded components {{as well as}} surface mount packages, including the newer area array packages such as the <b>Ball</b> <b>Grid</b> <b>Arrays</b> (BGA), Chip Scale Packages (CSP), and Flip Chip Technology. The versatility of soldering is attributed to the variety of available solder alloy compositions, substrate material methodologies, and different manufacturing processes. For example, low melting temperature solders are used with temperature sensitive materials and components. On the other hand, higher melting temperature solders provide reliable interconnects for electronics used in high temperature service. Automated soldering techniques can support large-volume manufacturing processes, while providing high reliability electronic products at a reasonable cost...|$|R
40|$|Photonic {{integration}} in ULSI electronic circuits contributes three new functionalities {{that are critical}} to performance scaling: i) power efficient, global interconnection, ii) high bandwidth density chip-chip communication, and iii) optical signal processing. With the transition to parallel chip architectures, efficient communication among processing nodes can become a limiting factor to both programming and performance. A photonic communication layer can provide distance independent, low latency interconnection with efficient broadcast capability. On-chip photonic signal channels can provide wavelength division multiplexed, photonic pins with> 100 x improvement in I/O bandwidth density over <b>ball</b> <b>grid</b> <b>arrays.</b> Monolithic integration of these capabilities in the CMOS process flow can be achieved with Ge active devices (photodetectors, modulators, lasers) and Si/SiON passive components (waveguides, resonators, couplers). Process integration can be achieved with both FEOL and BEOL strategies...|$|R
