// Seed: 3045405409
module module_0 (
    output wor id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri id_8,
    output wor id_9,
    input tri0 id_10,
    output supply1 id_11,
    input wor id_12,
    input wor id_13
);
  initial disable id_15;
  assign id_2 = id_10;
  id_16(
      .id_0(!1), .id_1(1), .id_2(id_8), .id_3(id_6), .id_4(1)
  );
  wire id_17;
  wire id_18;
  wand id_19;
  assign id_19 = 1 != 1;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1
);
  always id_1 = id_0;
  module_0(
      id_1, id_0, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_1, id_0, id_1, id_0, id_0
  );
endmodule
