# NMOS 6510 - Unintended addressing mode: Zeropage X Indexed Indirect (R-M-W). Lists undocumented opcodes C3,E3,23,63,03,43 -> DCP/ISC/RLA/RRA/SLO/SRE (2-byte, 8-cycle) with detailed per-cycle address/data bus actions and a visual6502 simulation link.


Old Data

W

8

AA

New Data

W

Simulation Link: http://visual6502.org/JSSim/expert.html?
graphics=f&a=0&steps=22&d=a2d0c310eaeaeaeaeaeaeaeaeaeaeaea1280
related legal mode: Zeropage X Indexed Indirect
â€¢

2 bytes, 6 cycles

ADC (zp, x)
STA (zp, x)
a3 zp
83 zp

AND (zp, x)

CMP (zp, x)

EOR (zp, x)

LDA (zp, x)

ORA (zp, x)

SBC (zp, x)

LAX (zp, x)
SAX (zp, x)

Cycle

Address-Bus

Data-Bus

Read/Write

1

PC

Opcode fetch

R

2

PC + 1

Direct Offset

R

3

PC + 1

Byte at direct offset

R

4

DO + X

Absolute Address Low

R

5

DO + X + 1

Absolute Address High

R

6

AA

---
Additional information can be found by searching:
- "zeropage_x_indexed_indirect_legal" which expands on related legal (non-RMW) (zp,x) addressing modes
