// Seed: 2262497836
module module_0;
  always id_1 <= 1'b0;
  assign id_2 = id_1 ? -1 : 'b0;
  parameter id_3 = id_3 && -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1'b0;
  id_8(
      .id_0(-1), .id_1((id_7)), .id_2(id_2), .id_3(id_4)
  );
  module_0 modCall_1 ();
  always_latch id_5 = id_1[1];
endmodule
