// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rms_norm_16_s_HH_
#define _rms_norm_16_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_sdiv_53s_32s_bkb.h"
#include "dut_sdiv_46ns_32scud.h"
#include "dut_mul_64s_32s_7dEe.h"

namespace ap_rtl {

struct rms_norm_16_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > input_0_V_address0;
    sc_out< sc_logic > input_0_V_ce0;
    sc_in< sc_lv<32> > input_0_V_q0;
    sc_out< sc_lv<4> > input_0_V_address1;
    sc_out< sc_logic > input_0_V_ce1;
    sc_out< sc_logic > input_0_V_we1;
    sc_out< sc_lv<32> > input_0_V_d1;
    sc_out< sc_lv<4> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<32> > weight_V_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<46> > ap_var_for_const1;


    // Module declarations
    rms_norm_16_s(sc_module_name name);
    SC_HAS_PROCESS(rms_norm_16_s);

    ~rms_norm_16_s();

    sc_trace_file* mVcdFile;

    dut_sdiv_53s_32s_bkb<1,57,53,32,53>* dut_sdiv_53s_32s_bkb_U1;
    dut_sdiv_46ns_32scud<1,50,46,32,32>* dut_sdiv_46ns_32scud_U2;
    dut_mul_64s_32s_7dEe<1,5,64,32,76>* dut_mul_64s_32s_7dEe_U3;
    sc_signal< sc_lv<116> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > p_Val2_s_reg_157;
    sc_signal< sc_lv<5> > i_0_reg_169;
    sc_signal< sc_lv<5> > i1_0_reg_211;
    sc_signal< sc_lv<32> > reg_222;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln86_reg_653;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_state118_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state119_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state120_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state121_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state122_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state123_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state124_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state125_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state126_pp1_stage0_iter8;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln86_fu_226_p2;
    sc_signal< sc_lv<1> > icmp_ln86_reg_653_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln86_reg_653_pp0_iter2_reg;
    sc_signal< sc_lv<5> > i_fu_232_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > r_V_7_fu_247_p2;
    sc_signal< sc_lv<64> > r_V_7_reg_667;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<30> > p_Val2_1_fu_352_p2;
    sc_signal< sc_lv<30> > p_Val2_1_reg_677;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > tmp_2_reg_682;
    sc_signal< sc_lv<29> > trunc_ln1148_7_reg_687;
    sc_signal< sc_lv<53> > sext_ln728_1_fu_383_p1;
    sc_signal< sc_lv<53> > sext_ln728_1_reg_692;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > guess_V_fu_424_p3;
    sc_signal< sc_lv<65> > sext_ln728_fu_431_p1;
    sc_signal< sc_lv<65> > sext_ln728_reg_702;
    sc_signal< sc_lv<1> > icmp_ln68_fu_435_p2;
    sc_signal< sc_lv<1> > icmp_ln68_reg_707;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > i_1_fu_441_p2;
    sc_signal< sc_lv<4> > i_1_reg_711;
    sc_signal< sc_lv<54> > ret_V_1_fu_464_p2;
    sc_signal< sc_lv<54> > ret_V_1_reg_721;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<1> > tmp_5_reg_726;
    sc_signal< sc_lv<32> > trunc_ln1148_6_reg_731;
    sc_signal< sc_lv<32> > guess_V_1_fu_525_p3;
    sc_signal< sc_lv<32> > guess_V_1_reg_736;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<64> > r_V_8_fu_534_p2;
    sc_signal< sc_lv<64> > r_V_8_reg_743;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_lv<1> > icmp_ln1495_fu_580_p2;
    sc_signal< sc_lv<1> > icmp_ln1495_reg_748;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<64> > r_V_4_fu_600_p1;
    sc_signal< sc_lv<64> > r_V_4_reg_757;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_lv<1> > icmp_ln91_fu_604_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_762_pp1_iter7_reg;
    sc_signal< sc_lv<5> > i_2_fu_610_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter1_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter2_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter3_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter4_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter5_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter6_reg;
    sc_signal< sc_lv<4> > input_0_V_addr_1_reg_776_pp1_iter7_reg;
    sc_signal< sc_lv<32> > weight_V_load_reg_782;
    sc_signal< sc_lv<64> > r_V_5_fu_625_p2;
    sc_signal< sc_lv<64> > r_V_5_reg_787;
    sc_signal< sc_lv<32> > trunc_ln2_reg_802;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state118;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_lv<32> > p_Val2_4_reg_180;
    sc_signal< sc_lv<4> > i_0_i_reg_190;
    sc_signal< sc_lv<32> > ap_phi_mux_agg_result_V_1_i_phi_fu_204_p4;
    sc_signal< sc_lv<32> > agg_result_V_1_i_reg_201;
    sc_signal< sc_lv<64> > zext_ln87_fu_238_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln92_fu_616_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > r_V_7_fu_247_p0;
    sc_signal< sc_lv<64> > r_V_fu_243_p1;
    sc_signal< sc_lv<32> > r_V_7_fu_247_p1;
    sc_signal< sc_lv<54> > lhs_V_fu_253_p3;
    sc_signal< sc_lv<65> > zext_ln703_fu_265_p1;
    sc_signal< sc_lv<65> > zext_ln728_fu_261_p1;
    sc_signal< sc_lv<65> > ret_V_fu_268_p2;
    sc_signal< sc_lv<54> > t_V_fu_284_p3;
    sc_signal< sc_lv<54> > sub_ln1148_fu_300_p2;
    sc_signal< sc_lv<28> > tmp_6_fu_306_p4;
    sc_signal< sc_lv<28> > tmp_7_fu_320_p4;
    sc_signal< sc_lv<29> > zext_ln1148_1_fu_316_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_292_p3;
    sc_signal< sc_lv<29> > sub_ln1148_1_fu_334_p2;
    sc_signal< sc_lv<29> > zext_ln1148_2_fu_330_p1;
    sc_signal< sc_lv<29> > select_ln1148_fu_340_p3;
    sc_signal< sc_lv<30> > sext_ln1148_1_fu_348_p1;
    sc_signal< sc_lv<52> > rhs_V_fu_376_p3;
    sc_signal< sc_lv<53> > sub_ln1148_2_fu_387_p2;
    sc_signal< sc_lv<30> > tmp_3_fu_393_p4;
    sc_signal< sc_lv<31> > sext_ln1148_2_fu_403_p1;
    sc_signal< sc_lv<31> > sext_ln1148_3_fu_411_p1;
    sc_signal< sc_lv<32> > zext_ln1148_3_fu_407_p1;
    sc_signal< sc_lv<32> > sub_ln1148_3_fu_418_p2;
    sc_signal< sc_lv<32> > zext_ln1148_fu_414_p1;
    sc_signal< sc_lv<53> > grp_fu_451_p2;
    sc_signal< sc_lv<54> > sext_ln703_fu_460_p1;
    sc_signal< sc_lv<54> > sext_ln1148_5_fu_456_p1;
    sc_signal< sc_lv<76> > tmp_4_fu_488_p3;
    sc_signal< sc_lv<77> > sext_ln728_2_fu_495_p1;
    sc_signal< sc_lv<78> > t_V_1_fu_499_p1;
    sc_signal< sc_lv<78> > sub_ln1148_4_fu_503_p2;
    sc_signal< sc_lv<32> > trunc_ln1148_5_fu_509_p4;
    sc_signal< sc_lv<32> > sub_ln1148_5_fu_519_p2;
    sc_signal< sc_lv<32> > r_V_8_fu_534_p0;
    sc_signal< sc_lv<64> > r_V_2_fu_531_p1;
    sc_signal< sc_lv<32> > r_V_8_fu_534_p1;
    sc_signal< sc_lv<65> > zext_ln703_1_fu_540_p1;
    sc_signal< sc_lv<65> > ret_V_2_fu_543_p2;
    sc_signal< sc_lv<32> > p_Val2_8_fu_548_p4;
    sc_signal< sc_lv<1> > tmp_8_fu_558_p3;
    sc_signal< sc_lv<32> > sub_ln703_fu_566_p2;
    sc_signal< sc_lv<32> > p_Val2_9_fu_572_p3;
    sc_signal< sc_lv<32> > grp_fu_590_p2;
    sc_signal< sc_lv<32> > variance_V_1_fu_596_p1;
    sc_signal< sc_lv<32> > r_V_5_fu_625_p0;
    sc_signal< sc_lv<32> > r_V_5_fu_625_p1;
    sc_signal< sc_lv<76> > grp_fu_637_p2;
    sc_signal< sc_logic > grp_fu_451_ap_start;
    sc_signal< sc_logic > grp_fu_451_ap_done;
    sc_signal< sc_logic > grp_fu_590_ap_start;
    sc_signal< sc_logic > grp_fu_590_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state127;
    sc_signal< sc_lv<116> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<116> ap_ST_fsm_state1;
    static const sc_lv<116> ap_ST_fsm_pp0_stage0;
    static const sc_lv<116> ap_ST_fsm_state6;
    static const sc_lv<116> ap_ST_fsm_state7;
    static const sc_lv<116> ap_ST_fsm_state8;
    static const sc_lv<116> ap_ST_fsm_state9;
    static const sc_lv<116> ap_ST_fsm_state10;
    static const sc_lv<116> ap_ST_fsm_state11;
    static const sc_lv<116> ap_ST_fsm_state12;
    static const sc_lv<116> ap_ST_fsm_state13;
    static const sc_lv<116> ap_ST_fsm_state14;
    static const sc_lv<116> ap_ST_fsm_state15;
    static const sc_lv<116> ap_ST_fsm_state16;
    static const sc_lv<116> ap_ST_fsm_state17;
    static const sc_lv<116> ap_ST_fsm_state18;
    static const sc_lv<116> ap_ST_fsm_state19;
    static const sc_lv<116> ap_ST_fsm_state20;
    static const sc_lv<116> ap_ST_fsm_state21;
    static const sc_lv<116> ap_ST_fsm_state22;
    static const sc_lv<116> ap_ST_fsm_state23;
    static const sc_lv<116> ap_ST_fsm_state24;
    static const sc_lv<116> ap_ST_fsm_state25;
    static const sc_lv<116> ap_ST_fsm_state26;
    static const sc_lv<116> ap_ST_fsm_state27;
    static const sc_lv<116> ap_ST_fsm_state28;
    static const sc_lv<116> ap_ST_fsm_state29;
    static const sc_lv<116> ap_ST_fsm_state30;
    static const sc_lv<116> ap_ST_fsm_state31;
    static const sc_lv<116> ap_ST_fsm_state32;
    static const sc_lv<116> ap_ST_fsm_state33;
    static const sc_lv<116> ap_ST_fsm_state34;
    static const sc_lv<116> ap_ST_fsm_state35;
    static const sc_lv<116> ap_ST_fsm_state36;
    static const sc_lv<116> ap_ST_fsm_state37;
    static const sc_lv<116> ap_ST_fsm_state38;
    static const sc_lv<116> ap_ST_fsm_state39;
    static const sc_lv<116> ap_ST_fsm_state40;
    static const sc_lv<116> ap_ST_fsm_state41;
    static const sc_lv<116> ap_ST_fsm_state42;
    static const sc_lv<116> ap_ST_fsm_state43;
    static const sc_lv<116> ap_ST_fsm_state44;
    static const sc_lv<116> ap_ST_fsm_state45;
    static const sc_lv<116> ap_ST_fsm_state46;
    static const sc_lv<116> ap_ST_fsm_state47;
    static const sc_lv<116> ap_ST_fsm_state48;
    static const sc_lv<116> ap_ST_fsm_state49;
    static const sc_lv<116> ap_ST_fsm_state50;
    static const sc_lv<116> ap_ST_fsm_state51;
    static const sc_lv<116> ap_ST_fsm_state52;
    static const sc_lv<116> ap_ST_fsm_state53;
    static const sc_lv<116> ap_ST_fsm_state54;
    static const sc_lv<116> ap_ST_fsm_state55;
    static const sc_lv<116> ap_ST_fsm_state56;
    static const sc_lv<116> ap_ST_fsm_state57;
    static const sc_lv<116> ap_ST_fsm_state58;
    static const sc_lv<116> ap_ST_fsm_state59;
    static const sc_lv<116> ap_ST_fsm_state60;
    static const sc_lv<116> ap_ST_fsm_state61;
    static const sc_lv<116> ap_ST_fsm_state62;
    static const sc_lv<116> ap_ST_fsm_state63;
    static const sc_lv<116> ap_ST_fsm_state64;
    static const sc_lv<116> ap_ST_fsm_state65;
    static const sc_lv<116> ap_ST_fsm_state66;
    static const sc_lv<116> ap_ST_fsm_state67;
    static const sc_lv<116> ap_ST_fsm_state68;
    static const sc_lv<116> ap_ST_fsm_state69;
    static const sc_lv<116> ap_ST_fsm_state70;
    static const sc_lv<116> ap_ST_fsm_state71;
    static const sc_lv<116> ap_ST_fsm_state72;
    static const sc_lv<116> ap_ST_fsm_state73;
    static const sc_lv<116> ap_ST_fsm_state74;
    static const sc_lv<116> ap_ST_fsm_state75;
    static const sc_lv<116> ap_ST_fsm_state76;
    static const sc_lv<116> ap_ST_fsm_state77;
    static const sc_lv<116> ap_ST_fsm_state78;
    static const sc_lv<116> ap_ST_fsm_state79;
    static const sc_lv<116> ap_ST_fsm_state80;
    static const sc_lv<116> ap_ST_fsm_state81;
    static const sc_lv<116> ap_ST_fsm_state82;
    static const sc_lv<116> ap_ST_fsm_state83;
    static const sc_lv<116> ap_ST_fsm_state84;
    static const sc_lv<116> ap_ST_fsm_state85;
    static const sc_lv<116> ap_ST_fsm_state86;
    static const sc_lv<116> ap_ST_fsm_state87;
    static const sc_lv<116> ap_ST_fsm_state88;
    static const sc_lv<116> ap_ST_fsm_state89;
    static const sc_lv<116> ap_ST_fsm_state90;
    static const sc_lv<116> ap_ST_fsm_state91;
    static const sc_lv<116> ap_ST_fsm_state92;
    static const sc_lv<116> ap_ST_fsm_state93;
    static const sc_lv<116> ap_ST_fsm_state94;
    static const sc_lv<116> ap_ST_fsm_state95;
    static const sc_lv<116> ap_ST_fsm_state96;
    static const sc_lv<116> ap_ST_fsm_state97;
    static const sc_lv<116> ap_ST_fsm_state98;
    static const sc_lv<116> ap_ST_fsm_state99;
    static const sc_lv<116> ap_ST_fsm_state100;
    static const sc_lv<116> ap_ST_fsm_state101;
    static const sc_lv<116> ap_ST_fsm_state102;
    static const sc_lv<116> ap_ST_fsm_state103;
    static const sc_lv<116> ap_ST_fsm_state104;
    static const sc_lv<116> ap_ST_fsm_state105;
    static const sc_lv<116> ap_ST_fsm_state106;
    static const sc_lv<116> ap_ST_fsm_state107;
    static const sc_lv<116> ap_ST_fsm_state108;
    static const sc_lv<116> ap_ST_fsm_state109;
    static const sc_lv<116> ap_ST_fsm_state110;
    static const sc_lv<116> ap_ST_fsm_state111;
    static const sc_lv<116> ap_ST_fsm_state112;
    static const sc_lv<116> ap_ST_fsm_state113;
    static const sc_lv<116> ap_ST_fsm_state114;
    static const sc_lv<116> ap_ST_fsm_state115;
    static const sc_lv<116> ap_ST_fsm_state116;
    static const sc_lv<116> ap_ST_fsm_state117;
    static const sc_lv<116> ap_ST_fsm_pp1_stage0;
    static const sc_lv<116> ap_ST_fsm_state127;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_71;
    static const sc_lv<32> ap_const_lv32_72;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<30> ap_const_lv30_29;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<53> ap_const_lv53_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<78> ap_const_lv78_0;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_1A3;
    static const sc_lv<46> ap_const_lv46_100000000000;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_73;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state127();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state68();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state118_pp1_stage0_iter0();
    void thread_ap_block_state119_pp1_stage0_iter1();
    void thread_ap_block_state120_pp1_stage0_iter2();
    void thread_ap_block_state121_pp1_stage0_iter3();
    void thread_ap_block_state122_pp1_stage0_iter4();
    void thread_ap_block_state123_pp1_stage0_iter5();
    void thread_ap_block_state124_pp1_stage0_iter6();
    void thread_ap_block_state125_pp1_stage0_iter7();
    void thread_ap_block_state126_pp1_stage0_iter8();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state118();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_agg_result_V_1_i_phi_fu_204_p4();
    void thread_ap_ready();
    void thread_grp_fu_451_ap_start();
    void thread_grp_fu_590_ap_start();
    void thread_guess_V_1_fu_525_p3();
    void thread_guess_V_fu_424_p3();
    void thread_i_1_fu_441_p2();
    void thread_i_2_fu_610_p2();
    void thread_i_fu_232_p2();
    void thread_icmp_ln1495_fu_580_p2();
    void thread_icmp_ln68_fu_435_p2();
    void thread_icmp_ln86_fu_226_p2();
    void thread_icmp_ln91_fu_604_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_address1();
    void thread_input_0_V_ce0();
    void thread_input_0_V_ce1();
    void thread_input_0_V_d1();
    void thread_input_0_V_we1();
    void thread_lhs_V_fu_253_p3();
    void thread_p_Val2_1_fu_352_p2();
    void thread_p_Val2_8_fu_548_p4();
    void thread_p_Val2_9_fu_572_p3();
    void thread_r_V_2_fu_531_p1();
    void thread_r_V_4_fu_600_p1();
    void thread_r_V_5_fu_625_p0();
    void thread_r_V_5_fu_625_p1();
    void thread_r_V_5_fu_625_p2();
    void thread_r_V_7_fu_247_p0();
    void thread_r_V_7_fu_247_p1();
    void thread_r_V_7_fu_247_p2();
    void thread_r_V_8_fu_534_p0();
    void thread_r_V_8_fu_534_p1();
    void thread_r_V_8_fu_534_p2();
    void thread_r_V_fu_243_p1();
    void thread_ret_V_1_fu_464_p2();
    void thread_ret_V_2_fu_543_p2();
    void thread_ret_V_fu_268_p2();
    void thread_rhs_V_fu_376_p3();
    void thread_select_ln1148_fu_340_p3();
    void thread_sext_ln1148_1_fu_348_p1();
    void thread_sext_ln1148_2_fu_403_p1();
    void thread_sext_ln1148_3_fu_411_p1();
    void thread_sext_ln1148_5_fu_456_p1();
    void thread_sext_ln703_fu_460_p1();
    void thread_sext_ln728_1_fu_383_p1();
    void thread_sext_ln728_2_fu_495_p1();
    void thread_sext_ln728_fu_431_p1();
    void thread_sub_ln1148_1_fu_334_p2();
    void thread_sub_ln1148_2_fu_387_p2();
    void thread_sub_ln1148_3_fu_418_p2();
    void thread_sub_ln1148_4_fu_503_p2();
    void thread_sub_ln1148_5_fu_519_p2();
    void thread_sub_ln1148_fu_300_p2();
    void thread_sub_ln703_fu_566_p2();
    void thread_t_V_1_fu_499_p1();
    void thread_t_V_fu_284_p3();
    void thread_tmp_1_fu_292_p3();
    void thread_tmp_3_fu_393_p4();
    void thread_tmp_4_fu_488_p3();
    void thread_tmp_6_fu_306_p4();
    void thread_tmp_7_fu_320_p4();
    void thread_tmp_8_fu_558_p3();
    void thread_trunc_ln1148_5_fu_509_p4();
    void thread_variance_V_1_fu_596_p1();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_zext_ln1148_1_fu_316_p1();
    void thread_zext_ln1148_2_fu_330_p1();
    void thread_zext_ln1148_3_fu_407_p1();
    void thread_zext_ln1148_fu_414_p1();
    void thread_zext_ln703_1_fu_540_p1();
    void thread_zext_ln703_fu_265_p1();
    void thread_zext_ln728_fu_261_p1();
    void thread_zext_ln87_fu_238_p1();
    void thread_zext_ln92_fu_616_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
