#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat May 18 09:45:57 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name cordic_jpl|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name cordic_jpl|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group cordic_jpl|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group cordic_jpl|clk successfully.
Start pre-mapping.
I: Constant propagation done on N53_0 (bmsWIDEMUX).
I: Constant propagation done on N53_1 (bmsWIDEMUX).
I: Constant propagation done on N55_1 (bmsWIDEMUX).
I: Constant propagation done on N55_4 (bmsWIDEMUX).
I: Removed bmsWIDEMUX inst N53_1 that is redundant to N53_0
I: Removed bmsWIDEMUX inst N53_0 that is redundant to N52
Executing : pre-mapping successfully. Time elapsed: 0.041s wall, 0.031s user + 0.000s system = 0.031s CPU (76.3%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.038s wall, 0.047s user + 0.000s system = 0.047s CPU (124.0%)

Start logic-optimization.
I: Constant propagation done on N55_1[28] (bmsWIDEMUX).
I: Constant propagation done on N55_1[29] (bmsWIDEMUX).
I: Constant propagation done on N55_4[0] (bmsWIDEMUX).
I: Constant propagation done on N55_4[1] (bmsWIDEMUX).
I: Constant propagation done on N55_4[2] (bmsWIDEMUX).
I: Constant propagation done on N55_4[3] (bmsWIDEMUX).
Executing : logic-optimization successfully. Time elapsed: 0.034s wall, 0.031s user + 0.000s system = 0.031s CPU (91.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'dataabs_min[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (130.2%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.060s wall, 0.062s user + 0.000s system = 0.062s CPU (104.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                     126 uses
GTP_DFF_R                     2 uses
GTP_DFF_RE                   64 uses
GTP_GRS                       1 use
GTP_LUT2                      1 use
GTP_LUT3                     90 uses
GTP_LUT5CARRY               188 uses

I/O ports: 100
GTP_INBUF                  67 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 279 of 22560 (1.24%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 279
Total Registers: 192 of 33840 (0.57%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 100 of 308 (32.47%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 1                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 126
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 126
  NO              NO                YES                0
  NO              YES               NO                 2
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 64
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'cordic_jpl' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to cordic_jpl_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ampout[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ampout[31]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'valid_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dataa[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dataa[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'datab[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'syn_rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'valid_in' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Sat May 18 09:45:58 2024
Action synthesize: Peak memory pool usage is 155 MB
