{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "bd13fce2-716a-4816-85c6-9297af8df866",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Cateroty] CLKRST\n",
      "\t[Register] CLKRST_FRO_CTL\n",
      "\t\tBit:  FRO_FTRIM_COARSE [12, 16]\n",
      "\t\tBit:  FRO_FTRIM_FINE [8, 11]\n",
      "\t\tBit:  FRO_HW_EN [0]\n",
      "\t[Register] CLKRST_LSO_TRIM\n",
      "\t\tBit:  LSO_FREQ_ADJ [0, 11]\n",
      "\t[Register] SYSCLK_SYS_CTRL_0\n",
      "\t\tBit:  SYSCLK_PLL_RST [12]\n",
      "\t\tBit:  REFCLK_PD [0, 7]\n",
      "\t[Register] SYSCLK_SYS_CTRL_1\n",
      "\t\tBit:  REFCLK_ABE_TX1_DIVSEL [24, 30]\n",
      "\t\tBit:  REFCLK_ABE_TX0_DIVSEL [16, 22]\n",
      "\t\tBit:  REFCLK_USB_DIVSEL [8, 14]\n",
      "\t\tBit:  REFCLK_DP_RX_DIVSEL [0, 6]\n",
      "\t[Register] SYSCLK_SYS_CTRL_2\n",
      "\t\tBit:  REFCLK_TEST_DIVSEL [24, 30]\n",
      "\t\tBit:  REFCLK_SYS_DIVSEL [16, 22]\n",
      "\t\tBit:  REFCLK_VID_TX1_DIVSEL [8, 14]\n",
      "\t\tBit:  REFCLK_VID_TX0_DIVSEL [0, 6]\n",
      "\t[Register] SYSCLK_SYS_CTRL_3\n",
      "\t\tBit:  XOSC_RETCIN [7]\n",
      "\t\tBit:  XOSC_GMSEL [3, 6]\n",
      "\t\tBit:  XOSC_INTERNAL_RES [2]\n",
      "\t\tBit:  XOSC_BYPASS [1]\n",
      "\t\tBit:  XOSC_EN [0]\n",
      "\t[Register] SYSCLK_DP_SYS_SSDSM_0\n",
      "\t\tBit:  DP_SSDSM_LCK_RST [20]\n",
      "\t\tBit:  DP_SSDSM_RESET [19]\n",
      "\t\tBit:  DP_SSDSM_SSC_EN [18]\n",
      "\t\tBit:  DP_SSDSM_OFFSET_HI [16, 17]\n",
      "\t\tBit:  DP_SSDSM_DEV [12, 15]\n",
      "\t\tBit:  DP_SSDSM_FREQ [0, 11]\n",
      "\t[Register] SYSCLK_DP_SYS_SSDSM_1\n",
      "\t\tBit:  DP_SSDSM_OFFSET_LO [0, 15]\n",
      "\t[Register] SYSCLK_USB_SYS_SSDSM_0\n",
      "\t\tBit:  USB_SSDSM_LCK_RST [20]\n",
      "\t\tBit:  USB_SSDSM_RESET [19]\n",
      "\t\tBit:  USB_SSDSM_SSC_EN [18]\n",
      "\t\tBit:  USB_SSDSM_OFFSET_HI [16, 17]\n",
      "\t\tBit:  USB_SSDSM_DEV [12, 15]\n",
      "\t\tBit:  USB_SSDSM_FREQ [0, 11]\n",
      "\t[Register] SYSCLK_USB_SYS_SSDSM_1\n",
      "\t\tBit:  USB_SSDSM_OFFSET_LO [0, 15]\n",
      "\t[Register] SYSCLK_HSPLL_CTRL_0\n",
      "\t\tBit:  HSPLL_REGBYP [28]\n",
      "\t\tBit:  HSPLL_RESTRIM [24, 27]\n",
      "\t\tBit:  HSPLL_RESERVED_0 [16, 21]\n",
      "\t\tBit:  HSPLL_VCTRL_TEST [14]\n",
      "\t\tBit:  HSPLL_TESTDRV_DIG [12, 13]\n",
      "\t\tBit:  HSPLL_TESTDRV_ANA [8, 11]\n",
      "\t\tBit:  HSPLL_QPREF [3]\n",
      "\t\tBit:  HSPLL_REFDIV_EN [2]\n",
      "\t\tBit:  HSPLL_REFSEL [1]\n",
      "\t\tBit:  HSPLL_PD [0]\n",
      "\t[Register] SYSCLK_HSPLL_CTRL_1\n",
      "\t\tBit:  HSPLL_PLL_PDN_INT [31]\n",
      "\t\tBit:  HSPLL_CKGEN_INT [29]\n",
      "\t\tBit:  HSPLL_PLL_RST_INT [28]\n",
      "\t\tBit:  HSPLL_CMLMUX_CTRL [27]\n",
      "\t\tBit:  HSPLL_PLL_QP_EN [26]\n",
      "\t\tBit:  HSPLL_LPFR_DN_INT [24, 25]\n",
      "\t\tBit:  HSPLL_LPFR_UP_INT [22, 23]\n",
      "\t\tBit:  HSPLL_VCTRL [16, 21]\n",
      "\t\tBit:  HSPLL_LPFR_ADJ [14, 15]\n",
      "\t\tBit:  HSPLL_IPREDRVCTRL [12, 13]\n",
      "\t\tBit:  HSPLL_ICMLMUXCTRL [8, 9]\n",
      "\t\tBit:  HSPLL_ICMLDIVCTRL [6, 7]\n",
      "\t\tBit:  HSPLL_ICMLBUFCTRL [4, 5]\n",
      "\t\tBit:  HSPLL_PULL_VC [3]\n",
      "\t\tBit:  HSPLL_IPLLCTRL [0, 2]\n",
      "\t[Register] SYSCLK_HSPLL_CTRL_2\n",
      "\t\tBit:  HSPLL_MODE [28]\n",
      "\t\tBit:  HSPLL_PLLDIVEXT [24, 26]\n",
      "\t\tBit:  HSPLL_REFCLK_DIV [21, 23]\n",
      "\t\tBit:  HSPLL_IGM_BIAS_EN [20]\n",
      "\t\tBit:  HSPLL_CMLBUF_CTRL [16, 18]\n",
      "\t\tBit:  HSPLL_QP2_LOWBIAS [15]\n",
      "\t\tBit:  HSPLL_QP_LOWBIAS [14]\n",
      "\t\tBit:  HSPLL_IQP2IN [13]\n",
      "\t\tBit:  HSPLL_IQPIN [12]\n",
      "\t\tBit:  HSPLL_QP2_CTRL [8, 11]\n",
      "\t\tBit:  HSPLL_QP_CTRL [4, 7]\n",
      "\t\tBit:  HSPLL_QP2ENABLE [3]\n",
      "\t\tBit:  HSPLL_OUTDIVINT [0, 2]\n",
      "\t[Register] SYSCLK_HSPLL_CTRL_3\n",
      "\t\tBit:  HSPLL_FBDIV [0, 9]\n",
      "\t[Register] CORE_PLL_CTRL_0\n",
      "\t\tBit:  CORE_PLL_TM_PLL [24, 31]\n",
      "\t\tBit:  CORE_PLL_FREQ_SEL [20, 22]\n",
      "\t\tBit:  CORE_PLL_VCO_REG_TRIM [16, 19]\n",
      "\t\tBit:  CORE_PLL_LPF_RES_TRIM [12, 14]\n",
      "\t\tBit:  CORE_PLL_EN_VCTRL_BUF [11]\n",
      "\t\tBit:  CORE_PLL_CPBIAS_TRIM [8, 10]\n",
      "\t\tBit:  CORE_PLL_CP_REG_TRIM [4, 7]\n",
      "\t\tBit:  CORE_PLL_EN_LOW_BW [2, 3]\n",
      "\t\tBit:  CORE_PLL_SOFT_RST [1]\n",
      "\t\tBit:  CORE_PLL_PD [0]\n",
      "\t[Register] CORE_PLL_CTRL_1\n",
      "\t\tBit:  CORE_PLL_LVDS_PLL_REF_CLK_INV_RIGHT [31]\n",
      "\t\tBit:  CORE_PLL_LVDS_PLL_REF_CLK_INV_LEFT [30]\n",
      "\t\tBit:  CORE_PLL_LVDS_PLL_REF_CLK_RIGHT_DIV [24, 29]\n",
      "\t\tBit:  CORE_PLL_LVDS_PLL_REF_CLK_LEFT_DIV [16, 21]\n",
      "\t\tBit:  CORE_PLL_DISPLAY_CLK_DIV [12, 15]\n",
      "\t\tBit:  CORE_PLL_CLK_DIV [0, 3]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_0\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_ERR_ALLOW [16, 31]\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_LOOP_MAX [0, 5]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_1\n",
      "\t\tBit:  CORE_PLL_CAL_PLL_TRIM_OVERWRITE [8, 15]\n",
      "\t\tBit:  CORE_PLL_CAL_PLL_TRIM_OVERWRITE_EN [0]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_2\n",
      "\t\tBit:  CORE_PLL_CAL_T_CLK_STABLE [0, 15]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_3\n",
      "\t\tBit:  CORE_PLL_CAL_T_PLL_FB [16, 31]\n",
      "\t\tBit:  CORE_PLL_CAL_T_PLL_CAL [0, 15]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_4\n",
      "\t\tBit:  CORE_PLL_CAL_ERR_ALLOW [16, 31]\n",
      "\t\tBit:  CORE_PLL_CAL_PLL_LOOP_MAX [0, 7]\n",
      "\t[Register] CORE_PLL_CAL_CTRL_5\n",
      "\t\tBit:  CORE_PLL_CAL_PLL_CLK_RATIO [16, 20]\n",
      "\t\tBit:  CORE_PLL_CAL_PLL_TRIM_INIT [8, 15]\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_SSG_EN [2]\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_EN [1]\n",
      "\t\tBit:  CORE_PLL_CAL_EN [0]\n",
      "\t[Register] CORE_PLL_CAL_STS_0\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_TIMEOUT [18]\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_DONE [17]\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_ON [16]\n",
      "\t\tBit:  CORE_PLL_CAL_TRIM [8, 15]\n",
      "\t\tBit:  CORE_PLL_CAL_TIMEOUT [2]\n",
      "\t\tBit:  CORE_PLL_CAL_DONE [1]\n",
      "\t\tBit:  CORE_PLL_CAL_ON [0]\n",
      "\t[Register] CORE_PLL_CAL_STS_1\n",
      "\t\tBit:  CORE_PLL_CAL_RESULT_STS [0, 20]\n",
      "\t[Register] CORE_PLL_CAL_STS_2\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_RESULT1_STS [0, 20]\n",
      "\t[Register] CORE_PLL_CAL_STS_3\n",
      "\t\tBit:  CORE_PLL_CAL_LOCK_DET_RESULT2_STS [0, 20]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_0\n",
      "\t\tBit:  CORE_PLL_SSG_VSYNC_H_PERIOD [16, 31]\n",
      "\t\tBit:  CORE_PLL_SSG_STEP [0, 15]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_1\n",
      "\t\tBit:  CORE_PLL_SSG_MN_INT_FORCE [24, 30]\n",
      "\t\tBit:  CORE_PLL_SSG_MN_FRAC_FORCE [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_2\n",
      "\t\tBit:  CORE_PLL_SSG_FORCE_EN [0]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_3\n",
      "\t\tBit:  CORE_PLL_SSG_INT_TOP [24, 30]\n",
      "\t\tBit:  CORE_PLL_SSG_FRAC_TOP [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_4\n",
      "\t\tBit:  CORE_PLL_SSG_INT_BOTTOM [24, 30]\n",
      "\t\tBit:  CORE_PLL_SSG_FRAC_BOTTOM [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_5\n",
      "\t\tBit:  CORE_PLL_SSG_INT_CENTER [24, 30]\n",
      "\t\tBit:  CORE_PLL_SSG_FRAC_CENTER [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_6\n",
      "\t\tBit:  CORE_PLL_SSG_VSYNC_SEL [8, 9]\n",
      "\t\tBit:  CORE_PLL_SSG_CROSSOVER_EN [4]\n",
      "\t\tBit:  CORE_PLL_SSG_VSYNC_FREERUN_EN [3]\n",
      "\t\tBit:  CORE_PLL_SSG_AUTO_VSYNC_EN [2]\n",
      "\t\tBit:  CORE_PLL_SSG_CENTER_EN [1]\n",
      "\t\tBit:  CORE_PLL_SSG_EN [0]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_7\n",
      "\t\tBit:  CORE_PLL_SSG_INT_FRAC_POS_CROSSOVER [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_CTRL_8\n",
      "\t\tBit:  CORE_PLL_SSG_INT_FRAC_NEG_CROSSOVER [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_STS_0\n",
      "\t\tBit:  CORE_PLL_SSG_NFB_CHANGED [31]\n",
      "\t\tBit:  CORE_PLL_SSG_MN_INT [24, 30]\n",
      "\t\tBit:  CORE_PLL_SSG_MN_FRAC [0, 19]\n",
      "\t[Register] CORE_PLL_SSG_STS_1\n",
      "\t\tBit:  CORE_PLL_SSG_TOP_REACH [31]\n",
      "\t\tBit:  CORE_PLL_SSG_CENTER_REACH [30]\n",
      "\t[Register] CORE_PLL_FRAC_DSM_CTRL_0\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_COEFF_SEL_3BITQ [8, 13]\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_NFB_SYNC_EN [3]\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_DITHER [2]\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_QUANTMODE_2BIT_N [1]\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_INTMODE [0]\n",
      "\t[Register] CORE_PLL_FRAC_DSM_STS_0\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_FRAC_OUT [8, 10]\n",
      "\t\tBit:  CORE_PLL_FRAC_DSM_PLL_NFB [0, 6]\n",
      "\t[Register] CLKRST_CLK_SRC_EN\n",
      "\t\tBit:  TAC_ALT_EN [14]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT1_EN [13]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT0_EN [12]\n",
      "\t\tBit:  DISP_ALT_EN [11]\n",
      "\t\tBit:  CHIM_HSO_ALT_EN [10]\n",
      "\t\tBit:  HSO_ALT_EN [9]\n",
      "\t\tBit:  FRO_EN [8]\n",
      "\t\tBit:  OSC_EN [7]\n",
      "\t\tBit:  LSO_EN [6]\n",
      "\t\tBit:  TAC_EN [5]\n",
      "\t\tBit:  LVDS_PLL_REF1_EN [4]\n",
      "\t\tBit:  LVDS_PLL_REF0_EN [3]\n",
      "\t\tBit:  DISP_EN [2]\n",
      "\t\tBit:  CHIM_HSO_EN [1]\n",
      "\t\tBit:  HSO_EN [0]\n",
      "\t[Register] CLKRST_CLK_VALID_STS\n",
      "\t\tBit:  HSO_EN_REQ_HI_STS [17]\n",
      "\t\tBit:  HSO_EN_REQ_LO_STS [16]\n",
      "\t\tBit:  TAC_ALT_CLK_VALID_STS [13]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK_VALID_STS [12]\n",
      "\t\tBit:  DISP_ALT_CLK_VALID_STS [11]\n",
      "\t\tBit:  CHIM_HSO_ALT_CLK_VALID_STS [10]\n",
      "\t\tBit:  HSO_ALT_CLK_VALID_STS [9]\n",
      "\t\tBit:  FRO_CLK_VALID_STS [8]\n",
      "\t\tBit:  OSC_CLK_VALID_STS [7]\n",
      "\t\tBit:  LSO_CLK_VALID_STS [6]\n",
      "\t\tBit:  TAC_CLK_VALID_STS [5]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_VALID_STS [4]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_VALID_STS [3]\n",
      "\t\tBit:  DISP_CLK_VALID_STS [2]\n",
      "\t\tBit:  CHIM_HSO_CLK_VALID_STS [1]\n",
      "\t\tBit:  HSO_CLK_VALID_STS [0]\n",
      "\t[Register] CLKRST_CLK_VALID_STS_CLR\n",
      "\t\tBit:  HSO_EN_REQ_HI_STS_CLR [17]\n",
      "\t\tBit:  HSO_EN_REQ_LO_STS_CLR [16]\n",
      "\t\tBit:  TAC_ALT_CLK_VALID_CLR [13]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK_VALID_STS_CLR [12]\n",
      "\t\tBit:  DISP_ALT_CLK_VALID_STS_CLR [11]\n",
      "\t\tBit:  CHIM_HSO_ALT_CLK_VALID_STS_CLR [10]\n",
      "\t\tBit:  HSO_ALT_CLK_VALID_STS_CLR [9]\n",
      "\t\tBit:  FRO_CLK_VALID_STS_CLR [8]\n",
      "\t\tBit:  OSC_CLK_VALID_STS_CLR [7]\n",
      "\t\tBit:  LSO_CLK_VALID_STS_CLR [6]\n",
      "\t\tBit:  TAC_CLK_VALID_STS_CLR [5]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_VALID_STS_CLR [4]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_VALID_STS_CLR [3]\n",
      "\t\tBit:  DISP_CLK_VALID_STS_CLR [2]\n",
      "\t\tBit:  CHIM_HSO_CLK_VALID_STS_CLR [1]\n",
      "\t\tBit:  HSO_CLK_VALID_STS_CLR [0]\n",
      "\t[Register] CLKRST_CLK_VALID_IE\n",
      "\t\tBit:  HSO_EN_REQ_HI_IE [17]\n",
      "\t\tBit:  HSO_EN_REQ_LO_IE [16]\n",
      "\t\tBit:  TAC_ALT_CLK_VALID_IE [13]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK_VALID_IE [12]\n",
      "\t\tBit:  DISP_ALT_CLK_VALID_IE [11]\n",
      "\t\tBit:  CHIM_HSO_ALT_CLK_VALID_IE [10]\n",
      "\t\tBit:  HSO_ALT_CLK_VALID_IE [9]\n",
      "\t\tBit:  FRO_CLK_VALID_IE [8]\n",
      "\t\tBit:  OSC_CLK_VALID_IE [7]\n",
      "\t\tBit:  LSO_CLK_VALID_IE [6]\n",
      "\t\tBit:  TAC_CLK_VALID_IE [5]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_VALID_IE [4]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_VALID_IE [3]\n",
      "\t\tBit:  DISP_CLK_VALID_IE [2]\n",
      "\t\tBit:  CHIM_HSO_CLK_VALID_IE [1]\n",
      "\t\tBit:  HSO_CLK_VALID_IE [0]\n",
      "\t[Register] CLKRST_CLK_VALID_IC\n",
      "\t\tBit:  HSO_EN_REQ_HI_IC [17]\n",
      "\t\tBit:  HSO_EN_REQ_LO_IC [16]\n",
      "\t\tBit:  TAC_ALT_CLK_VALID_IC [13]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK_VALID_IC [12]\n",
      "\t\tBit:  DISP_ALT_CLK_VALID_IC [11]\n",
      "\t\tBit:  CHIM_HSO_ALT_CLK_VALID_IC [10]\n",
      "\t\tBit:  HSO_ALT_CLK_VALID_IC [9]\n",
      "\t\tBit:  FRO_CLK_VALID_IC [8]\n",
      "\t\tBit:  OSC_CLK_VALID_IC [7]\n",
      "\t\tBit:  LSO_CLK_VALID_IC [6]\n",
      "\t\tBit:  TAC_CLK_VALID_IC [5]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_VALID_IC [4]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_VALID_IC [3]\n",
      "\t\tBit:  DISP_CLK_VALID_IC [2]\n",
      "\t\tBit:  CHIM_HSO_CLK_VALID_IC [1]\n",
      "\t\tBit:  HSO_CLK_VALID_IC [0]\n",
      "\t[Register] CLKRST_CLK_VALID_FILTER0\n",
      "\t\tBit:  TAC_CLK_VALID_FILTER_CNT [16, 31]\n",
      "\t\tBit:  HSO_CLK_VALID_FILTER_CNT [0, 15]\n",
      "\t[Register] CLKRST_CLK_VALID_FILTER1\n",
      "\t\tBit:  FRO_CLK_VALID_FILTER_CNT [16, 27]\n",
      "\t\tBit:  OSC_CLK_VALID_FILTER_CNT [0, 11]\n",
      "\t[Register] CLKRST_CLK_DLY_CNT\n",
      "\t\tBit:  OSC_CLK_DLY_CNT2 [16, 31]\n",
      "\t\tBit:  OSC_CLK_DLY_CNT1 [0, 15]\n",
      "\t[Register] CLKRST_CLK_MUX_CTL\n",
      "\t\tBit:  IVMON_CLK_SRC_SEL [9]\n",
      "\t\tBit:  LVDS_PLL_REF_XBAR_CLK1_SRC_SEL [8]\n",
      "\t\tBit:  LVDS_PLL_REF_XBAR_CLK0_SRC_SEL [7]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK1_SRC_SEL [6]\n",
      "\t\tBit:  LVDS_PLL_REF_ALT_CLK0_SRC_SEL [5]\n",
      "\t\tBit:  DISP_ALT_CLK_SRC_SEL [4]\n",
      "\t\tBit:  HSO_ALT_CLK_SRC_SEL [3]\n",
      "\t\tBit:  TAC_CLK_SRC_SEL [2]\n",
      "\t\tBit:  CHIM_HSO_CLK_SRC_SEL [1]\n",
      "\t\tBit:  HSO_CLK_SRC_SEL [0]\n",
      "\t[Register] CLKRST_CLK_MUX_STS\n",
      "\t\tBit:  TAC_CLK_EN_STS [4, 5]\n",
      "\t\tBit:  CHIM_HSO_CLK_EN_STS [2, 3]\n",
      "\t\tBit:  HSO_CLK_EN_STS [0, 1]\n",
      "\t[Register] CLKRST_CLK_DIV_CTL0\n",
      "\t\tBit:  CLK_PHASE_FLUSH [31]\n",
      "\t\tBit:  CLK_PHASE_FLUSH_ADJ [30]\n",
      "\t\tBit:  APB_PCLK_DIV [4, 7]\n",
      "\t\tBit:  HSO_CLK_DIV [0, 3]\n",
      "\t[Register] CLKRST_CLK_DIV_CTL1\n",
      "\t\tBit:  QSPI_MAS_CLK1_DIVL [24, 29]\n",
      "\t\tBit:  QSPI_MAS_CLK1_DIVH [16, 21]\n",
      "\t\tBit:  QSPI_MAS_CLK0_DIVL [8, 13]\n",
      "\t\tBit:  QSPI_MAS_CLK0_DIVH [0, 5]\n",
      "\t[Register] CLKRST_CLK_DIV_CTL2\n",
      "\t\tBit:  CHIM_HSO_CLK_DIV [0, 3]\n",
      "\t[Register] CLKRST_CLK_DIV_CTL3\n",
      "\t\tBit:  OSC_DIV_CLK_DIV [21, 24]\n",
      "\t\tBit:  TAC_ALT_CLK_DIV [16, 20]\n",
      "\t\tBit:  LVDS_REF_PLL_ALT_CLK_DIV [12, 15]\n",
      "\t\tBit:  DISP_ALT_CLK_DIV [8, 11]\n",
      "\t\tBit:  CHIM_HSO_ALT_CLK_DIV [4, 7]\n",
      "\t\tBit:  HSO_ALT_CLK_DIV [0, 3]\n",
      "\t[Register] CLKRST_CLK_EN\n",
      "\t\tBit:  FRO_CLK_EN [26]\n",
      "\t\tBit:  IVMON_CLK_EN [25]\n",
      "\t\tBit:  OSC_CLK_UNGATED_EN [24]\n",
      "\t\tBit:  OSC_CLK_EN [23]\n",
      "\t\tBit:  RTC_CLK_EN [22]\n",
      "\t\tBit:  TAC_CLK_EN [21]\n",
      "\t\tBit:  WDT_LSO_CLK_UNGATED_EN [20]\n",
      "\t\tBit:  LSO_CLK_EN [19]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_EN [18]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_EN [17]\n",
      "\t\tBit:  DISP_DIV2_CLK_EN [16]\n",
      "\t\tBit:  DISP_CLK_EN [15]\n",
      "\t\tBit:  CHIM_HSO_CLK_EN [14]\n",
      "\t\tBit:  OTP_CLK_EN [13]\n",
      "\t\tBit:  QSPI_MAS_CLK1_EN [12]\n",
      "\t\tBit:  QSPI_MAS_CLK0_EN [11]\n",
      "\t\tBit:  HYDRA_CLK_EN [10]\n",
      "\t\tBit:  APB_PCLK_UNGATED_EN [9]\n",
      "\t\tBit:  APB_PCLK_EN [8]\n",
      "\t\tBit:  AHB_HCLK_EN [7]\n",
      "\t\tBit:  DTIM_CLK_EN [6]\n",
      "\t\tBit:  DEBUG_CLK_EN [5]\n",
      "\t\tBit:  CORE_DIV2_CLK_EN [4]\n",
      "\t\tBit:  CORE_CLK_EN [3]\n",
      "\t\tBit:  CORE_CLK_UNGATED_EN [2]\n",
      "\t\tBit:  HSO_DIV2_CLK_EN [1]\n",
      "\t\tBit:  HSO_CLK_EN [0]\n",
      "\t[Register] CLKRST_CLK_OVRD\n",
      "\t\tBit:  FRO_CLK_OVRD [26]\n",
      "\t\tBit:  IVMON_CLK_OVRD [25]\n",
      "\t\tBit:  OSC_CLK_UNGATED_OVRD [24]\n",
      "\t\tBit:  OSC_CLK_OVRD [23]\n",
      "\t\tBit:  RTC_CLK_OVRD [22]\n",
      "\t\tBit:  TAC_CLK_OVRD [21]\n",
      "\t\tBit:  WDT_LSO_CLK_UNGATED_OVRD [20]\n",
      "\t\tBit:  LSO_CLK_OVRD [19]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_OVRD [18]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_OVRD [17]\n",
      "\t\tBit:  DISP_DIV2_CLK_OVRD [16]\n",
      "\t\tBit:  DISP_CLK_OVRD [15]\n",
      "\t\tBit:  CHIM_HSO_CLK_OVRD [14]\n",
      "\t\tBit:  OTP_CLK_OVRD [13]\n",
      "\t\tBit:  QSPI_MAS_CLK1_OVRD [12]\n",
      "\t\tBit:  QSPI_MAS_CLK0_OVRD [11]\n",
      "\t\tBit:  HYDRA_CLK_OVRD [10]\n",
      "\t\tBit:  APB_PCLK_UNGATED_OVRD [9]\n",
      "\t\tBit:  APB_PCLK_OVRD [8]\n",
      "\t\tBit:  AHB_HCLK_OVRD [7]\n",
      "\t\tBit:  DTIM_CLK_OVRD [6]\n",
      "\t\tBit:  DEBUG_CLK_OVRD [5]\n",
      "\t\tBit:  CORE_DIV2_CLK_OVRD [4]\n",
      "\t\tBit:  CORE_CLK_OVRD [3]\n",
      "\t\tBit:  CORE_CLK_UNGATED_OVRD [2]\n",
      "\t\tBit:  HSO_DIV2_CLK_OVRD [1]\n",
      "\t\tBit:  HSO_CLK_OVRD [0]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL0\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_MAX [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL1\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_MIN [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL2\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_ERR_ALLOW [16, 23]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_T_LOCK [0, 15]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_CTL3\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_LOOP_EN [2]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_SSG_EN [1]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_EN [0]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS0\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_CNT [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK1_LOCK_STS1\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_LOCK [31]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_ERR [30]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_LOCK_DET_ERR_CNT [0, 7]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL0\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_MAX [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL1\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_MIN [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL2\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_ERR_ALLOW [16, 23]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_T_LOCK [0, 15]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_CTL3\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_LOOP_EN [2]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_SSG_EN [1]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_EN [0]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS0\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_CNT [0, 31]\n",
      "\t[Register] CLKRST_LVDS_PLL_REF_CLK0_LOCK_STS1\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_LOCK [31]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_ERR [30]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_LOCK_DET_ERR_CNT [0, 7]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_CTL0\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_MAX [0, 31]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_CTL1\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_MIN [0, 31]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_CTL2\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_ERR_ALLOW [16, 23]\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_T_LOCK [0, 15]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_CTL3\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_LOOP_EN [2]\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_SSG_EN [1]\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_EN [0]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_STS0\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_CNT [0, 31]\n",
      "\t[Register] CLKRST_DISP_CLK_LOCK_STS1\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_LOCK [31]\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_ERR [30]\n",
      "\t\tBit:  DISP_CLK_LOCK_DET_ERR_CNT [0, 7]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_CTL0\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_MAX [0, 31]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_CTL1\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_MIN [0, 31]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_CTL2\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_ERR_ALLOW [16, 23]\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_T_LOCK [0, 15]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_CTL3\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_LOOP_EN [2]\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_SSG_EN [1]\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_EN [0]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_STS0\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_CNT [0, 31]\n",
      "\t[Register] CLKRST_HSO_CLK_LOCK_STS1\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_LOCK [31]\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_ERR [30]\n",
      "\t\tBit:  HSO_CLK_LOCK_DET_ERR_CNT [0, 7]\n",
      "\t[Register] CLKRST_CLK_AUTO_LOCK_MODE\n",
      "\t\tBit:  LVDS_PLL_REF_CLK1_AUTO_LOCK_MODE [3]\n",
      "\t\tBit:  LVDS_PLL_REF_CLK0_AUTO_LOCK_MODE [2]\n",
      "\t\tBit:  DISP_CLK_AUTO_LOCK_MODE [1]\n",
      "\t\tBit:  HSO_CLK_AUTO_LOCK_MODE [0]\n",
      "\t[Register] CLKRST_CLKOUT0_CTL\n",
      "\t\tBit:  CLKOUT0_ON_GPIO [14]\n",
      "\t\tBit:  CLKOUT0_SEL [8, 13]\n",
      "\t\tBit:  CLKOUT0_DIV [4, 6]\n",
      "\t\tBit:  CLKOUT0_POL_INV [1]\n",
      "\t\tBit:  CLKOUT0_EN [0]\n",
      "\t[Register] CLKRST_CLKOUT1_CTL\n",
      "\t\tBit:  CLKOUT1_ON_GPIO [14]\n",
      "\t\tBit:  CLKOUT1_SEL [8, 13]\n",
      "\t\tBit:  CLKOUT1_DIV [4, 6]\n",
      "\t\tBit:  CLKOUT1_POL_INV [1]\n",
      "\t\tBit:  CLKOUT1_EN [0]\n",
      "\t[Register] CLKRST_CLKOUT2_CTL\n",
      "\t\tBit:  CLKOUT2_ON_GPIO [14]\n",
      "\t\tBit:  CLKOUT2_SEL [8, 13]\n",
      "\t\tBit:  CLKOUT2_DIV [4, 6]\n",
      "\t\tBit:  CLKOUT2_POL_INV [1]\n",
      "\t\tBit:  CLKOUT2_EN [0]\n",
      "\t[Register] CLKRST_CLKOUT3_CTL\n",
      "\t\tBit:  CLKOUT3_ON_GPIO [14]\n",
      "\t\tBit:  CLKOUT3_SEL [8, 13]\n",
      "\t\tBit:  CLKOUT3_DIV [4, 6]\n",
      "\t\tBit:  CLKOUT3_POL_INV [1]\n",
      "\t\tBit:  CLKOUT3_EN [0]\n",
      "\t[Register] CLKRST_CLKOUT_CNT_CTL\n",
      "\t\tBit:  CLKOUT_CNT_EN [31]\n",
      "\t\tBit:  CLKOUT_CNT_LOOP_EN [30]\n",
      "\t\tBit:  CLKOUT_REF_CLK_CNT [0, 15]\n",
      "\t[Register] CLKRST_CLKOUT_CNT_STS0\n",
      "\t\tBit:  CLKOUT_TAR_CLK_CNT [0, 31]\n",
      "\t[Register] CLKRST_CLKOUT_CNT_STS1\n",
      "\t\tBit:  CLKOUT_REF_CLK_CNT_DONE [0]\n",
      "\t[Register] CLKRST_LSO_DEBUG\n",
      "\t\tBit:  LSO_DISABLE_KEY [0, 15]\n",
      "\t[Register] CLKRST_RST_CTL\n",
      "\t\tBit:  L2_SOFT_RST [4]\n",
      "\t\tBit:  APB_PERIPH_SOFT_RST [3]\n",
      "\t\tBit:  AHB_PERIPH_SOFT_RST [2]\n",
      "\t\tBit:  CORE_SOFT_RST [1]\n",
      "\t\tBit:  AFE_OVRD_RST [0]\n",
      "\t[Register] CLKRST_RST_REASON_STS\n",
      "\t\tBit:  RST_REASON [0, 5]\n",
      "\t[Register] CLKRST_RST_PC_STS\n",
      "\t\tBit:  RST_PC [0, 31]\n",
      "\t[Register] CLKRST_RST_FWDATA0\n",
      "\t\tBit:  RST_FWDATA0 [0, 31]\n",
      "[Cateroty] GPIO\n",
      "\t[Register] GPIO_IE_SET\n",
      "\t\tBit:  IE_SET [0, 31]\n",
      "\t[Register] GPIO_IE_CLR\n",
      "\t\tBit:  IE_CLR [0, 31]\n",
      "\t[Register] GPIO_IE_VAL\n",
      "\t\tBit:  IE_VAL [0, 31]\n",
      "\t[Register] GPIO_DATA_IN\n",
      "\t\tBit:  DATA_IN [0, 31]\n",
      "\t[Register] GPIO_OE_SET\n",
      "\t\tBit:  OE_SET [0, 31]\n",
      "\t[Register] GPIO_OE_CLR\n",
      "\t\tBit:  OE_CLR [0, 31]\n",
      "\t[Register] GPIO_OE_VAL\n",
      "\t\tBit:  OE_VAL [0, 31]\n",
      "\t[Register] GPIO_DATA_SET\n",
      "\t\tBit:  DATA_SET [0, 31]\n",
      "\t[Register] GPIO_DATA_CLR\n",
      "\t\tBit:  DATA_CLR [0, 31]\n",
      "\t[Register] GPIO_DATA_OUT\n",
      "\t\tBit:  DATA_OUT [0, 31]\n",
      "\t[Register] GPIO_INTEN_SET\n",
      "\t\tBit:  INTEN_SET [0, 31]\n",
      "\t[Register] GPIO_INTEN_CLR\n",
      "\t\tBit:  INTEN_CLR [0, 31]\n",
      "\t[Register] GPIO_INTEN_VAL\n",
      "\t\tBit:  INTEN_VAL [0, 31]\n",
      "\t[Register] GPIO_INTPOL_SET\n",
      "\t\tBit:  INTPOL_SET [0, 31]\n",
      "\t[Register] GPIO_INTPOL_CLR\n",
      "\t\tBit:  INTPOL_CLR [0, 31]\n",
      "\t[Register] GPIO_INTPOL_VAL\n",
      "\t\tBit:  INTPOL_VAL [0, 31]\n",
      "\t[Register] GPIO_INTTYPE_SET\n",
      "\t\tBit:  INTTYPE_SET [0, 31]\n",
      "\t[Register] GPIO_INTTYPE_CLR\n",
      "\t\tBit:  INTTYPE_CLR [0, 31]\n",
      "\t[Register] GPIO_INTTYPE_VAL\n",
      "\t\tBit:  INTTYPE_VAL [0, 31]\n",
      "\t[Register] GPIO_INTSTATUS_CLR\n",
      "\t\tBit:  INTSTATUS_CLR [0, 31]\n",
      "\t[Register] GPIO_INTSTATUS_VAL\n",
      "\t\tBit:  INTSTATUS_VAL [0, 31]\n",
      "\t[Register] GPIO_DS_SEL_0\n",
      "\t\tBit:  DS_TCH_CSN [30, 31]\n",
      "\t\tBit:  DS_TCH_CLK [28, 29]\n",
      "\t\tBit:  DS_TCH_MOSI [26, 27]\n",
      "\t\tBit:  DS_TCH_MISO [24, 25]\n",
      "\t\tBit:  DS_TCH_ATTN [22, 23]\n",
      "\t\tBit:  DS_GPIO10 [20, 21]\n",
      "\t\tBit:  DS_GPIO9 [18, 19]\n",
      "\t\tBit:  DS_GPIO8 [16, 17]\n",
      "\t\tBit:  DS_GPIO7 [14, 15]\n",
      "\t\tBit:  DS_GPIO6 [12, 13]\n",
      "\t\tBit:  DS_GPIO5 [10, 11]\n",
      "\t\tBit:  DS_GPIO4 [8, 9]\n",
      "\t\tBit:  DS_GPIO3 [6, 7]\n",
      "\t\tBit:  DS_GPIO2 [4, 5]\n",
      "\t\tBit:  DS_GPIO1 [2, 3]\n",
      "\t\tBit:  DS_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_DS_SEL_1\n",
      "\t\tBit:  DS_LED1_GPIO6 [28, 29]\n",
      "\t\tBit:  DS_LED1_GPIO5 [26, 27]\n",
      "\t\tBit:  DS_LED1_GPIO4 [24, 25]\n",
      "\t\tBit:  DS_LED1_GPIO3 [22, 23]\n",
      "\t\tBit:  DS_LED1_GPIO2 [20, 21]\n",
      "\t\tBit:  DS_LED1_GPIO1 [18, 19]\n",
      "\t\tBit:  DS_LED1_GPIO0 [16, 17]\n",
      "\t\tBit:  DS_LED0_GPIO6 [12, 13]\n",
      "\t\tBit:  DS_LED0_GPIO5 [10, 11]\n",
      "\t\tBit:  DS_LED0_GPIO4 [8, 9]\n",
      "\t\tBit:  DS_LED0_GPIO3 [6, 7]\n",
      "\t\tBit:  DS_LED0_GPIO2 [4, 5]\n",
      "\t\tBit:  DS_LED0_GPIO1 [2, 3]\n",
      "\t\tBit:  DS_LED0_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_DS_SEL_2\n",
      "\t\tBit:  DS_LED3_GPIO6 [28, 29]\n",
      "\t\tBit:  DS_LED3_GPIO5 [26, 27]\n",
      "\t\tBit:  DS_LED3_GPIO4 [24, 25]\n",
      "\t\tBit:  DS_LED3_GPIO3 [22, 23]\n",
      "\t\tBit:  DS_LED3_GPIO2 [20, 21]\n",
      "\t\tBit:  DS_LED3_GPIO1 [18, 19]\n",
      "\t\tBit:  DS_LED3_GPIO0 [16, 17]\n",
      "\t\tBit:  DS_LED2_GPIO6 [12, 13]\n",
      "\t\tBit:  DS_LED2_GPIO5 [10, 11]\n",
      "\t\tBit:  DS_LED2_GPIO4 [8, 9]\n",
      "\t\tBit:  DS_LED2_GPIO3 [6, 7]\n",
      "\t\tBit:  DS_LED2_GPIO2 [4, 5]\n",
      "\t\tBit:  DS_LED2_GPIO1 [2, 3]\n",
      "\t\tBit:  DS_LED2_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_DS_SEL_3\n",
      "\t\tBit:  DS_DISP_CSN [26, 27]\n",
      "\t\tBit:  DS_DISP_MOSI_SDA [24, 25]\n",
      "\t\tBit:  DS_DISP_MISO [22, 23]\n",
      "\t\tBit:  DS_DISP_I2C_SEL [20, 21]\n",
      "\t\tBit:  DS_DISP_ATTN [18, 19]\n",
      "\t\tBit:  DS_DISP_CLK_SCL [16, 17]\n",
      "\t\tBit:  DS_FLASH_SPI_HOLDN_IO3 [10, 11]\n",
      "\t\tBit:  DS_FLASH_SPI_WPN_IO2 [8, 9]\n",
      "\t\tBit:  DS_FLASH_SPI_MISO_IO1 [6, 7]\n",
      "\t\tBit:  DS_FLASH_SPI_MOSI_IO0 [4, 5]\n",
      "\t\tBit:  DS_FLASH_SPI_CSN [2, 3]\n",
      "\t\tBit:  DS_FLASH_SPI_CLK [0, 1]\n",
      "\t[Register] GPIO_DS_SEL_4\n",
      "\t\tBit:  DS_DBIST [10, 11]\n",
      "\t\tBit:  DS_FAIL_DET_OUT [8, 9]\n",
      "\t\tBit:  DS_FAIL_DET_IN1_N [6, 7]\n",
      "\t\tBit:  DS_FAIL_DET_IN0_N [4, 5]\n",
      "\t\tBit:  DS_APO_IN1_N [2, 3]\n",
      "\t\tBit:  DS_APO_IN0_N [0, 1]\n",
      "\t[Register] GPIO_P_SEL_0\n",
      "\t\tBit:  P_TCH_CSN [30, 31]\n",
      "\t\tBit:  P_TCH_CLK [28, 29]\n",
      "\t\tBit:  P_TCH_MOSI [26, 27]\n",
      "\t\tBit:  P_TCH_MISO [24, 25]\n",
      "\t\tBit:  P_TCH_ATTN [22, 23]\n",
      "\t\tBit:  P_GPIO10 [20, 21]\n",
      "\t\tBit:  P_GPIO9 [18, 19]\n",
      "\t\tBit:  P_GPIO8 [16, 17]\n",
      "\t\tBit:  P_GPIO7 [14, 15]\n",
      "\t\tBit:  P_GPIO6 [12, 13]\n",
      "\t\tBit:  P_GPIO5 [10, 11]\n",
      "\t\tBit:  P_GPIO4 [8, 9]\n",
      "\t\tBit:  P_GPIO3 [6, 7]\n",
      "\t\tBit:  P_GPIO2 [4, 5]\n",
      "\t\tBit:  P_GPIO1 [2, 3]\n",
      "\t\tBit:  P_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_P_SEL_1\n",
      "\t\tBit:  P_LED1_GPIO6 [28, 29]\n",
      "\t\tBit:  P_LED1_GPIO5 [26, 27]\n",
      "\t\tBit:  P_LED1_GPIO4 [24, 25]\n",
      "\t\tBit:  P_LED1_GPIO3 [22, 23]\n",
      "\t\tBit:  P_LED1_GPIO2 [20, 21]\n",
      "\t\tBit:  P_LED1_GPIO1 [18, 19]\n",
      "\t\tBit:  P_LED1_GPIO0 [16, 17]\n",
      "\t\tBit:  P_LED0_GPIO6 [12, 13]\n",
      "\t\tBit:  P_LED0_GPIO5 [10, 11]\n",
      "\t\tBit:  P_LED0_GPIO4 [8, 9]\n",
      "\t\tBit:  P_LED0_GPIO3 [6, 7]\n",
      "\t\tBit:  P_LED0_GPIO2 [4, 5]\n",
      "\t\tBit:  P_LED0_GPIO1 [2, 3]\n",
      "\t\tBit:  P_LED0_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_P_SEL_2\n",
      "\t\tBit:  P_LED3_GPIO6 [28, 29]\n",
      "\t\tBit:  P_LED3_GPIO5 [26, 27]\n",
      "\t\tBit:  P_LED3_GPIO4 [24, 25]\n",
      "\t\tBit:  P_LED3_GPIO3 [22, 23]\n",
      "\t\tBit:  P_LED3_GPIO2 [20, 21]\n",
      "\t\tBit:  P_LED3_GPIO1 [18, 19]\n",
      "\t\tBit:  P_LED3_GPIO0 [16, 17]\n",
      "\t\tBit:  P_LED2_GPIO6 [12, 13]\n",
      "\t\tBit:  P_LED2_GPIO5 [10, 11]\n",
      "\t\tBit:  P_LED2_GPIO4 [8, 9]\n",
      "\t\tBit:  P_LED2_GPIO3 [6, 7]\n",
      "\t\tBit:  P_LED2_GPIO2 [4, 5]\n",
      "\t\tBit:  P_LED2_GPIO1 [2, 3]\n",
      "\t\tBit:  P_LED2_GPIO0 [0, 1]\n",
      "\t[Register] GPIO_P_SEL_3\n",
      "\t\tBit:  P_DISP_CSN [26, 27]\n",
      "\t\tBit:  P_DISP_MOSI_SDA [24, 25]\n",
      "\t\tBit:  P_DISP_MISO [22, 23]\n",
      "\t\tBit:  P_DISP_I2C_SEL [20, 21]\n",
      "\t\tBit:  P_DISP_ATTN [18, 19]\n",
      "\t\tBit:  P_DISP_CLK_SCL [16, 17]\n",
      "\t\tBit:  P_FLASH_SPI_HOLDN_IO3 [10, 11]\n",
      "\t\tBit:  P_FLASH_SPI_WPN_IO2 [8, 9]\n",
      "\t\tBit:  P_FLASH_SPI_MISO_IO1 [6, 7]\n",
      "\t\tBit:  P_FLASH_SPI_MOSI_IO0 [4, 5]\n",
      "\t\tBit:  P_FLASH_SPI_CSN [2, 3]\n",
      "\t\tBit:  P_FLASH_SPI_CLK [0, 1]\n",
      "\t[Register] GPIO_P_SEL_4\n",
      "\t\tBit:  P_DBIST [10, 11]\n",
      "\t\tBit:  P_FAIL_DET_OUT [8, 9]\n",
      "\t\tBit:  P_FAIL_DET_IN1_N [6, 7]\n",
      "\t\tBit:  P_FAIL_DET_IN0_N [4, 5]\n",
      "\t\tBit:  P_APO_IN1_N [2, 3]\n",
      "\t\tBit:  P_APO_IN0_N [0, 1]\n",
      "\t[Register] GPIO_SMT_SEL_0\n",
      "\t\tBit:  SMT_TCH_CSN [15]\n",
      "\t\tBit:  SMT_TCH_CLK [14]\n",
      "\t\tBit:  SMT_TCH_MOSI [13]\n",
      "\t\tBit:  SMT_TCH_MISO [12]\n",
      "\t\tBit:  SMT_TCH_ATTN [11]\n",
      "\t\tBit:  SMT_GPIO10 [10]\n",
      "\t\tBit:  SMT_GPIO9 [9]\n",
      "\t\tBit:  SMT_GPIO8 [8]\n",
      "\t\tBit:  SMT_GPIO7 [7]\n",
      "\t\tBit:  SMT_GPIO6 [6]\n",
      "\t\tBit:  SMT_GPIO5 [5]\n",
      "\t\tBit:  SMT_GPIO4 [4]\n",
      "\t\tBit:  SMT_GPIO3 [3]\n",
      "\t\tBit:  SMT_GPIO2 [2]\n",
      "\t\tBit:  SMT_GPIO1 [1]\n",
      "\t\tBit:  SMT_GPIO0 [0]\n",
      "\t[Register] GPIO_SMT_SEL_1\n",
      "\t\tBit:  SMT_LED1_GPIO6 [13]\n",
      "\t\tBit:  SMT_LED1_GPIO5 [12]\n",
      "\t\tBit:  SMT_LED1_GPIO4 [11]\n",
      "\t\tBit:  SMT_LED1_GPIO3 [10]\n",
      "\t\tBit:  SMT_LED1_GPIO2 [9]\n",
      "\t\tBit:  SMT_LED1_GPIO1 [8]\n",
      "\t\tBit:  SMT_LED1_GPIO0 [7]\n",
      "\t\tBit:  SMT_LED0_GPIO6 [6]\n",
      "\t\tBit:  SMT_LED0_GPIO5 [5]\n",
      "\t\tBit:  SMT_LED0_GPIO4 [4]\n",
      "\t\tBit:  SMT_LED0_GPIO3 [3]\n",
      "\t\tBit:  SMT_LED0_GPIO2 [2]\n",
      "\t\tBit:  SMT_LED0_GPIO1 [1]\n",
      "\t\tBit:  SMT_LED0_GPIO0 [0]\n",
      "\t[Register] GPIO_SMT_SEL_2\n",
      "\t\tBit:  SMT_LED3_GPIO6 [13]\n",
      "\t\tBit:  SMT_LED3_GPIO5 [12]\n",
      "\t\tBit:  SMT_LED3_GPIO4 [11]\n",
      "\t\tBit:  SMT_LED3_GPIO3 [10]\n",
      "\t\tBit:  SMT_LED3_GPIO2 [9]\n",
      "\t\tBit:  SMT_LED3_GPIO1 [8]\n",
      "\t\tBit:  SMT_LED3_GPIO0 [7]\n",
      "\t\tBit:  SMT_LED2_GPIO6 [6]\n",
      "\t\tBit:  SMT_LED2_GPIO5 [5]\n",
      "\t\tBit:  SMT_LED2_GPIO4 [4]\n",
      "\t\tBit:  SMT_LED2_GPIO3 [3]\n",
      "\t\tBit:  SMT_LED2_GPIO2 [2]\n",
      "\t\tBit:  SMT_LED2_GPIO1 [1]\n",
      "\t\tBit:  SMT_LED2_GPIO0 [0]\n",
      "\t[Register] GPIO_SMT_SEL_3\n",
      "\t\tBit:  SMT_DISP_CSN [12]\n",
      "\t\tBit:  SMT_DISP_MOSI_SDA [11]\n",
      "\t\tBit:  SMT_DISP_MISO [10]\n",
      "\t\tBit:  SMT_DISP_I2C_SEL [9]\n",
      "\t\tBit:  SMT_DISP_ATTN [8]\n",
      "\t\tBit:  SMT_DISP_CLK_SCL [7]\n",
      "\t\tBit:  SMT_FLASH_SPI_HOLDN_IO3 [5]\n",
      "\t\tBit:  SMT_FLASH_SPI_WPN_IO2 [4]\n",
      "\t\tBit:  SMT_FLASH_SPI_MISO_IO1 [3]\n",
      "\t\tBit:  SMT_FLASH_SPI_MOSI_IO0 [2]\n",
      "\t\tBit:  SMT_FLASH_SPI_CSN [1]\n",
      "\t\tBit:  SMT_FLASH_SPI_CLK [0]\n",
      "\t[Register] GPIO_SMT_SEL_4\n",
      "\t\tBit:  SMT_DBIST [5]\n",
      "\t\tBit:  SMT_FAIL_DET_OUT [4]\n",
      "\t\tBit:  SMT_FAIL_DET_IN1_N [3]\n",
      "\t\tBit:  SMT_FAIL_DET_IN0_N [2]\n",
      "\t\tBit:  SMT_APO_IN1_N [1]\n",
      "\t\tBit:  SMT_APO_IN0_N [0]\n",
      "\t[Register] GPIO_TEST\n",
      "\t\tBit:  LOOPBACK_SEL [12, 14]\n",
      "\t\tBit:  LOOPBACK6 [6]\n",
      "\t\tBit:  LOOPBACK5 [5]\n",
      "\t\tBit:  LOOPBACK4 [4]\n",
      "\t\tBit:  LOOPBACK3 [3]\n",
      "\t\tBit:  LOOPBACK2 [2]\n",
      "\t\tBit:  LOOPBACK1 [1]\n",
      "\t\tBit:  LOOPBACK0 [0]\n",
      "\t[Register] GPIO_VREF_CTRL\n",
      "\t\tBit:  FLASH_VREF_SEL_18 [4]\n",
      "\t\tBit:  GPIO_VREF_SEL_18 [3]\n",
      "\t\tBit:  HOST_VREF_SEL_18 [2]\n",
      "\t\tBit:  LED_0_VREF_SEL_18 [1]\n",
      "\t\tBit:  LED_1_VREF_SEL_18 [0]\n",
      "[Cateroty] AONT\n",
      "\t[Register] AONT_CFG\n",
      "\t\tBit:  IEN_MATCH2 [3]\n",
      "\t\tBit:  DBG_HALT [2]\n",
      "\t\tBit:  IEN_OVERFLOW [1]\n",
      "\t\tBit:  IEN_MATCH [0]\n",
      "\t[Register] AONT_COUNT_LOW\n",
      "\t\tBit:  COUNT_LOW [0, 31]\n",
      "\t[Register] AONT_COUNT_HIGH\n",
      "\t\tBit:  COUNT_HIGH [0, 17]\n",
      "\t[Register] AONT_TARGET_LOW\n",
      "\t\tBit:  TARGET_LOW [0, 31]\n",
      "\t[Register] AONT_TARGET_HIGH\n",
      "\t\tBit:  TARGET_HIGH [0, 17]\n",
      "\t[Register] AONT_TARGET2_LOW\n",
      "\t\tBit:  TARGET2_LOW [0, 31]\n",
      "\t[Register] AONT_TARGET2_HIGH\n",
      "\t\tBit:  TARGET2_HIGH [0, 17]\n",
      "\t[Register] AONT_TEST_ID\n",
      "\t\tBit:  SIG [24, 31]\n",
      "\t\tBit:  SIG2 [16, 23]\n",
      "\t\tBit:  ASYNC_INTR [0]\n",
      "\t[Register] AONT_TEST_CFG\n",
      "\t\tBit:  ISCALE [0, 5]\n",
      "\t[Register] AONT_TEST_IN\n",
      "\t\tBit:  FORCE_CLEAR [2]\n",
      "\t\tBit:  PULSE_TCLK [1]\n",
      "\t\tBit:  FORCE_TCLK [0]\n",
      "\t[Register] AONT_TEST_STIM\n",
      "\t\tBit:  CLEAR_COUNT [9]\n",
      "\t\tBit:  FORCE_HALTED [0]\n",
      "\t[Register] AONT_TEST_WATCH\n",
      "\t\tBit:  WATCH_COUNT [16, 23]\n",
      "\t\tBit:  WATCH_INTR2 [3]\n",
      "\t\tBit:  WATCH_WAKEUP2 [2]\n",
      "\t\tBit:  WATCH_INTR [1]\n",
      "\t\tBit:  WATCH_WAKEUP [0]\n",
      "\t[Register] AONT_PROPERTIES\n",
      "\t\tBit:  NUM_BITS [24, 31]\n",
      "\t\tBit:  SYNC_DELAY [20, 23]\n",
      "\t\tBit:  HAS_INTR2 [1]\n",
      "\t[Register] AONT_ID\n",
      "\t\tBit:  ID_MAJOR [8, 15]\n",
      "\t\tBit:  ID_MINOR [0, 7]\n",
      "[Cateroty] GPT\n",
      "\t[Register] GPT_TRIGGER1\n",
      "\t\tBit:  TRIGGER1_MODE [14]\n",
      "\t\tBit:  TRIGGER1_POLARITY [13]\n",
      "\t\tBit:  TRIGGER1_EVENT [0, 7]\n",
      "\t[Register] GPT_TRIGGER2\n",
      "\t\tBit:  TRIGGER2_MODE [14]\n",
      "\t\tBit:  TRIGGER2_POLARITY [13]\n",
      "\t\tBit:  TRIGGER2_EVENT [0, 7]\n",
      "\t[Register] GPT_TRIGGER3\n",
      "\t\tBit:  TRIGGER3_MODE [14]\n",
      "\t\tBit:  TRIGGER3_POLARITY [13]\n",
      "\t\tBit:  TRIGGER3_EVENT [0, 7]\n",
      "\t[Register] GPT_TRIGGER4\n",
      "\t\tBit:  TRIGGER4_MODE [14]\n",
      "\t\tBit:  TRIGGER4_POLARITY [13]\n",
      "\t\tBit:  TRIGGER4_EVENT [0, 7]\n",
      "\t[Register] GPT1_CFG\n",
      "\t\tBit:  GPT1_DMA_CAPTURE [15]\n",
      "\t\tBit:  GPT1_IEN_CAPTURE [14]\n",
      "\t\tBit:  GPT1_IEN_OVERFLOW [13]\n",
      "\t\tBit:  GPT1_IEN_MATCH [12]\n",
      "\t\tBit:  GPT1_DEBUG_HALT [11]\n",
      "\t\tBit:  GPT1_INIT_ENABLE [10]\n",
      "\t\tBit:  GPT1_WRAP [8, 9]\n",
      "\t\tBit:  GPT1_DIVIDE [4, 7]\n",
      "\t\tBit:  GPT1_SOURCE [0, 3]\n",
      "\t[Register] GPT1_STATUS\n",
      "\t\tBit:  GPT1_OVERRUN [2]\n",
      "\t\tBit:  GPT1_INTR [1]\n",
      "\t\tBit:  GPT1_ENABLE [0]\n",
      "\t[Register] GPT1_IACK\n",
      "\t\tBit:  GPT1_IACK [0]\n",
      "\t[Register] GPT1_TRIGSEL\n",
      "\t\tBit:  GPT1_TRIGSEL_CAPTURE [16, 19]\n",
      "\t\tBit:  GPT1_TRIGSEL_RESTART [12, 15]\n",
      "\t\tBit:  GPT1_TRIGSEL_COUNT [8, 11]\n",
      "\t\tBit:  GPT1_TRIGSEL_STOP [4, 7]\n",
      "\t\tBit:  GPT1_TRIGSEL_START [0, 3]\n",
      "\t[Register] GPT1_COUNT\n",
      "\t\tBit:  GPT1_COUNT [0, 31]\n",
      "\t[Register] GPT1_TARGET\n",
      "\t\tBit:  GPT1_TARGET [0, 31]\n",
      "\t[Register] GPT1_CAPTURE\n",
      "\t\tBit:  GPT1_CAPTURE [0, 31]\n",
      "\t[Register] GPT2_CFG\n",
      "\t\tBit:  GPT2_DMA_CAPTURE [15]\n",
      "\t\tBit:  GPT2_IEN_CAPTURE [14]\n",
      "\t\tBit:  GPT2_IEN_OVERFLOW [13]\n",
      "\t\tBit:  GPT2_IEN_MATCH [12]\n",
      "\t\tBit:  GPT2_DEBUG_HALT [11]\n",
      "\t\tBit:  GPT2_INIT_ENABLE [10]\n",
      "\t\tBit:  GPT2_WRAP [8, 9]\n",
      "\t\tBit:  GPT2_DIVIDE [4, 7]\n",
      "\t\tBit:  GPT2_SOURCE [0, 3]\n",
      "\t[Register] GPT2_STATUS\n",
      "\t\tBit:  GPT2_OVERRUN [2]\n",
      "\t\tBit:  GPT2_INTR [1]\n",
      "\t\tBit:  GPT2_ENABLE [0]\n",
      "\t[Register] GPT2_IACK\n",
      "\t\tBit:  GPT2_IACK [0]\n",
      "\t[Register] GPT2_TRIGSEL\n",
      "\t\tBit:  GPT2_TRIGSEL_CAPTURE [16, 19]\n",
      "\t\tBit:  GPT2_TRIGSEL_RESTART [12, 15]\n",
      "\t\tBit:  GPT2_TRIGSEL_COUNT [8, 11]\n",
      "\t\tBit:  GPT2_TRIGSEL_STOP [4, 7]\n",
      "\t\tBit:  GPT2_TRIGSEL_START [0, 3]\n",
      "\t[Register] GPT2_COUNT\n",
      "\t\tBit:  GPT2_COUNT [0, 31]\n",
      "\t[Register] GPT2_TARGET\n",
      "\t\tBit:  GPT2_TARGET [0, 31]\n",
      "\t[Register] GPT2_CAPTURE\n",
      "\t\tBit:  GPT2_CAPTURE [0, 31]\n",
      "\t[Register] GPT3_CFG\n",
      "\t\tBit:  GPT3_DMA_CAPTURE [15]\n",
      "\t\tBit:  GPT3_IEN_CAPTURE [14]\n",
      "\t\tBit:  GPT3_IEN_OVERFLOW [13]\n",
      "\t\tBit:  GPT3_IEN_MATCH [12]\n",
      "\t\tBit:  GPT3_DEBUG_HALT [11]\n",
      "\t\tBit:  GPT3_INIT_ENABLE [10]\n",
      "\t\tBit:  GPT3_WRAP [8, 9]\n",
      "\t\tBit:  GPT3_DIVIDE [4, 7]\n",
      "\t\tBit:  GPT3_SOURCE [0, 3]\n",
      "\t[Register] GPT3_STATUS\n",
      "\t\tBit:  GPT3_OVERRUN [2]\n",
      "\t\tBit:  GPT3_INTR [1]\n",
      "\t\tBit:  GPT3_ENABLE [0]\n",
      "\t[Register] GPT3_IACK\n",
      "\t\tBit:  GPT3_IACK [0]\n",
      "\t[Register] GPT3_TRIGSEL\n",
      "\t\tBit:  GPT3_TRIGSEL_CAPTURE [16, 19]\n",
      "\t\tBit:  GPT3_TRIGSEL_RESTART [12, 15]\n",
      "\t\tBit:  GPT3_TRIGSEL_COUNT [8, 11]\n",
      "\t\tBit:  GPT3_TRIGSEL_STOP [4, 7]\n",
      "\t\tBit:  GPT3_TRIGSEL_START [0, 3]\n",
      "\t[Register] GPT3_COUNT\n",
      "\t\tBit:  GPT3_COUNT [0, 31]\n",
      "\t[Register] GPT3_TARGET\n",
      "\t\tBit:  GPT3_TARGET [0, 31]\n",
      "\t[Register] GPT3_CAPTURE\n",
      "\t\tBit:  GPT3_CAPTURE [0, 31]\n",
      "\t[Register] GPT4_CFG\n",
      "\t\tBit:  GPT4_DMA_CAPTURE [15]\n",
      "\t\tBit:  GPT4_IEN_CAPTURE [14]\n",
      "\t\tBit:  GPT4_IEN_OVERFLOW [13]\n",
      "\t\tBit:  GPT4_IEN_MATCH [12]\n",
      "\t\tBit:  GPT4_DEBUG_HALT [11]\n",
      "\t\tBit:  GPT4_INIT_ENABLE [10]\n",
      "\t\tBit:  GPT4_WRAP [8, 9]\n",
      "\t\tBit:  GPT4_DIVIDE [4, 7]\n",
      "\t\tBit:  GPT4_SOURCE [0, 3]\n",
      "\t[Register] GPT4_STATUS\n",
      "\t\tBit:  GPT4_OVERRUN [2]\n",
      "\t\tBit:  GPT4_INTR [1]\n",
      "\t\tBit:  GPT4_ENABLE [0]\n",
      "\t[Register] GPT4_IACK\n",
      "\t\tBit:  GPT4_IACK [0]\n",
      "\t[Register] GPT4_TRIGSEL\n",
      "\t\tBit:  GPT4_TRIGSEL_CAPTURE [16, 19]\n",
      "\t\tBit:  GPT4_TRIGSEL_RESTART [12, 15]\n",
      "\t\tBit:  GPT4_TRIGSEL_COUNT [8, 11]\n",
      "\t\tBit:  GPT4_TRIGSEL_STOP [4, 7]\n",
      "\t\tBit:  GPT4_TRIGSEL_START [0, 3]\n",
      "\t[Register] GPT4_COUNT\n",
      "\t\tBit:  GPT4_COUNT [0, 31]\n",
      "\t[Register] GPT4_TARGET\n",
      "\t\tBit:  GPT4_TARGET [0, 31]\n",
      "\t[Register] GPT4_CAPTURE\n",
      "\t\tBit:  GPT4_CAPTURE [0, 31]\n",
      "\t[Register] GPT_SETIMASK\n",
      "\t\tBit:  SETIMASK [1, 4]\n",
      "\t[Register] GPT_CLRIMASK\n",
      "\t\tBit:  CLRIMASK [1, 4]\n",
      "\t[Register] GPT_IMASK\n",
      "\t\tBit:  IMASK [1, 4]\n",
      "\t[Register] GPT_START\n",
      "\t\tBit:  START [1, 4]\n",
      "\t[Register] GPT_STOP\n",
      "\t\tBit:  STOP [1, 4]\n",
      "\t[Register] GPT_TEST_ID\n",
      "\t\tBit:  SIG [24, 31]\n",
      "\t\tBit:  SIG2 [16, 23]\n",
      "\t\tBit:  ASYNC_TIMERS [1, 4]\n",
      "\t\tBit:  ASYNC_INTR [0]\n",
      "\t[Register] GPT_TEST_CFG\n",
      "\t\tBit:  SYNC_PAT [8, 15]\n",
      "\t\tBit:  SYNC_STEP [5, 7]\n",
      "\t\tBit:  ISCALE [0, 4]\n",
      "\t[Register] GPT_TEST_IN\n",
      "\t\tBit:  MISC0_VAL [2]\n",
      "\t\tBit:  PULSE_CLK2 [1]\n",
      "\t\tBit:  FORCE_CLK2 [0]\n",
      "\t[Register] GPT_TEST_OUT\n",
      "\t\tBit:  DMACSREQ [0]\n",
      "\t[Register] GPT_TEST_STIM\n",
      "\t\tBit:  DMACCLR [17]\n",
      "\t\tBit:  HALTED [16]\n",
      "\t\tBit:  CLKS [9]\n",
      "\t\tBit:  FORCE [8]\n",
      "\t\tBit:  SEL [0, 7]\n",
      "\t[Register] GPT_TEST_DRIVE\n",
      "\t\tBit:  DRIVE_CLEAR [9]\n",
      "\t\tBit:  DRIVE_PULSE [8]\n",
      "\t\tBit:  DRIVE_LEVEL [0]\n",
      "\t[Register] GPT_TEST_WATCH\n",
      "\t\tBit:  WATCH_COUNT [16, 23]\n",
      "\t\tBit:  WATCH_INTR [1, 3]\n",
      "\t\tBit:  WATCH_WAKEUP [0]\n",
      "\t[Register] GPT_PROPERTIES\n",
      "\t\tBit:  NUM_BITS [24, 31]\n",
      "\t\tBit:  SYNC_DELAY [20, 23]\n",
      "\t\tBit:  NUM_COMPARES [16, 19]\n",
      "\t\tBit:  NUM_PULSES [12, 15]\n",
      "\t\tBit:  NUM_TRIGGERS [8, 11]\n",
      "\t\tBit:  NUM_SOURCES [4, 7]\n",
      "\t\tBit:  NUM_TIMERS [0, 3]\n",
      "\t[Register] GPT_ID\n",
      "\t\tBit:  ID_MAJOR [8, 15]\n",
      "\t\tBit:  ID_MINOR [0, 7]\n",
      "[Cateroty] DMA_0\n",
      "\t[Register] DMA_0_CONTROL\n",
      "\t\tBit:  SCH_RESET [0]\n",
      "\t[Register] DMA_0_DCT0\n",
      "\t\tBit:  CH_RESET0 [8]\n",
      "\t\tBit:  BYTE_MODE0 [3]\n",
      "\t\tBit:  FW_START0 [2]\n",
      "\t\tBit:  INT_EN0 [1]\n",
      "\t\tBit:  CH_EN0 [0]\n",
      "\t[Register] DMA_0_SRC_ADDR0\n",
      "\t\tBit:  DSA0 [0, 31]\n",
      "\t[Register] DMA_0_DEST_ADDR0\n",
      "\t\tBit:  DDA0 [0, 31]\n",
      "\t[Register] DMA_0_CNT0\n",
      "\t\tBit:  DCO0 [0, 31]\n",
      "\t[Register] DMA_0_DCT1\n",
      "\t\tBit:  CH_RESET1 [8]\n",
      "\t\tBit:  BYTE_MODE1 [3]\n",
      "\t\tBit:  FW_START1 [2]\n",
      "\t\tBit:  INT_EN1 [1]\n",
      "\t\tBit:  CH_EN1 [0]\n",
      "\t[Register] DMA_0_SRC_ADDR1\n",
      "\t\tBit:  DSA1 [0, 31]\n",
      "\t[Register] DMA_0_DEST_ADDR1\n",
      "\t\tBit:  DDA1 [0, 31]\n",
      "\t[Register] DMA_0_CNT1\n",
      "\t\tBit:  DCO1 [0, 31]\n",
      "\t[Register] DMA_0_DCT2\n",
      "\t\tBit:  CH_RESET2 [8]\n",
      "\t\tBit:  BYTE_MODE2 [3]\n",
      "\t\tBit:  FW_START2 [2]\n",
      "\t\tBit:  INT_EN2 [1]\n",
      "\t\tBit:  CH_EN2 [0]\n",
      "\t[Register] DMA_0_SRC_ADDR2\n",
      "\t\tBit:  DSA2 [0, 31]\n",
      "\t[Register] DMA_0_DEST_ADDR2\n",
      "\t\tBit:  DDA2 [0, 31]\n",
      "\t[Register] DMA_0_CNT2\n",
      "\t\tBit:  DCO2 [0, 31]\n",
      "\t[Register] DMA_0_DCT3\n",
      "\t\tBit:  CH_RESET3 [8]\n",
      "\t\tBit:  BYTE_MODE3 [3]\n",
      "\t\tBit:  FW_START3 [2]\n",
      "\t\tBit:  INT_EN3 [1]\n",
      "\t\tBit:  CH_EN3 [0]\n",
      "\t[Register] DMA_0_SRC_ADDR3\n",
      "\t\tBit:  DSA3 [0, 31]\n",
      "\t[Register] DMA_0_DEST_ADDR3\n",
      "\t\tBit:  DDA3 [0, 31]\n",
      "\t[Register] DMA_0_CNT3\n",
      "\t\tBit:  DCO3 [0, 31]\n",
      "\t[Register] DMA_0_MISC_CTRL\n",
      "\t\tBit:  TRANS_DONE_CLR [0, 3]\n",
      "\t[Register] DMA_0_DST\n",
      "\t\tBit:  ACT_CH [8, 11]\n",
      "\t\tBit:  TRANS_DONE [0, 3]\n",
      "\t[Register] DMA_0_CURR_DCO0\n",
      "\t\tBit:  CURR_DCO0 [0, 31]\n",
      "\t[Register] DMA_0_CURR_SRC_ADDR0\n",
      "\t\tBit:  CURR_SRC_ADDR0 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DEST_ADDR0\n",
      "\t\tBit:  CURR_DEST_ADDR0 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DCO1\n",
      "\t\tBit:  CURR_DCO1 [0, 31]\n",
      "\t[Register] DMA_0_CURR_SRC_ADDR1\n",
      "\t\tBit:  CURR_SRC_ADDR1 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DEST_ADDR1\n",
      "\t\tBit:  CURR_DEST_ADDR1 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DCO2\n",
      "\t\tBit:  CURR_DCO2 [0, 31]\n",
      "\t[Register] DMA_0_CURR_SRC_ADDR2\n",
      "\t\tBit:  CURR_SRC_ADDR2 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DEST_ADDR2\n",
      "\t\tBit:  CURR_DEST_ADDR2 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DCO3\n",
      "\t\tBit:  CURR_DCO3 [0, 31]\n",
      "\t[Register] DMA_0_CURR_SRC_ADDR3\n",
      "\t\tBit:  CURR_SRC_ADDR3 [0, 31]\n",
      "\t[Register] DMA_0_CURR_DEST_ADDR3\n",
      "\t\tBit:  CURR_DEST_ADDR3 [0, 31]\n",
      "\t[Register] DMA_0_PERIPH_SEL\n",
      "\t\tBit:  PERIPH_SEL1 [1]\n",
      "\t\tBit:  PERIPH_SEL0 [0]\n",
      "[Cateroty] DMA_1\n",
      "\t[Register] DMA_1_CONTROL\n",
      "\t\tBit:  SCH_RESET [0]\n",
      "\t[Register] DMA_1_DCT0\n",
      "\t\tBit:  CH_RESET0 [8]\n",
      "\t\tBit:  BYTE_MODE0 [3]\n",
      "\t\tBit:  FW_START0 [2]\n",
      "\t\tBit:  INT_EN0 [1]\n",
      "\t\tBit:  CH_EN0 [0]\n",
      "\t[Register] DMA_1_SRC_ADDR0\n",
      "\t\tBit:  DSA0 [0, 31]\n",
      "\t[Register] DMA_1_DEST_ADDR0\n",
      "\t\tBit:  DDA0 [0, 31]\n",
      "\t[Register] DMA_1_CNT0\n",
      "\t\tBit:  DCO0 [0, 31]\n",
      "\t[Register] DMA_1_DCT1\n",
      "\t\tBit:  CH_RESET1 [8]\n",
      "\t\tBit:  BYTE_MODE1 [3]\n",
      "\t\tBit:  FW_START1 [2]\n",
      "\t\tBit:  INT_EN1 [1]\n",
      "\t\tBit:  CH_EN1 [0]\n",
      "\t[Register] DMA_1_SRC_ADDR1\n",
      "\t\tBit:  DSA1 [0, 31]\n",
      "\t[Register] DMA_1_DEST_ADDR1\n",
      "\t\tBit:  DDA1 [0, 31]\n",
      "\t[Register] DMA_1_CNT1\n",
      "\t\tBit:  DCO1 [0, 31]\n",
      "\t[Register] DMA_1_DCT2\n",
      "\t\tBit:  CH_RESET2 [8]\n",
      "\t\tBit:  BYTE_MODE2 [3]\n",
      "\t\tBit:  FW_START2 [2]\n",
      "\t\tBit:  INT_EN2 [1]\n",
      "\t\tBit:  CH_EN2 [0]\n",
      "\t[Register] DMA_1_SRC_ADDR2\n",
      "\t\tBit:  DSA2 [0, 31]\n",
      "\t[Register] DMA_1_DEST_ADDR2\n",
      "\t\tBit:  DDA2 [0, 31]\n",
      "\t[Register] DMA_1_CNT2\n",
      "\t\tBit:  DCO2 [0, 31]\n",
      "\t[Register] DMA_1_DCT3\n",
      "\t\tBit:  CH_RESET3 [8]\n",
      "\t\tBit:  BYTE_MODE3 [3]\n",
      "\t\tBit:  FW_START3 [2]\n",
      "\t\tBit:  INT_EN3 [1]\n",
      "\t\tBit:  CH_EN3 [0]\n",
      "\t[Register] DMA_1_SRC_ADDR3\n",
      "\t\tBit:  DSA3 [0, 31]\n",
      "\t[Register] DMA_1_DEST_ADDR3\n",
      "\t\tBit:  DDA3 [0, 31]\n",
      "\t[Register] DMA_1_CNT3\n",
      "\t\tBit:  DCO3 [0, 31]\n",
      "\t[Register] DMA_1_MISC_CTRL\n",
      "\t\tBit:  TRANS_DONE_CLR [0, 3]\n",
      "\t[Register] DMA_1_DST\n",
      "\t\tBit:  ACT_CH [8, 11]\n",
      "\t\tBit:  TRANS_DONE [0, 3]\n",
      "\t[Register] DMA_1_CURR_DCO0\n",
      "\t\tBit:  CURR_DCO0 [0, 31]\n",
      "\t[Register] DMA_1_CURR_SRC_ADDR0\n",
      "\t\tBit:  CURR_SRC_ADDR0 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DEST_ADDR0\n",
      "\t\tBit:  CURR_DEST_ADDR0 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DCO1\n",
      "\t\tBit:  CURR_DCO1 [0, 31]\n",
      "\t[Register] DMA_1_CURR_SRC_ADDR1\n",
      "\t\tBit:  CURR_SRC_ADDR1 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DEST_ADDR1\n",
      "\t\tBit:  CURR_DEST_ADDR1 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DCO2\n",
      "\t\tBit:  CURR_DCO2 [0, 31]\n",
      "\t[Register] DMA_1_CURR_SRC_ADDR2\n",
      "\t\tBit:  CURR_SRC_ADDR2 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DEST_ADDR2\n",
      "\t\tBit:  CURR_DEST_ADDR2 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DCO3\n",
      "\t\tBit:  CURR_DCO3 [0, 31]\n",
      "\t[Register] DMA_1_CURR_SRC_ADDR3\n",
      "\t\tBit:  CURR_SRC_ADDR3 [0, 31]\n",
      "\t[Register] DMA_1_CURR_DEST_ADDR3\n",
      "\t\tBit:  CURR_DEST_ADDR3 [0, 31]\n",
      "\t[Register] DMA_1_PERIPH_SEL\n",
      "\t\tBit:  PERIPH_SEL1 [1]\n",
      "\t\tBit:  PERIPH_SEL0 [0]\n",
      "[Cateroty] DMA_2\n",
      "\t[Register] DMA_2_CONTROL\n",
      "\t\tBit:  SCH_RESET [0]\n",
      "\t[Register] DMA_2_DCT0\n",
      "\t\tBit:  CH_RESET0 [8]\n",
      "\t\tBit:  BYTE_MODE0 [3]\n",
      "\t\tBit:  FW_START0 [2]\n",
      "\t\tBit:  INT_EN0 [1]\n",
      "\t\tBit:  CH_EN0 [0]\n",
      "\t[Register] DMA_2_SRC_ADDR0\n",
      "\t\tBit:  DSA0 [0, 31]\n",
      "\t[Register] DMA_2_DEST_ADDR0\n",
      "\t\tBit:  DDA0 [0, 31]\n",
      "\t[Register] DMA_2_CNT0\n",
      "\t\tBit:  DCO0 [0, 31]\n",
      "\t[Register] DMA_2_DCT1\n",
      "\t\tBit:  CH_RESET1 [8]\n",
      "\t\tBit:  BYTE_MODE1 [3]\n",
      "\t\tBit:  FW_START1 [2]\n",
      "\t\tBit:  INT_EN1 [1]\n",
      "\t\tBit:  CH_EN1 [0]\n",
      "\t[Register] DMA_2_SRC_ADDR1\n",
      "\t\tBit:  DSA1 [0, 31]\n",
      "\t[Register] DMA_2_DEST_ADDR1\n",
      "\t\tBit:  DDA1 [0, 31]\n",
      "\t[Register] DMA_2_CNT1\n",
      "\t\tBit:  DCO1 [0, 31]\n",
      "\t[Register] DMA_2_DCT2\n",
      "\t\tBit:  CH_RESET2 [8]\n",
      "\t\tBit:  BYTE_MODE2 [3]\n",
      "\t\tBit:  FW_START2 [2]\n",
      "\t\tBit:  INT_EN2 [1]\n",
      "\t\tBit:  CH_EN2 [0]\n",
      "\t[Register] DMA_2_SRC_ADDR2\n",
      "\t\tBit:  DSA2 [0, 31]\n",
      "\t[Register] DMA_2_DEST_ADDR2\n",
      "\t\tBit:  DDA2 [0, 31]\n",
      "\t[Register] DMA_2_CNT2\n",
      "\t\tBit:  DCO2 [0, 31]\n",
      "\t[Register] DMA_2_DCT3\n",
      "\t\tBit:  CH_RESET3 [8]\n",
      "\t\tBit:  BYTE_MODE3 [3]\n",
      "\t\tBit:  FW_START3 [2]\n",
      "\t\tBit:  INT_EN3 [1]\n",
      "\t\tBit:  CH_EN3 [0]\n",
      "\t[Register] DMA_2_SRC_ADDR3\n",
      "\t\tBit:  DSA3 [0, 31]\n",
      "\t[Register] DMA_2_DEST_ADDR3\n",
      "\t\tBit:  DDA3 [0, 31]\n",
      "\t[Register] DMA_2_CNT3\n",
      "\t\tBit:  DCO3 [0, 31]\n",
      "\t[Register] DMA_2_MISC_CTRL\n",
      "\t\tBit:  TRANS_DONE_CLR [0, 3]\n",
      "\t[Register] DMA_2_DST\n",
      "\t\tBit:  ACT_CH [8, 11]\n",
      "\t\tBit:  TRANS_DONE [0, 3]\n",
      "\t[Register] DMA_2_CURR_DCO0\n",
      "\t\tBit:  CURR_DCO0 [0, 31]\n",
      "\t[Register] DMA_2_CURR_SRC_ADDR0\n",
      "\t\tBit:  CURR_SRC_ADDR0 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DEST_ADDR0\n",
      "\t\tBit:  CURR_DEST_ADDR0 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DCO1\n",
      "\t\tBit:  CURR_DCO1 [0, 31]\n",
      "\t[Register] DMA_2_CURR_SRC_ADDR1\n",
      "\t\tBit:  CURR_SRC_ADDR1 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DEST_ADDR1\n",
      "\t\tBit:  CURR_DEST_ADDR1 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DCO2\n",
      "\t\tBit:  CURR_DCO2 [0, 31]\n",
      "\t[Register] DMA_2_CURR_SRC_ADDR2\n",
      "\t\tBit:  CURR_SRC_ADDR2 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DEST_ADDR2\n",
      "\t\tBit:  CURR_DEST_ADDR2 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DCO3\n",
      "\t\tBit:  CURR_DCO3 [0, 31]\n",
      "\t[Register] DMA_2_CURR_SRC_ADDR3\n",
      "\t\tBit:  CURR_SRC_ADDR3 [0, 31]\n",
      "\t[Register] DMA_2_CURR_DEST_ADDR3\n",
      "\t\tBit:  CURR_DEST_ADDR3 [0, 31]\n",
      "\t[Register] DMA_2_PERIPH_SEL\n",
      "\t\tBit:  PERIPH_SEL1 [1]\n",
      "\t\tBit:  PERIPH_SEL0 [0]\n",
      "[Cateroty] DMA_3\n",
      "\t[Register] DMA_3_CONTROL\n",
      "\t\tBit:  SCH_RESET [0]\n",
      "\t[Register] DMA_3_DCT0\n",
      "\t\tBit:  CH_RESET0 [8]\n",
      "\t\tBit:  BYTE_MODE0 [3]\n",
      "\t\tBit:  FW_START0 [2]\n",
      "\t\tBit:  INT_EN0 [1]\n",
      "\t\tBit:  CH_EN0 [0]\n",
      "\t[Register] DMA_3_SRC_ADDR0\n",
      "\t\tBit:  DSA0 [0, 31]\n",
      "\t[Register] DMA_3_DEST_ADDR0\n",
      "\t\tBit:  DDA0 [0, 31]\n",
      "\t[Register] DMA_3_CNT0\n",
      "\t\tBit:  DCO0 [0, 31]\n",
      "\t[Register] DMA_3_DCT1\n",
      "\t\tBit:  CH_RESET1 [8]\n",
      "\t\tBit:  BYTE_MODE1 [3]\n",
      "\t\tBit:  FW_START1 [2]\n",
      "\t\tBit:  INT_EN1 [1]\n",
      "\t\tBit:  CH_EN1 [0]\n",
      "\t[Register] DMA_3_SRC_ADDR1\n",
      "\t\tBit:  DSA1 [0, 31]\n",
      "\t[Register] DMA_3_DEST_ADDR1\n",
      "\t\tBit:  DDA1 [0, 31]\n",
      "\t[Register] DMA_3_CNT1\n",
      "\t\tBit:  DCO1 [0, 31]\n",
      "\t[Register] DMA_3_DCT2\n",
      "\t\tBit:  CH_RESET2 [8]\n",
      "\t\tBit:  BYTE_MODE2 [3]\n",
      "\t\tBit:  FW_START2 [2]\n",
      "\t\tBit:  INT_EN2 [1]\n",
      "\t\tBit:  CH_EN2 [0]\n",
      "\t[Register] DMA_3_SRC_ADDR2\n",
      "\t\tBit:  DSA2 [0, 31]\n",
      "\t[Register] DMA_3_DEST_ADDR2\n",
      "\t\tBit:  DDA2 [0, 31]\n",
      "\t[Register] DMA_3_CNT2\n",
      "\t\tBit:  DCO2 [0, 31]\n",
      "\t[Register] DMA_3_DCT3\n",
      "\t\tBit:  CH_RESET3 [8]\n",
      "\t\tBit:  BYTE_MODE3 [3]\n",
      "\t\tBit:  FW_START3 [2]\n",
      "\t\tBit:  INT_EN3 [1]\n",
      "\t\tBit:  CH_EN3 [0]\n",
      "\t[Register] DMA_3_SRC_ADDR3\n",
      "\t\tBit:  DSA3 [0, 31]\n",
      "\t[Register] DMA_3_DEST_ADDR3\n",
      "\t\tBit:  DDA3 [0, 31]\n",
      "\t[Register] DMA_3_CNT3\n",
      "\t\tBit:  DCO3 [0, 31]\n",
      "\t[Register] DMA_3_MISC_CTRL\n",
      "\t\tBit:  TRANS_DONE_CLR [0, 3]\n",
      "\t[Register] DMA_3_DST\n",
      "\t\tBit:  ACT_CH [8, 11]\n",
      "\t\tBit:  TRANS_DONE [0, 3]\n",
      "\t[Register] DMA_3_CURR_DCO0\n",
      "\t\tBit:  CURR_DCO0 [0, 31]\n",
      "\t[Register] DMA_3_CURR_SRC_ADDR0\n",
      "\t\tBit:  CURR_SRC_ADDR0 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DEST_ADDR0\n",
      "\t\tBit:  CURR_DEST_ADDR0 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DCO1\n",
      "\t\tBit:  CURR_DCO1 [0, 31]\n",
      "\t[Register] DMA_3_CURR_SRC_ADDR1\n",
      "\t\tBit:  CURR_SRC_ADDR1 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DEST_ADDR1\n",
      "\t\tBit:  CURR_DEST_ADDR1 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DCO2\n",
      "\t\tBit:  CURR_DCO2 [0, 31]\n",
      "\t[Register] DMA_3_CURR_SRC_ADDR2\n",
      "\t\tBit:  CURR_SRC_ADDR2 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DEST_ADDR2\n",
      "\t\tBit:  CURR_DEST_ADDR2 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DCO3\n",
      "\t\tBit:  CURR_DCO3 [0, 31]\n",
      "\t[Register] DMA_3_CURR_SRC_ADDR3\n",
      "\t\tBit:  CURR_SRC_ADDR3 [0, 31]\n",
      "\t[Register] DMA_3_CURR_DEST_ADDR3\n",
      "\t\tBit:  CURR_DEST_ADDR3 [0, 31]\n",
      "\t[Register] DMA_3_PERIPH_SEL\n",
      "\t\tBit:  PERIPH_SEL1 [1]\n",
      "\t\tBit:  PERIPH_SEL0 [0]\n",
      "[Cateroty] I2C_SLV\n",
      "\t[Register] I2C_SLV_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] I2C_SLV_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] I2C_SLV_STS\n",
      "\t\tBit:  IS_IDLE [15]\n",
      "\t\tBit:  IS_READ [14]\n",
      "\t\tBit:  SCL_FALL [13]\n",
      "\t\tBit:  IS_ADDR [12]\n",
      "\t\tBit:  ACK_FLAG [11]\n",
      "\t\tBit:  DATA_FLAG [10]\n",
      "\t\tBit:  END_FLAG [9]\n",
      "\t\tBit:  START_FLAG [8]\n",
      "\t\tBit:  SDA_ST [6, 7]\n",
      "\t\tBit:  XFER_END_REASON [0, 5]\n",
      "\t[Register] I2C_SLV_CFG\n",
      "\t\tBit:  BUS_IDLE_FLAG [15]\n",
      "\t\tBit:  BUS_IDLE_IEN [14]\n",
      "\t\tBit:  ASYN_ADDR_DIS [13]\n",
      "\t\tBit:  ASYN_START_DIS [12]\n",
      "\t\tBit:  ACK_IEN [11]\n",
      "\t\tBit:  DATA_IEN [10]\n",
      "\t\tBit:  END_IEN [9]\n",
      "\t\tBit:  START_IEN [8]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [7]\n",
      "\t\tBit:  WAKE_TO_EN [6]\n",
      "\t\tBit:  SINGLE_STEP [5]\n",
      "\t\tBit:  TO_EN [4]\n",
      "\t\tBit:  STR_INH [3]\n",
      "\t\tBit:  AUTO_ACK [2]\n",
      "\t\tBit:  ARB_EN [1]\n",
      "\t\tBit:  EN [0]\n",
      "\t[Register] I2C_SLV_INT_CTL\n",
      "\t\tBit:  SCL_CLAMP_DONE [13]\n",
      "\t\tBit:  NACK_DONE [12]\n",
      "\t\tBit:  ACK_DONE [11]\n",
      "\t\tBit:  DATA_DONE [10]\n",
      "\t\tBit:  END_DONE [9]\n",
      "\t\tBit:  START_DONE [8]\n",
      "\t\tBit:  TX_FIFO_WATERMARK_DONE [1]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_DONE [0]\n",
      "\t[Register] I2C_SLV_GPIO\n",
      "\t\tBit:  SCL_PIN [14]\n",
      "\t\tBit:  SDA_PIN [13]\n",
      "\t\tBit:  SCL_PIE [6]\n",
      "\t\tBit:  SDA_PIE [5]\n",
      "\t\tBit:  SCL_OUT [2]\n",
      "\t\tBit:  SDA_OUT [1]\n",
      "\t[Register] I2C_SLV_DEV_ADDR\n",
      "\t\tBit:  ADDR_STRETCH_EN [9]\n",
      "\t\tBit:  AUTO_MODE_EN [8]\n",
      "\t\tBit:  DEV_ADDR [1, 7]\n",
      "\t\tBit:  AUTO_MATCH [0]\n",
      "\t[Register] I2C_SLV_TIMING\n",
      "\t\tBit:  SETUP_VALUE [8, 15]\n",
      "\t\tBit:  HOLD_VALUE [0, 7]\n",
      "\t[Register] I2C_SLV_TIMEOUT\n",
      "\t\tBit:  TO_VALUE [0, 15]\n",
      "\t[Register] I2C_SLV_STS2\n",
      "\t\tBit:  TX_FIFO_WATERMARK_FLAG [3]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_FLAG [2]\n",
      "\t\tBit:  XFER_ERR_FLAG [1]\n",
      "\t\tBit:  ADDR_STRETCH_FLAG [0]\n",
      "\t[Register] I2C_SLV_CFG2\n",
      "\t\tBit:  TX_FIFO_WATERMARK_IEN [9]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_IEN [8]\n",
      "\t\tBit:  SDA_SYNC_SAMPLE [6, 7]\n",
      "\t\tBit:  SCL_DELAY_OVRD [4, 5]\n",
      "\t\tBit:  HW_RST_DET_DIS [3]\n",
      "\t\tBit:  EP0_OUT_DET_DIS [2]\n",
      "\t\tBit:  XFER_ERR_IEN [1]\n",
      "\t\tBit:  ADDR_STRETCH_IEN [0]\n",
      "\t[Register] I2C_SLV_HS_DUMMY_DATA\n",
      "\t\tBit:  HS_DUMMY_DATA_HOLD_EN [9, 11]\n",
      "\t\tBit:  HS_DUMMY_DATA_EN [8]\n",
      "\t\tBit:  HS_DUMMY_DATA [0, 7]\n",
      "\t[Register] I2C_SLV_HS_STS\n",
      "\t\tBit:  HS_RX_DATA_OF_FLAG [11]\n",
      "\t\tBit:  HS_TX_DATA_UF_FLAG [10]\n",
      "\t\tBit:  HS_RX_NOT_EMPTY_FLAG [9]\n",
      "\t\tBit:  HS_TX_NOT_FULL_FLAG [8]\n",
      "\t\tBit:  HS_MODE_STS [0]\n",
      "\t[Register] I2C_SLV_HS_CFG\n",
      "\t\tBit:  SCL_HS_PAD_DIS [14]\n",
      "\t\tBit:  SDA_HS_PAD_DIS [13]\n",
      "\t\tBit:  HS_POP_RX_DATA [12]\n",
      "\t\tBit:  HS_FLUSH_RX_DATA [11]\n",
      "\t\tBit:  HS_FLUSH_TX_DATA [10]\n",
      "\t\tBit:  HS_MODE_RX_TX_DATA_OVRD [8]\n",
      "\t\tBit:  HS_MODE_SLOW_START_DIS [7]\n",
      "\t\tBit:  HS_MODE_SLOW_START_OVRD [6]\n",
      "\t\tBit:  HS_MODE_ASYN_STOP_DIS [5]\n",
      "\t\tBit:  HS_MODE_CLK_GATE_STOP_DIS [4]\n",
      "\t\tBit:  HS_MODE_DEGLITCH_DIS [3]\n",
      "\t\tBit:  HS_MODE_LEGACY_DIS [2]\n",
      "\t\tBit:  HS_MODE_LEGACY_ASE_MODE_EN [1]\n",
      "\t\tBit:  HS_MODE_EN [0]\n",
      "\t[Register] I2C_SLV_HS_MAS_CODE\n",
      "\t\tBit:  HS_ADDR_DATA_FLAG_EN [10]\n",
      "\t\tBit:  HS_ADDR_STRETCH_EN [9]\n",
      "\t\tBit:  HS_AUTO_MODE_EN [8]\n",
      "\t\tBit:  HS_MAS_CODE_MASK [0, 7]\n",
      "\t[Register] I2C_SLV_HS_TIMING\n",
      "\t\tBit:  HS_SETUP_VALUE [8, 15]\n",
      "\t\tBit:  HS_HOLD_VALUE [0, 7]\n",
      "\t[Register] I2C_SLV_HS_TIMEOUT\n",
      "\t\tBit:  HS_TO_VALUE [0, 15]\n",
      "\t[Register] I2C_SLV_HS_STS2\n",
      "\t\tBit:  HS_ADDR_STRETCH_FLAG [0]\n",
      "\t[Register] I2C_SLV_HS_CFG2\n",
      "\t\tBit:  HS_RX_DATA_OF_IEN [11]\n",
      "\t\tBit:  HS_TX_DATA_UF_IEN [10]\n",
      "\t\tBit:  HS_RX_DATA_NOT_EMPTY_IEN [9]\n",
      "\t\tBit:  HS_TX_DATA_NOT_FULL_IEN [8]\n",
      "\t\tBit:  HS_ADDR_STRETCH_IEN [0]\n",
      "\t[Register] I2C_SLV_DMA_FIFO_CFG\n",
      "\t\tBit:  CRC_LSB_FIRST [9]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [8]\n",
      "\t\tBit:  AUTO_POP_EN [6]\n",
      "\t\tBit:  FIFO_MODE_EN [0]\n",
      "\t[Register] I2C_SLV_FIFO_CMD\n",
      "\t\tBit:  RX_FIFO_POP [2]\n",
      "\t\tBit:  RX_FLUSH [1]\n",
      "\t\tBit:  TX_FLUSH [0]\n",
      "\t[Register] I2C_SLV_TX_FIFO_STS\n",
      "\t\tBit:  TX_FIFO_DATACOUNT [8, 13]\n",
      "\t\tBit:  TX_FIFO_FULL [1]\n",
      "\t\tBit:  TX_FIFO_EMPTY [0]\n",
      "\t[Register] I2C_SLV_RX_FIFO_STS\n",
      "\t\tBit:  RX_FIFO_DATACOUNT [8, 13]\n",
      "\t\tBit:  RX_FIFO_FULL [1]\n",
      "\t\tBit:  RX_FIFO_EMPTY [0]\n",
      "\t[Register] I2C_SLV_FIFO_WATERMARK\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [8, 15]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 7]\n",
      "\t[Register] I2C_SLV_TX_COUNTER\n",
      "\t\tBit:  TX_COUNTER [0, 15]\n",
      "\t[Register] I2C_SLV_RX_COUNTER\n",
      "\t\tBit:  RX_COUNTER [0, 15]\n",
      "\t[Register] I2C_SLV_MISC_CTL\n",
      "\t\tBit:  TX_COUNTER_CLR [1]\n",
      "\t\tBit:  RX_COUNTER_CLR [0]\n",
      "[Cateroty] SPIE_SLV_0\n",
      "\t[Register] SPIE_SLV_0_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_0_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_0_STS\n",
      "\t\tBit:  CLK_DETECTED [7]\n",
      "\t\tBit:  TX_LEVEL [5]\n",
      "\t\tBit:  RX_LEVEL [4]\n",
      "\t\tBit:  RX_FULL [3]\n",
      "\t\tBit:  RX_EMPTY [2]\n",
      "\t\tBit:  TX_FULL [1]\n",
      "\t\tBit:  TX_EMPTY [0]\n",
      "\t[Register] SPIE_SLV_0_CFG\n",
      "\t\tBit:  SRQ_STATE [4]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [3]\n",
      "\t\tBit:  CPOL [2]\n",
      "\t\tBit:  CPHA [1]\n",
      "\t\tBit:  EN [0]\n",
      "\t[Register] SPIE_SLV_0_CTL\n",
      "\t\tBit:  CRC_LSB_FIRST [5]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [4]\n",
      "\t\tBit:  RX_FIFO_POP [2]\n",
      "\t\tBit:  RX_FLUSH [1]\n",
      "\t\tBit:  TX_FLUSH [0]\n",
      "\t[Register] SPIE_SLV_0_FIFO_CFG\n",
      "\t\tBit:  AUTO_POP_EN [15]\n",
      "\t\tBit:  RX_THRESHOLD [8, 13]\n",
      "\t\tBit:  TX_THRESHOLD [0, 5]\n",
      "\t[Register] SPIE_SLV_0_FIFO_STS\n",
      "\t\tBit:  RX_BYTES [8, 13]\n",
      "\t\tBit:  TX_BYTES [0, 5]\n",
      "\t[Register] SPIE_SLV_0_UR_DATA\n",
      "\t\tBit:  UR_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_0_COUNT\n",
      "\t\tBit:  COUNT [0, 15]\n",
      "\t[Register] SPIE_SLV_0_INTR_EN\n",
      "\t\tBit:  TFURIE [10]\n",
      "\t\tBit:  TFNEIE [9]\n",
      "\t\tBit:  TFWMIE [8]\n",
      "\t\tBit:  TFBSIE [7]\n",
      "\t\tBit:  RFORIE [6]\n",
      "\t\tBit:  RFNEIE [5]\n",
      "\t\tBit:  RFNETOIE [4]\n",
      "\t\tBit:  RFWMIE [3]\n",
      "\t\tBit:  RFBRIE [2]\n",
      "\t\tBit:  CSLHIE [1]\n",
      "\t\tBit:  CSHLIE [0]\n",
      "\t[Register] SPIE_SLV_0_INTR_CLR\n",
      "\t\tBit:  TFURIC [10]\n",
      "\t\tBit:  TFNEIC [9]\n",
      "\t\tBit:  TFWMIC [8]\n",
      "\t\tBit:  TFBSIC [7]\n",
      "\t\tBit:  RFORIC [6]\n",
      "\t\tBit:  RFNEIC [5]\n",
      "\t\tBit:  RFNETOIC [4]\n",
      "\t\tBit:  RFWMIC [3]\n",
      "\t\tBit:  RFBRIC [2]\n",
      "\t\tBit:  CSLHIC [1]\n",
      "\t\tBit:  CSHLIC [0]\n",
      "\t[Register] SPIE_SLV_0_INTR\n",
      "\t\tBit:  TFURI [10]\n",
      "\t\tBit:  TFNEI [9]\n",
      "\t\tBit:  TFWMI [8]\n",
      "\t\tBit:  TFBSI [7]\n",
      "\t\tBit:  RFORI [6]\n",
      "\t\tBit:  RFNEI [5]\n",
      "\t\tBit:  RFNETOI [4]\n",
      "\t\tBit:  RFWMI [3]\n",
      "\t\tBit:  RFBRI [2]\n",
      "\t\tBit:  CSLHI [1]\n",
      "\t\tBit:  CSHLI [0]\n",
      "\t[Register] SPIE_SLV_0_RFNE_TIMEOUT\n",
      "\t\tBit:  RFNE_TIMEOUT [0, 15]\n",
      "\t[Register] SPIE_SLV_0_BYTE_COUNT\n",
      "\t\tBit:  BYTE_COUNT [0, 15]\n",
      "[Cateroty] SPIE_SLV_1\n",
      "\t[Register] SPIE_SLV_1_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_1_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_1_STS\n",
      "\t\tBit:  CLK_DETECTED [7]\n",
      "\t\tBit:  TX_LEVEL [5]\n",
      "\t\tBit:  RX_LEVEL [4]\n",
      "\t\tBit:  RX_FULL [3]\n",
      "\t\tBit:  RX_EMPTY [2]\n",
      "\t\tBit:  TX_FULL [1]\n",
      "\t\tBit:  TX_EMPTY [0]\n",
      "\t[Register] SPIE_SLV_1_CFG\n",
      "\t\tBit:  SRQ_STATE [4]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [3]\n",
      "\t\tBit:  CPOL [2]\n",
      "\t\tBit:  CPHA [1]\n",
      "\t\tBit:  EN [0]\n",
      "\t[Register] SPIE_SLV_1_CTL\n",
      "\t\tBit:  CRC_LSB_FIRST [5]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [4]\n",
      "\t\tBit:  RX_FIFO_POP [2]\n",
      "\t\tBit:  RX_FLUSH [1]\n",
      "\t\tBit:  TX_FLUSH [0]\n",
      "\t[Register] SPIE_SLV_1_FIFO_CFG\n",
      "\t\tBit:  AUTO_POP_EN [15]\n",
      "\t\tBit:  RX_THRESHOLD [8, 13]\n",
      "\t\tBit:  TX_THRESHOLD [0, 5]\n",
      "\t[Register] SPIE_SLV_1_FIFO_STS\n",
      "\t\tBit:  RX_BYTES [8, 13]\n",
      "\t\tBit:  TX_BYTES [0, 5]\n",
      "\t[Register] SPIE_SLV_1_UR_DATA\n",
      "\t\tBit:  UR_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_1_COUNT\n",
      "\t\tBit:  COUNT [0, 15]\n",
      "\t[Register] SPIE_SLV_1_INTR_EN\n",
      "\t\tBit:  TFURIE [10]\n",
      "\t\tBit:  TFNEIE [9]\n",
      "\t\tBit:  TFWMIE [8]\n",
      "\t\tBit:  TFBSIE [7]\n",
      "\t\tBit:  RFORIE [6]\n",
      "\t\tBit:  RFNEIE [5]\n",
      "\t\tBit:  RFNETOIE [4]\n",
      "\t\tBit:  RFWMIE [3]\n",
      "\t\tBit:  RFBRIE [2]\n",
      "\t\tBit:  CSLHIE [1]\n",
      "\t\tBit:  CSHLIE [0]\n",
      "\t[Register] SPIE_SLV_1_INTR_CLR\n",
      "\t\tBit:  TFURIC [10]\n",
      "\t\tBit:  TFNEIC [9]\n",
      "\t\tBit:  TFWMIC [8]\n",
      "\t\tBit:  TFBSIC [7]\n",
      "\t\tBit:  RFORIC [6]\n",
      "\t\tBit:  RFNEIC [5]\n",
      "\t\tBit:  RFNETOIC [4]\n",
      "\t\tBit:  RFWMIC [3]\n",
      "\t\tBit:  RFBRIC [2]\n",
      "\t\tBit:  CSLHIC [1]\n",
      "\t\tBit:  CSHLIC [0]\n",
      "\t[Register] SPIE_SLV_1_INTR\n",
      "\t\tBit:  TFURI [10]\n",
      "\t\tBit:  TFNEI [9]\n",
      "\t\tBit:  TFWMI [8]\n",
      "\t\tBit:  TFBSI [7]\n",
      "\t\tBit:  RFORI [6]\n",
      "\t\tBit:  RFNEI [5]\n",
      "\t\tBit:  RFNETOI [4]\n",
      "\t\tBit:  RFWMI [3]\n",
      "\t\tBit:  RFBRI [2]\n",
      "\t\tBit:  CSLHI [1]\n",
      "\t\tBit:  CSHLI [0]\n",
      "\t[Register] SPIE_SLV_1_RFNE_TIMEOUT\n",
      "\t\tBit:  RFNE_TIMEOUT [0, 15]\n",
      "\t[Register] SPIE_SLV_1_BYTE_COUNT\n",
      "\t\tBit:  BYTE_COUNT [0, 15]\n",
      "[Cateroty] SPIE_SLV_2\n",
      "\t[Register] SPIE_SLV_2_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_2_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_2_STS\n",
      "\t\tBit:  CLK_DETECTED [7]\n",
      "\t\tBit:  TX_LEVEL [5]\n",
      "\t\tBit:  RX_LEVEL [4]\n",
      "\t\tBit:  RX_FULL [3]\n",
      "\t\tBit:  RX_EMPTY [2]\n",
      "\t\tBit:  TX_FULL [1]\n",
      "\t\tBit:  TX_EMPTY [0]\n",
      "\t[Register] SPIE_SLV_2_CFG\n",
      "\t\tBit:  SRQ_STATE [4]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [3]\n",
      "\t\tBit:  CPOL [2]\n",
      "\t\tBit:  CPHA [1]\n",
      "\t\tBit:  EN [0]\n",
      "\t[Register] SPIE_SLV_2_CTL\n",
      "\t\tBit:  CRC_LSB_FIRST [5]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [4]\n",
      "\t\tBit:  RX_FIFO_POP [2]\n",
      "\t\tBit:  RX_FLUSH [1]\n",
      "\t\tBit:  TX_FLUSH [0]\n",
      "\t[Register] SPIE_SLV_2_FIFO_CFG\n",
      "\t\tBit:  AUTO_POP_EN [15]\n",
      "\t\tBit:  RX_THRESHOLD [8, 13]\n",
      "\t\tBit:  TX_THRESHOLD [0, 5]\n",
      "\t[Register] SPIE_SLV_2_FIFO_STS\n",
      "\t\tBit:  RX_BYTES [8, 13]\n",
      "\t\tBit:  TX_BYTES [0, 5]\n",
      "\t[Register] SPIE_SLV_2_UR_DATA\n",
      "\t\tBit:  UR_DATA [0, 7]\n",
      "\t[Register] SPIE_SLV_2_COUNT\n",
      "\t\tBit:  COUNT [0, 15]\n",
      "\t[Register] SPIE_SLV_2_INTR_EN\n",
      "\t\tBit:  TFURIE [10]\n",
      "\t\tBit:  TFNEIE [9]\n",
      "\t\tBit:  TFWMIE [8]\n",
      "\t\tBit:  TFBSIE [7]\n",
      "\t\tBit:  RFORIE [6]\n",
      "\t\tBit:  RFNEIE [5]\n",
      "\t\tBit:  RFNETOIE [4]\n",
      "\t\tBit:  RFWMIE [3]\n",
      "\t\tBit:  RFBRIE [2]\n",
      "\t\tBit:  CSLHIE [1]\n",
      "\t\tBit:  CSHLIE [0]\n",
      "\t[Register] SPIE_SLV_2_INTR_CLR\n",
      "\t\tBit:  TFURIC [10]\n",
      "\t\tBit:  TFNEIC [9]\n",
      "\t\tBit:  TFWMIC [8]\n",
      "\t\tBit:  TFBSIC [7]\n",
      "\t\tBit:  RFORIC [6]\n",
      "\t\tBit:  RFNEIC [5]\n",
      "\t\tBit:  RFNETOIC [4]\n",
      "\t\tBit:  RFWMIC [3]\n",
      "\t\tBit:  RFBRIC [2]\n",
      "\t\tBit:  CSLHIC [1]\n",
      "\t\tBit:  CSHLIC [0]\n",
      "\t[Register] SPIE_SLV_2_INTR\n",
      "\t\tBit:  TFURI [10]\n",
      "\t\tBit:  TFNEI [9]\n",
      "\t\tBit:  TFWMI [8]\n",
      "\t\tBit:  TFBSI [7]\n",
      "\t\tBit:  RFORI [6]\n",
      "\t\tBit:  RFNEI [5]\n",
      "\t\tBit:  RFNETOI [4]\n",
      "\t\tBit:  RFWMI [3]\n",
      "\t\tBit:  RFBRI [2]\n",
      "\t\tBit:  CSLHI [1]\n",
      "\t\tBit:  CSHLI [0]\n",
      "\t[Register] SPIE_SLV_2_RFNE_TIMEOUT\n",
      "\t\tBit:  RFNE_TIMEOUT [0, 15]\n",
      "\t[Register] SPIE_SLV_2_BYTE_COUNT\n",
      "\t\tBit:  BYTE_COUNT [0, 15]\n",
      "[Cateroty] SPI_MAS_0\n",
      "\t[Register] SPI_MAS_0_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_0_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_0_STS\n",
      "\t\tBit:  RX_FULL [15]\n",
      "\t\tBit:  RX_EMPTY [14]\n",
      "\t\tBit:  TX_FULL [13]\n",
      "\t\tBit:  TX_EMPTY [12]\n",
      "\t\tBit:  COUNT [4]\n",
      "\t\tBit:  ERROR [3]\n",
      "\t\tBit:  STALL [2]\n",
      "\t\tBit:  RX_LEVEL [1]\n",
      "\t\tBit:  TX_LEVEL [0]\n",
      "\t[Register] SPI_MAS_0_CLK\n",
      "\t\tBit:  CPOL [15]\n",
      "\t\tBit:  CPHA [14]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [13]\n",
      "\t\tBit:  CLK_RATIO [0, 6]\n",
      "\t[Register] SPI_MAS_0_CNT\n",
      "\t\tBit:  CNT [0, 15]\n",
      "\t[Register] SPI_MAS_0_CTL\n",
      "\t\tBit:  FLUSH [15]\n",
      "\t\tBit:  RX_FIFO_POP [13]\n",
      "\t\tBit:  RX_THRESHOLD [9, 11]\n",
      "\t\tBit:  TX_THRESHOLD [2, 8]\n",
      "\t\tBit:  TX_STALL [1]\n",
      "\t\tBit:  RX_STALL [0]\n",
      "\t[Register] SPI_MAS_0_INT\n",
      "\t\tBit:  COUNT_INV [12]\n",
      "\t\tBit:  ERROR_INV [11]\n",
      "\t\tBit:  STALL_INV [10]\n",
      "\t\tBit:  RX_LEV_INV [9]\n",
      "\t\tBit:  TX_LEV_INV [8]\n",
      "\t\tBit:  COUNT_IEN [4]\n",
      "\t\tBit:  ERROR_IEN [3]\n",
      "\t\tBit:  STALL_IEN [2]\n",
      "\t\tBit:  RX_LEV_IEN [1]\n",
      "\t\tBit:  TX_LEV_IEN [0]\n",
      "\t[Register] SPI_MAS_0_GPIO\n",
      "\t\tBit:  SSB_PIN [15]\n",
      "\t\tBit:  SSB_PIE [14]\n",
      "\t\tBit:  SSB_POUT [13]\n",
      "\t\tBit:  SSB_PDIR [12]\n",
      "\t\tBit:  SCK_PIN [11]\n",
      "\t\tBit:  SCK_PIE [10]\n",
      "\t\tBit:  SCK_POUT [9]\n",
      "\t\tBit:  SCK_PDIR [8]\n",
      "\t\tBit:  MOSI_PIN [7]\n",
      "\t\tBit:  MOSI_PIE [6]\n",
      "\t\tBit:  MOSI_POUT [5]\n",
      "\t\tBit:  MOSI_PDIR [4]\n",
      "\t\tBit:  MISO_PIN [3]\n",
      "\t\tBit:  MISO_PIE [2]\n",
      "\t\tBit:  MISO_POUT [1]\n",
      "\t\tBit:  MISO_PDIR [0]\n",
      "\t[Register] SPI_MAS_0_CFG\n",
      "\t\tBit:  TX_STALL_SETUP_TIME [5]\n",
      "\t\tBit:  STALL_STS_MODE [4]\n",
      "\t\tBit:  MOSI_HOLD_TIME [2, 3]\n",
      "\t\tBit:  FC_READ_EN [1]\n",
      "\t\tBit:  SPI_MAS_EN [0]\n",
      "\t[Register] SPI_MAS_0_CLK2\n",
      "\t\tBit:  CLK_RATIO2_EN [13]\n",
      "\t\tBit:  CLK_RATIO2 [0, 6]\n",
      "\t[Register] SPI_MAS_0_CRC_CTL\n",
      "\t\tBit:  CRC_INS_REQ [2]\n",
      "\t\tBit:  CRC_LSB_FIRST [1]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [0]\n",
      "\t[Register] SPI_MAS_0_GPIO_MUX_CTRL\n",
      "\t\tBit:  MUX_CTRL6 [24, 27]\n",
      "\t\tBit:  MUX_CTRL5 [20, 23]\n",
      "\t\tBit:  MUX_CTRL4 [16, 19]\n",
      "\t\tBit:  MUX_CTRL3 [12, 15]\n",
      "\t\tBit:  MUX_CTRL2 [8, 11]\n",
      "\t\tBit:  MUX_CTRL1 [4, 7]\n",
      "\t\tBit:  MUX_CTRL0 [0, 3]\n",
      "\t[Register] SPI_MAS_0_GPIO_REG_IN_OUT\n",
      "\t\tBit:  REG_IN [8, 14]\n",
      "\t\tBit:  REG_OUT [0, 6]\n",
      "\t[Register] SPI_MAS_0_MORE_CSN\n",
      "\t\tBit:  SSB3_PIN [11]\n",
      "\t\tBit:  SSB3_PIE [10]\n",
      "\t\tBit:  SSB3_POUT [9]\n",
      "\t\tBit:  SSB3_PDIR [8]\n",
      "\t\tBit:  SSB2_PIN [7]\n",
      "\t\tBit:  SSB2_PIE [6]\n",
      "\t\tBit:  SSB2_POUT [5]\n",
      "\t\tBit:  SSB2_PDIR [4]\n",
      "\t\tBit:  SSB1_PIN [3]\n",
      "\t\tBit:  SSB1_PIE [2]\n",
      "\t\tBit:  SSB1_POUT [1]\n",
      "\t\tBit:  SSB1_PDIR [0]\n",
      "\t[Register] SPI_MAS_0_FIFO_WATERMARKS\n",
      "\t\tBit:  TRIM_LAST [16, 17]\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [8, 14]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 2]\n",
      "\t[Register] SPI_MAS_0_TX32\n",
      "\t\tBit:  TX_DATA32 [0, 31]\n",
      "[Cateroty] SPI_MAS_1\n",
      "\t[Register] SPI_MAS_1_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_1_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_1_STS\n",
      "\t\tBit:  RX_FULL [15]\n",
      "\t\tBit:  RX_EMPTY [14]\n",
      "\t\tBit:  TX_FULL [13]\n",
      "\t\tBit:  TX_EMPTY [12]\n",
      "\t\tBit:  COUNT [4]\n",
      "\t\tBit:  ERROR [3]\n",
      "\t\tBit:  STALL [2]\n",
      "\t\tBit:  RX_LEVEL [1]\n",
      "\t\tBit:  TX_LEVEL [0]\n",
      "\t[Register] SPI_MAS_1_CLK\n",
      "\t\tBit:  CPOL [15]\n",
      "\t\tBit:  CPHA [14]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [13]\n",
      "\t\tBit:  CLK_RATIO [0, 6]\n",
      "\t[Register] SPI_MAS_1_CNT\n",
      "\t\tBit:  CNT [0, 15]\n",
      "\t[Register] SPI_MAS_1_CTL\n",
      "\t\tBit:  FLUSH [15]\n",
      "\t\tBit:  RX_FIFO_POP [13]\n",
      "\t\tBit:  RX_THRESHOLD [9, 11]\n",
      "\t\tBit:  TX_THRESHOLD [2, 8]\n",
      "\t\tBit:  TX_STALL [1]\n",
      "\t\tBit:  RX_STALL [0]\n",
      "\t[Register] SPI_MAS_1_INT\n",
      "\t\tBit:  COUNT_INV [12]\n",
      "\t\tBit:  ERROR_INV [11]\n",
      "\t\tBit:  STALL_INV [10]\n",
      "\t\tBit:  RX_LEV_INV [9]\n",
      "\t\tBit:  TX_LEV_INV [8]\n",
      "\t\tBit:  COUNT_IEN [4]\n",
      "\t\tBit:  ERROR_IEN [3]\n",
      "\t\tBit:  STALL_IEN [2]\n",
      "\t\tBit:  RX_LEV_IEN [1]\n",
      "\t\tBit:  TX_LEV_IEN [0]\n",
      "\t[Register] SPI_MAS_1_GPIO\n",
      "\t\tBit:  SSB_PIN [15]\n",
      "\t\tBit:  SSB_PIE [14]\n",
      "\t\tBit:  SSB_POUT [13]\n",
      "\t\tBit:  SSB_PDIR [12]\n",
      "\t\tBit:  SCK_PIN [11]\n",
      "\t\tBit:  SCK_PIE [10]\n",
      "\t\tBit:  SCK_POUT [9]\n",
      "\t\tBit:  SCK_PDIR [8]\n",
      "\t\tBit:  MOSI_PIN [7]\n",
      "\t\tBit:  MOSI_PIE [6]\n",
      "\t\tBit:  MOSI_POUT [5]\n",
      "\t\tBit:  MOSI_PDIR [4]\n",
      "\t\tBit:  MISO_PIN [3]\n",
      "\t\tBit:  MISO_PIE [2]\n",
      "\t\tBit:  MISO_POUT [1]\n",
      "\t\tBit:  MISO_PDIR [0]\n",
      "\t[Register] SPI_MAS_1_CFG\n",
      "\t\tBit:  TX_STALL_SETUP_TIME [5]\n",
      "\t\tBit:  STALL_STS_MODE [4]\n",
      "\t\tBit:  MOSI_HOLD_TIME [2, 3]\n",
      "\t\tBit:  FC_READ_EN [1]\n",
      "\t\tBit:  SPI_MAS_EN [0]\n",
      "\t[Register] SPI_MAS_1_CLK2\n",
      "\t\tBit:  CLK_RATIO2_EN [13]\n",
      "\t\tBit:  CLK_RATIO2 [0, 6]\n",
      "\t[Register] SPI_MAS_1_CRC_CTL\n",
      "\t\tBit:  CRC_INS_REQ [2]\n",
      "\t\tBit:  CRC_LSB_FIRST [1]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [0]\n",
      "\t[Register] SPI_MAS_1_GPIO_MUX_CTRL\n",
      "\t\tBit:  MUX_CTRL6 [24, 27]\n",
      "\t\tBit:  MUX_CTRL5 [20, 23]\n",
      "\t\tBit:  MUX_CTRL4 [16, 19]\n",
      "\t\tBit:  MUX_CTRL3 [12, 15]\n",
      "\t\tBit:  MUX_CTRL2 [8, 11]\n",
      "\t\tBit:  MUX_CTRL1 [4, 7]\n",
      "\t\tBit:  MUX_CTRL0 [0, 3]\n",
      "\t[Register] SPI_MAS_1_GPIO_REG_IN_OUT\n",
      "\t\tBit:  REG_IN [8, 14]\n",
      "\t\tBit:  REG_OUT [0, 6]\n",
      "\t[Register] SPI_MAS_1_MORE_CSN\n",
      "\t\tBit:  SSB3_PIN [11]\n",
      "\t\tBit:  SSB3_PIE [10]\n",
      "\t\tBit:  SSB3_POUT [9]\n",
      "\t\tBit:  SSB3_PDIR [8]\n",
      "\t\tBit:  SSB2_PIN [7]\n",
      "\t\tBit:  SSB2_PIE [6]\n",
      "\t\tBit:  SSB2_POUT [5]\n",
      "\t\tBit:  SSB2_PDIR [4]\n",
      "\t\tBit:  SSB1_PIN [3]\n",
      "\t\tBit:  SSB1_PIE [2]\n",
      "\t\tBit:  SSB1_POUT [1]\n",
      "\t\tBit:  SSB1_PDIR [0]\n",
      "\t[Register] SPI_MAS_1_FIFO_WATERMARKS\n",
      "\t\tBit:  TRIM_LAST [16, 17]\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [8, 14]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 2]\n",
      "\t[Register] SPI_MAS_1_TX32\n",
      "\t\tBit:  TX_DATA32 [0, 31]\n",
      "[Cateroty] SPI_MAS_2\n",
      "\t[Register] SPI_MAS_2_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_2_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_2_STS\n",
      "\t\tBit:  RX_FULL [15]\n",
      "\t\tBit:  RX_EMPTY [14]\n",
      "\t\tBit:  TX_FULL [13]\n",
      "\t\tBit:  TX_EMPTY [12]\n",
      "\t\tBit:  COUNT [4]\n",
      "\t\tBit:  ERROR [3]\n",
      "\t\tBit:  STALL [2]\n",
      "\t\tBit:  RX_LEVEL [1]\n",
      "\t\tBit:  TX_LEVEL [0]\n",
      "\t[Register] SPI_MAS_2_CLK\n",
      "\t\tBit:  CPOL [15]\n",
      "\t\tBit:  CPHA [14]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [13]\n",
      "\t\tBit:  CLK_RATIO [0, 6]\n",
      "\t[Register] SPI_MAS_2_CNT\n",
      "\t\tBit:  CNT [0, 15]\n",
      "\t[Register] SPI_MAS_2_CTL\n",
      "\t\tBit:  FLUSH [15]\n",
      "\t\tBit:  RX_FIFO_POP [13]\n",
      "\t\tBit:  RX_THRESHOLD [9, 11]\n",
      "\t\tBit:  TX_THRESHOLD [2, 8]\n",
      "\t\tBit:  TX_STALL [1]\n",
      "\t\tBit:  RX_STALL [0]\n",
      "\t[Register] SPI_MAS_2_INT\n",
      "\t\tBit:  COUNT_INV [12]\n",
      "\t\tBit:  ERROR_INV [11]\n",
      "\t\tBit:  STALL_INV [10]\n",
      "\t\tBit:  RX_LEV_INV [9]\n",
      "\t\tBit:  TX_LEV_INV [8]\n",
      "\t\tBit:  COUNT_IEN [4]\n",
      "\t\tBit:  ERROR_IEN [3]\n",
      "\t\tBit:  STALL_IEN [2]\n",
      "\t\tBit:  RX_LEV_IEN [1]\n",
      "\t\tBit:  TX_LEV_IEN [0]\n",
      "\t[Register] SPI_MAS_2_GPIO\n",
      "\t\tBit:  SSB_PIN [15]\n",
      "\t\tBit:  SSB_PIE [14]\n",
      "\t\tBit:  SSB_POUT [13]\n",
      "\t\tBit:  SSB_PDIR [12]\n",
      "\t\tBit:  SCK_PIN [11]\n",
      "\t\tBit:  SCK_PIE [10]\n",
      "\t\tBit:  SCK_POUT [9]\n",
      "\t\tBit:  SCK_PDIR [8]\n",
      "\t\tBit:  MOSI_PIN [7]\n",
      "\t\tBit:  MOSI_PIE [6]\n",
      "\t\tBit:  MOSI_POUT [5]\n",
      "\t\tBit:  MOSI_PDIR [4]\n",
      "\t\tBit:  MISO_PIN [3]\n",
      "\t\tBit:  MISO_PIE [2]\n",
      "\t\tBit:  MISO_POUT [1]\n",
      "\t\tBit:  MISO_PDIR [0]\n",
      "\t[Register] SPI_MAS_2_CFG\n",
      "\t\tBit:  TX_STALL_SETUP_TIME [5]\n",
      "\t\tBit:  STALL_STS_MODE [4]\n",
      "\t\tBit:  MOSI_HOLD_TIME [2, 3]\n",
      "\t\tBit:  FC_READ_EN [1]\n",
      "\t\tBit:  SPI_MAS_EN [0]\n",
      "\t[Register] SPI_MAS_2_CLK2\n",
      "\t\tBit:  CLK_RATIO2_EN [13]\n",
      "\t\tBit:  CLK_RATIO2 [0, 6]\n",
      "\t[Register] SPI_MAS_2_CRC_CTL\n",
      "\t\tBit:  CRC_INS_REQ [2]\n",
      "\t\tBit:  CRC_LSB_FIRST [1]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [0]\n",
      "\t[Register] SPI_MAS_2_GPIO_MUX_CTRL\n",
      "\t\tBit:  MUX_CTRL6 [24, 27]\n",
      "\t\tBit:  MUX_CTRL5 [20, 23]\n",
      "\t\tBit:  MUX_CTRL4 [16, 19]\n",
      "\t\tBit:  MUX_CTRL3 [12, 15]\n",
      "\t\tBit:  MUX_CTRL2 [8, 11]\n",
      "\t\tBit:  MUX_CTRL1 [4, 7]\n",
      "\t\tBit:  MUX_CTRL0 [0, 3]\n",
      "\t[Register] SPI_MAS_2_GPIO_REG_IN_OUT\n",
      "\t\tBit:  REG_IN [8, 14]\n",
      "\t\tBit:  REG_OUT [0, 6]\n",
      "\t[Register] SPI_MAS_2_MORE_CSN\n",
      "\t\tBit:  SSB3_PIN [11]\n",
      "\t\tBit:  SSB3_PIE [10]\n",
      "\t\tBit:  SSB3_POUT [9]\n",
      "\t\tBit:  SSB3_PDIR [8]\n",
      "\t\tBit:  SSB2_PIN [7]\n",
      "\t\tBit:  SSB2_PIE [6]\n",
      "\t\tBit:  SSB2_POUT [5]\n",
      "\t\tBit:  SSB2_PDIR [4]\n",
      "\t\tBit:  SSB1_PIN [3]\n",
      "\t\tBit:  SSB1_PIE [2]\n",
      "\t\tBit:  SSB1_POUT [1]\n",
      "\t\tBit:  SSB1_PDIR [0]\n",
      "\t[Register] SPI_MAS_2_FIFO_WATERMARKS\n",
      "\t\tBit:  TRIM_LAST [16, 17]\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [8, 14]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 2]\n",
      "\t[Register] SPI_MAS_2_TX32\n",
      "\t\tBit:  TX_DATA32 [0, 31]\n",
      "[Cateroty] SPI_MAS_3\n",
      "\t[Register] SPI_MAS_3_TX\n",
      "\t\tBit:  TX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_3_RX\n",
      "\t\tBit:  RX_DATA [0, 7]\n",
      "\t[Register] SPI_MAS_3_STS\n",
      "\t\tBit:  RX_FULL [15]\n",
      "\t\tBit:  RX_EMPTY [14]\n",
      "\t\tBit:  TX_FULL [13]\n",
      "\t\tBit:  TX_EMPTY [12]\n",
      "\t\tBit:  COUNT [4]\n",
      "\t\tBit:  ERROR [3]\n",
      "\t\tBit:  STALL [2]\n",
      "\t\tBit:  RX_LEVEL [1]\n",
      "\t\tBit:  TX_LEVEL [0]\n",
      "\t[Register] SPI_MAS_3_CLK\n",
      "\t\tBit:  CPOL [15]\n",
      "\t\tBit:  CPHA [14]\n",
      "\t\tBit:  MANUAL_UNGATE_CLK [13]\n",
      "\t\tBit:  CLK_RATIO [0, 6]\n",
      "\t[Register] SPI_MAS_3_CNT\n",
      "\t\tBit:  CNT [0, 15]\n",
      "\t[Register] SPI_MAS_3_CTL\n",
      "\t\tBit:  FLUSH [15]\n",
      "\t\tBit:  RX_FIFO_POP [13]\n",
      "\t\tBit:  RX_THRESHOLD [9, 11]\n",
      "\t\tBit:  TX_THRESHOLD [2, 8]\n",
      "\t\tBit:  TX_STALL [1]\n",
      "\t\tBit:  RX_STALL [0]\n",
      "\t[Register] SPI_MAS_3_INT\n",
      "\t\tBit:  COUNT_INV [12]\n",
      "\t\tBit:  ERROR_INV [11]\n",
      "\t\tBit:  STALL_INV [10]\n",
      "\t\tBit:  RX_LEV_INV [9]\n",
      "\t\tBit:  TX_LEV_INV [8]\n",
      "\t\tBit:  COUNT_IEN [4]\n",
      "\t\tBit:  ERROR_IEN [3]\n",
      "\t\tBit:  STALL_IEN [2]\n",
      "\t\tBit:  RX_LEV_IEN [1]\n",
      "\t\tBit:  TX_LEV_IEN [0]\n",
      "\t[Register] SPI_MAS_3_GPIO\n",
      "\t\tBit:  SSB_PIN [15]\n",
      "\t\tBit:  SSB_PIE [14]\n",
      "\t\tBit:  SSB_POUT [13]\n",
      "\t\tBit:  SSB_PDIR [12]\n",
      "\t\tBit:  SCK_PIN [11]\n",
      "\t\tBit:  SCK_PIE [10]\n",
      "\t\tBit:  SCK_POUT [9]\n",
      "\t\tBit:  SCK_PDIR [8]\n",
      "\t\tBit:  MOSI_PIN [7]\n",
      "\t\tBit:  MOSI_PIE [6]\n",
      "\t\tBit:  MOSI_POUT [5]\n",
      "\t\tBit:  MOSI_PDIR [4]\n",
      "\t\tBit:  MISO_PIN [3]\n",
      "\t\tBit:  MISO_PIE [2]\n",
      "\t\tBit:  MISO_POUT [1]\n",
      "\t\tBit:  MISO_PDIR [0]\n",
      "\t[Register] SPI_MAS_3_CFG\n",
      "\t\tBit:  TX_STALL_SETUP_TIME [5]\n",
      "\t\tBit:  STALL_STS_MODE [4]\n",
      "\t\tBit:  MOSI_HOLD_TIME [2, 3]\n",
      "\t\tBit:  FC_READ_EN [1]\n",
      "\t\tBit:  SPI_MAS_EN [0]\n",
      "\t[Register] SPI_MAS_3_CLK2\n",
      "\t\tBit:  CLK_RATIO2_EN [13]\n",
      "\t\tBit:  CLK_RATIO2 [0, 6]\n",
      "\t[Register] SPI_MAS_3_CRC_CTL\n",
      "\t\tBit:  CRC_INS_REQ [2]\n",
      "\t\tBit:  CRC_LSB_FIRST [1]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [0]\n",
      "\t[Register] SPI_MAS_3_GPIO_MUX_CTRL\n",
      "\t\tBit:  MUX_CTRL6 [24, 27]\n",
      "\t\tBit:  MUX_CTRL5 [20, 23]\n",
      "\t\tBit:  MUX_CTRL4 [16, 19]\n",
      "\t\tBit:  MUX_CTRL3 [12, 15]\n",
      "\t\tBit:  MUX_CTRL2 [8, 11]\n",
      "\t\tBit:  MUX_CTRL1 [4, 7]\n",
      "\t\tBit:  MUX_CTRL0 [0, 3]\n",
      "\t[Register] SPI_MAS_3_GPIO_REG_IN_OUT\n",
      "\t\tBit:  REG_IN [8, 14]\n",
      "\t\tBit:  REG_OUT [0, 6]\n",
      "\t[Register] SPI_MAS_3_MORE_CSN\n",
      "\t\tBit:  SSB3_PIN [11]\n",
      "\t\tBit:  SSB3_PIE [10]\n",
      "\t\tBit:  SSB3_POUT [9]\n",
      "\t\tBit:  SSB3_PDIR [8]\n",
      "\t\tBit:  SSB2_PIN [7]\n",
      "\t\tBit:  SSB2_PIE [6]\n",
      "\t\tBit:  SSB2_POUT [5]\n",
      "\t\tBit:  SSB2_PDIR [4]\n",
      "\t\tBit:  SSB1_PIN [3]\n",
      "\t\tBit:  SSB1_PIE [2]\n",
      "\t\tBit:  SSB1_POUT [1]\n",
      "\t\tBit:  SSB1_PDIR [0]\n",
      "\t[Register] SPI_MAS_3_FIFO_WATERMARKS\n",
      "\t\tBit:  TRIM_LAST [16, 17]\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [8, 14]\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 2]\n",
      "\t[Register] SPI_MAS_3_TX32\n",
      "\t\tBit:  TX_DATA32 [0, 31]\n",
      "[Cateroty] QSPI\n",
      "\t[Register] QSPI_CONTROL0\n",
      "\t\tBit:  CRC_LSB_FIRST [13]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [12]\n",
      "\t\tBit:  AUTO_POP_EN [11]\n",
      "\t\tBit:  USE_NOT_INV_MAS_RX_CLK [10]\n",
      "\t\tBit:  MAN_SYS_CLK_SEL [9]\n",
      "\t\tBit:  MAN_SYS_CLK_GATE_EN [8]\n",
      "\t\tBit:  INST_MODE [6, 7]\n",
      "\t\tBit:  TIMING_MODE [4, 5]\n",
      "\t\tBit:  IO_MODE [2, 3]\n",
      "\t\tBit:  MAS_MODE [1]\n",
      "\t\tBit:  QSPI_EN [0]\n",
      "\t[Register] QSPI_CONTROL1\n",
      "\t\tBit:  DUMMY_END [8, 15]\n",
      "\t\tBit:  DUMMY_START [0, 7]\n",
      "\t[Register] QSPI_CONTROL2\n",
      "\t\tBit:  RX_FIFO_POP [3]\n",
      "\t\tBit:  TX_FIFO_RESET [2]\n",
      "\t\tBit:  RX_FIFO_RESET [1]\n",
      "\t\tBit:  FSM_RESET [0]\n",
      "\t[Register] QSPI_MAS_CONTROL\n",
      "\t\tBit:  NUM_EXT_CLK [4, 7]\n",
      "\t\tBit:  SEND_PKT_IS_READ [1]\n",
      "\t\tBit:  SEND_PKT [0]\n",
      "\t[Register] QSPI_SLV_CONTROL\n",
      "\t\tBit:  RCVD_PKT_IS_READ [0]\n",
      "\t[Register] QSPI_TX_FIFO_CONTROL\n",
      "\t\tBit:  TX_FIFO_DATA [0, 7]\n",
      "\t[Register] QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_TO_SEND_LOW [0, 15]\n",
      "\t[Register] QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_TO_SEND_HIGH [0]\n",
      "\t[Register] QSPI_TX_FIFO_WATERMARK_THRESHOLD\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [0, 7]\n",
      "\t[Register] QSPI_TX_FIFO_UNDERRUN_DATA\n",
      "\t\tBit:  TX_FIFO_UR_DATA [0, 7]\n",
      "\t[Register] QSPI_TX_FIFO_TIMER\n",
      "\t\tBit:  TX_FIFO_FULL_TIMER [0, 15]\n",
      "\t[Register] QSPI_RX_FIFO_CONTROL\n",
      "\t\tBit:  RX_FIFO_DATA [0, 7]\n",
      "\t[Register] QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_TO_RCV_LOW [0, 15]\n",
      "\t[Register] QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_TO_RCV_HIGH [0]\n",
      "\t[Register] QSPI_RX_FIFO_WATERMARK_THRESHOLD\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 7]\n",
      "\t[Register] QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT\n",
      "\t\tBit:  RX_FIFO_NOT_EMPTY_TIMEOUT [0, 15]\n",
      "\t[Register] QSPI_INTERRUPT_ENABLE\n",
      "\t\tBit:  TFURIE [11]\n",
      "\t\tBit:  TFNEIE [10]\n",
      "\t\tBit:  TFWMIE [9]\n",
      "\t\tBit:  TFFTOIE [8]\n",
      "\t\tBit:  TFBSIE [7]\n",
      "\t\tBit:  RFORIE [6]\n",
      "\t\tBit:  RFNEIE [5]\n",
      "\t\tBit:  RFNETOIE [4]\n",
      "\t\tBit:  RFWMIE [3]\n",
      "\t\tBit:  RFBRIE [2]\n",
      "\t\tBit:  CSLHIE [1]\n",
      "\t\tBit:  CSHLIE [0]\n",
      "\t[Register] QSPI_INTERRUPT_CLR\n",
      "\t\tBit:  TFURIC [11]\n",
      "\t\tBit:  TFNEIC [10]\n",
      "\t\tBit:  TFWMIC [9]\n",
      "\t\tBit:  TFFTOIC [8]\n",
      "\t\tBit:  TFBSIC [7]\n",
      "\t\tBit:  RFORIC [6]\n",
      "\t\tBit:  RFNEIC [5]\n",
      "\t\tBit:  RFNETOIC [4]\n",
      "\t\tBit:  RFWMIC [3]\n",
      "\t\tBit:  RFBRIC [2]\n",
      "\t\tBit:  CSLHIC [1]\n",
      "\t\tBit:  CSHLIC [0]\n",
      "\t[Register] QSPI_PAD_CONTROL0\n",
      "\t\tBit:  FW_PAD_CTRL [8]\n",
      "\t\tBit:  CLK_IE [6]\n",
      "\t\tBit:  CLK_OE [5]\n",
      "\t\tBit:  CLK_OUT [4]\n",
      "\t\tBit:  CS_IE [2]\n",
      "\t\tBit:  CS_OE [1]\n",
      "\t\tBit:  CS_OUT [0]\n",
      "\t[Register] QSPI_PAD_CONTROL1\n",
      "\t\tBit:  IO3_IE [14]\n",
      "\t\tBit:  IO3_OE [13]\n",
      "\t\tBit:  IO3_OUT [12]\n",
      "\t\tBit:  IO2_IE [10]\n",
      "\t\tBit:  IO2_OE [9]\n",
      "\t\tBit:  IO2_OUT [8]\n",
      "\t\tBit:  IO1_IE [6]\n",
      "\t\tBit:  IO1_OE [5]\n",
      "\t\tBit:  IO1_OUT [4]\n",
      "\t\tBit:  IO0_IE [2]\n",
      "\t\tBit:  IO0_OE [1]\n",
      "\t\tBit:  IO0_OUT [0]\n",
      "\t[Register] QSPI_INTERRUPT\n",
      "\t\tBit:  TFURI [11]\n",
      "\t\tBit:  TFNEI [10]\n",
      "\t\tBit:  TFWMI [9]\n",
      "\t\tBit:  TFFTOI [8]\n",
      "\t\tBit:  TFBSI [7]\n",
      "\t\tBit:  RFORI [6]\n",
      "\t\tBit:  RFNEI [5]\n",
      "\t\tBit:  RFNETOI [4]\n",
      "\t\tBit:  RFWMI [3]\n",
      "\t\tBit:  RFBRI [2]\n",
      "\t\tBit:  CSLHI [1]\n",
      "\t\tBit:  CSHLI [0]\n",
      "\t[Register] QSPI_TX_FIFO_NUM_BYTES_SENT_LOW\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_SENT_LOW [0, 15]\n",
      "\t[Register] QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_SENT_HIGH [0]\n",
      "\t[Register] QSPI_TX_FIFO_NUM_BYTES_LEFT\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_LEFT [0, 7]\n",
      "\t[Register] QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_RCVD_LOW [0, 15]\n",
      "\t[Register] QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_RCVD_HIGH [0]\n",
      "\t[Register] QSPI_RX_FIFO_NUM_BYTES_LEFT\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_LEFT [0, 7]\n",
      "[Cateroty] FLASH_QSPI\n",
      "\t[Register] FLASH_QSPI_CONTROL0\n",
      "\t\tBit:  ADDR_MODE [14, 15]\n",
      "\t\tBit:  CRC_LSB_FIRST [13]\n",
      "\t\tBit:  AUTO_CRC_INS_EN [12]\n",
      "\t\tBit:  AUTO_POP_EN [11]\n",
      "\t\tBit:  USE_NOT_INV_MAS_RX_CLK [10]\n",
      "\t\tBit:  MAN_SYS_CLK_SEL [9]\n",
      "\t\tBit:  MAN_SYS_CLK_GATE_EN [8]\n",
      "\t\tBit:  INST_MODE [6, 7]\n",
      "\t\tBit:  TIMING_MODE [4, 5]\n",
      "\t\tBit:  IO_MODE [2, 3]\n",
      "\t\tBit:  MAS_MODE [1]\n",
      "\t\tBit:  QSPI_EN [0]\n",
      "\t[Register] FLASH_QSPI_CONTROL1\n",
      "\t\tBit:  DUMMY_END [8, 15]\n",
      "\t\tBit:  DUMMY_START [0, 7]\n",
      "\t[Register] FLASH_QSPI_CONTROL2\n",
      "\t\tBit:  RX_FIFO_POP [3]\n",
      "\t\tBit:  TX_FIFO_RESET [2]\n",
      "\t\tBit:  RX_FIFO_RESET [1]\n",
      "\t\tBit:  FSM_RESET [0]\n",
      "\t[Register] FLASH_QSPI_MAS_CONTROL\n",
      "\t\tBit:  NUM_EXT_CLK [4, 7]\n",
      "\t\tBit:  SEND_PKT_IS_READ [1]\n",
      "\t\tBit:  SEND_PKT [0]\n",
      "\t[Register] FLASH_QSPI_SLV_CONTROL\n",
      "\t\tBit:  RCVD_PKT_IS_READ [0]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_CONTROL\n",
      "\t\tBit:  TX_FIFO_DATA [0, 7]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_LOW\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_TO_SEND_LOW [0, 15]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_NUM_BYTES_TO_SEND_HIGH\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_TO_SEND_HIGH [0]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_WATERMARK_THRESHOLD\n",
      "\t\tBit:  TX_FIFO_WATERMARK_THR [0, 7]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_UNDERRUN_DATA\n",
      "\t\tBit:  TX_FIFO_UR_DATA [0, 7]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_TIMER\n",
      "\t\tBit:  TX_FIFO_FULL_TIMER [0, 15]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_CONTROL\n",
      "\t\tBit:  RX_FIFO_DATA [0, 7]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_LOW\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_TO_RCV_LOW [0, 15]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NUM_BYTES_TO_RCV_HIGH\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_TO_RCV_HIGH [0]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_WATERMARK_THRESHOLD\n",
      "\t\tBit:  RX_FIFO_WATERMARK_THR [0, 7]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NOT_EMPTY_TIMEOUT\n",
      "\t\tBit:  RX_FIFO_NOT_EMPTY_TIMEOUT [0, 15]\n",
      "\t[Register] FLASH_QSPI_INTERRUPT_ENABLE\n",
      "\t\tBit:  TFURIE [11]\n",
      "\t\tBit:  TFNEIE [10]\n",
      "\t\tBit:  TFWMIE [9]\n",
      "\t\tBit:  TFFTOIE [8]\n",
      "\t\tBit:  TFBSIE [7]\n",
      "\t\tBit:  RFORIE [6]\n",
      "\t\tBit:  RFNEIE [5]\n",
      "\t\tBit:  RFNETOIE [4]\n",
      "\t\tBit:  RFWMIE [3]\n",
      "\t\tBit:  RFBRIE [2]\n",
      "\t\tBit:  CSLHIE [1]\n",
      "\t\tBit:  CSHLIE [0]\n",
      "\t[Register] FLASH_QSPI_INTERRUPT_CLR\n",
      "\t\tBit:  TFURIC [11]\n",
      "\t\tBit:  TFNEIC [10]\n",
      "\t\tBit:  TFWMIC [9]\n",
      "\t\tBit:  TFFTOIC [8]\n",
      "\t\tBit:  TFBSIC [7]\n",
      "\t\tBit:  RFORIC [6]\n",
      "\t\tBit:  RFNEIC [5]\n",
      "\t\tBit:  RFNETOIC [4]\n",
      "\t\tBit:  RFWMIC [3]\n",
      "\t\tBit:  RFBRIC [2]\n",
      "\t\tBit:  CSLHIC [1]\n",
      "\t\tBit:  CSHLIC [0]\n",
      "\t[Register] FLASH_QSPI_PAD_CONTROL0\n",
      "\t\tBit:  FW_PAD_CTRL [8]\n",
      "\t\tBit:  CLK_IE [6]\n",
      "\t\tBit:  CLK_OE [5]\n",
      "\t\tBit:  CLK_OUT [4]\n",
      "\t\tBit:  CS_IE [2]\n",
      "\t\tBit:  CS_OE [1]\n",
      "\t\tBit:  CS_OUT [0]\n",
      "\t[Register] FLASH_QSPI_PAD_CONTROL1\n",
      "\t\tBit:  IO3_IE [14]\n",
      "\t\tBit:  IO3_OE [13]\n",
      "\t\tBit:  IO3_OUT [12]\n",
      "\t\tBit:  IO2_IE [10]\n",
      "\t\tBit:  IO2_OE [9]\n",
      "\t\tBit:  IO2_OUT [8]\n",
      "\t\tBit:  IO1_IE [6]\n",
      "\t\tBit:  IO1_OE [5]\n",
      "\t\tBit:  IO1_OUT [4]\n",
      "\t\tBit:  IO0_IE [2]\n",
      "\t\tBit:  IO0_OE [1]\n",
      "\t\tBit:  IO0_OUT [0]\n",
      "\t[Register] FLASH_QSPI_INTERRUPT\n",
      "\t\tBit:  TFURI [11]\n",
      "\t\tBit:  TFNEI [10]\n",
      "\t\tBit:  TFWMI [9]\n",
      "\t\tBit:  TFFTOI [8]\n",
      "\t\tBit:  TFBSI [7]\n",
      "\t\tBit:  RFORI [6]\n",
      "\t\tBit:  RFNEI [5]\n",
      "\t\tBit:  RFNETOI [4]\n",
      "\t\tBit:  RFWMI [3]\n",
      "\t\tBit:  RFBRI [2]\n",
      "\t\tBit:  CSLHI [1]\n",
      "\t\tBit:  CSHLI [0]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_LOW\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_SENT_LOW [0, 15]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_NUM_BYTES_SENT_HIGH\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_SENT_HIGH [0]\n",
      "\t[Register] FLASH_QSPI_TX_FIFO_NUM_BYTES_LEFT\n",
      "\t\tBit:  TX_FIFO_NUM_BYTES_LEFT [0, 7]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_LOW\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_RCVD_LOW [0, 15]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NUM_BYTES_RCVD_HIGH\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_RCVD_HIGH [0]\n",
      "\t[Register] FLASH_QSPI_RX_FIFO_NUM_BYTES_LEFT\n",
      "\t\tBit:  RX_FIFO_NUM_BYTES_LEFT [0, 7]\n",
      "\t[Register] FLASH_QSPI_CONTROL3\n",
      "\t\tBit:  DPROP_SEL [5, 6]\n",
      "\t\tBit:  W [4]\n",
      "\t\tBit:  HOLD [3]\n",
      "\t\tBit:  W_OE [2]\n",
      "\t\tBit:  HOLD_OE [1]\n",
      "\t\tBit:  NO_ADDR [0]\n",
      "[Cateroty] CRC16\n",
      "\t[Register] CRC_CONTROL_COMMON\n",
      "\t\tBit:  CRC_RESET_ALL [0]\n",
      "\t[Register] CRC_CONTROL_0\n",
      "\t\tBit:  SEL_CRC_ALG_0 [11]\n",
      "\t\tBit:  SEL_CH_0 [10]\n",
      "\t\tBit:  SEL_DELAY_CH1_0 [9]\n",
      "\t\tBit:  SEL_DELAY_CH0_0 [8]\n",
      "\t\tBit:  HOLD_0 [2]\n",
      "\t\tBit:  INIT_0 [1]\n",
      "\t\tBit:  CLK_EN_0 [0]\n",
      "\t[Register] CRC_INIT_VAL_0\n",
      "\t\tBit:  INIT_VAL_0 [0, 15]\n",
      "\t[Register] CRC_MAN_0\n",
      "\t\tBit:  CRC_EN_MAN_0 [8]\n",
      "\t\tBit:  DATA_IN_MAN_0 [0, 7]\n",
      "\t[Register] CRC_OUT_0\n",
      "\t\tBit:  CRC_OUT_0 [0, 15]\n",
      "\t[Register] CRC_CONTROL_1\n",
      "\t\tBit:  SEL_CRC_ALG_1 [11]\n",
      "\t\tBit:  SEL_CH_1 [10]\n",
      "\t\tBit:  SEL_DELAY_CH1_1 [9]\n",
      "\t\tBit:  SEL_DELAY_CH0_1 [8]\n",
      "\t\tBit:  HOLD_1 [2]\n",
      "\t\tBit:  INIT_1 [1]\n",
      "\t\tBit:  CLK_EN_1 [0]\n",
      "\t[Register] CRC_INIT_VAL_1\n",
      "\t\tBit:  INIT_VAL_1 [0, 15]\n",
      "\t[Register] CRC_MAN_1\n",
      "\t\tBit:  CRC_EN_MAN_1 [8]\n",
      "\t\tBit:  DATA_IN_MAN_1 [0, 7]\n",
      "\t[Register] CRC_OUT_1\n",
      "\t\tBit:  CRC_OUT_1 [0, 15]\n",
      "\t[Register] CRC_CONTROL_2\n",
      "\t\tBit:  SEL_CRC_ALG_2 [11]\n",
      "\t\tBit:  SEL_CH_2 [10]\n",
      "\t\tBit:  SEL_DELAY_CH1_2 [9]\n",
      "\t\tBit:  SEL_DELAY_CH0_2 [8]\n",
      "\t\tBit:  HOLD_2 [2]\n",
      "\t\tBit:  INIT_2 [1]\n",
      "\t\tBit:  CLK_EN_2 [0]\n",
      "\t[Register] CRC_INIT_VAL_2\n",
      "\t\tBit:  INIT_VAL_2 [0, 15]\n",
      "\t[Register] CRC_MAN_2\n",
      "\t\tBit:  CRC_EN_MAN_2 [8]\n",
      "\t\tBit:  DATA_IN_MAN_2 [0, 7]\n",
      "\t[Register] CRC_OUT_2\n",
      "\t\tBit:  CRC_OUT_2 [0, 15]\n",
      "\t[Register] CRC_CONTROL_3\n",
      "\t\tBit:  SEL_CRC_ALG_3 [11]\n",
      "\t\tBit:  SEL_CH_3 [10]\n",
      "\t\tBit:  SEL_DELAY_CH1_3 [9]\n",
      "\t\tBit:  SEL_DELAY_CH0_3 [8]\n",
      "\t\tBit:  HOLD_3 [2]\n",
      "\t\tBit:  INIT_3 [1]\n",
      "\t\tBit:  CLK_EN_3 [0]\n",
      "\t[Register] CRC_INIT_VAL_3\n",
      "\t\tBit:  INIT_VAL_3 [0, 15]\n",
      "\t[Register] CRC_MAN_3\n",
      "\t\tBit:  CRC_EN_MAN_3 [8]\n",
      "\t\tBit:  DATA_IN_MAN_3 [0, 7]\n",
      "\t[Register] CRC_OUT_3\n",
      "\t\tBit:  CRC_OUT_3 [0, 15]\n",
      "[Cateroty] BLOCK_CIPHER\n",
      "\t[Register] XXTEA_CODE0\n",
      "\t\tBit:  MSW_01 [16, 31]\n",
      "\t\tBit:  LSW_00 [0, 15]\n",
      "\t[Register] XXTEA_CODE1\n",
      "\t\tBit:  MSW_03 [16, 31]\n",
      "\t\tBit:  LSW_02 [0, 15]\n",
      "\t[Register] XXTEA_CODE2\n",
      "\t\tBit:  MSW_05 [16, 31]\n",
      "\t\tBit:  LSW_04 [0, 15]\n",
      "\t[Register] XXTEA_CODE3\n",
      "\t\tBit:  MSW_07 [16, 31]\n",
      "\t\tBit:  LSW_06 [0, 15]\n",
      "\t[Register] XXTEA_STATUS\n",
      "\t\tBit:  MODE [15]\n",
      "\t\tBit:  WORKING [1]\n",
      "\t\tBit:  START [0]\n",
      "\t[Register] XXTEA_KEY0\n",
      "\t\tBit:  MSW_0A [16, 31]\n",
      "\t\tBit:  LSW_09 [0, 15]\n",
      "\t[Register] XXTEA_KEY1\n",
      "\t\tBit:  MSW_0C [16, 31]\n",
      "\t\tBit:  LSW_0B [0, 15]\n",
      "\t[Register] XXTEA_KEY2\n",
      "\t\tBit:  MSW_0E [16, 31]\n",
      "\t\tBit:  LSW_0D [0, 15]\n",
      "\t[Register] XXTEA_KEY3\n",
      "\t\tBit:  MSW_10 [16, 31]\n",
      "\t\tBit:  LSW_0F [0, 15]\n",
      "[Cateroty] OTP\n",
      "\t[Register] OTP_CTRL\n",
      "\t\tBit:  SOFTRESTART [4]\n",
      "\t\tBit:  SAFE_MODE [3]\n",
      "\t\tBit:  PD [2]\n",
      "\t\tBit:  SP [1]\n",
      "\t\tBit:  SOFRESET [0]\n",
      "\t[Register] OTP_REG_ADDRESS\n",
      "\t\tBit:  DAP [7]\n",
      "\t\tBit:  NC [6]\n",
      "\t\tBit:  REG_OFFSET [0, 5]\n",
      "\t[Register] OTP_WDATA\n",
      "\t\tBit:  Data [0, 31]\n",
      "\t[Register] OTP_REG_WR_BYTECOUNT\n",
      "\t\tBit:  BYTECOUNT [0, 1]\n",
      "\t[Register] OTP_ADDRESS\n",
      "\t\tBit:  OTP_ADDRESS [0, 11]\n",
      "\t[Register] OTP_COMMAND\n",
      "\t\tBit:  auto_inc [4]\n",
      "\t\tBit:  reserved [3]\n",
      "\t\tBit:  CMD [0, 2]\n",
      "\t[Register] OTP_INTR_EN\n",
      "\t\tBit:  IE_DED [9]\n",
      "\t\tBit:  IE_SEC [8]\n",
      "\t\tBit:  IE_KEYREAD_DONE [7]\n",
      "\t\tBit:  IE_RWFSM_WDOG_EXP [6]\n",
      "\t\tBit:  IE_OTPRD_DONE [5]\n",
      "\t\tBit:  IE_REGWR_DONE [4]\n",
      "\t\tBit:  IE_REGRD_DONE [3]\n",
      "\t\tBit:  IE_PROG_DONE [2]\n",
      "\t\tBit:  IE_BIST_DONE [1]\n",
      "\t\tBit:  IE_BOOT_DONE [0]\n",
      "\t[Register] OTP_INTR_STATUS\n",
      "\t\tBit:  IS_DED [9]\n",
      "\t\tBit:  IS_SEC [8]\n",
      "\t\tBit:  IS_KEYREAD_DONE [7]\n",
      "\t\tBit:  IS_RWFSM_WDOG_EXP [6]\n",
      "\t\tBit:  IS_OTPRD_DONE [5]\n",
      "\t\tBit:  IS_REGWR_DONE [4]\n",
      "\t\tBit:  IS_REGRD_DONE [3]\n",
      "\t\tBit:  IS_PROG_DONE [2]\n",
      "\t\tBit:  IS_BIST_DONE [1]\n",
      "\t\tBit:  IS_BOOT_DONE [0]\n",
      "\t[Register] OTP_STATUS\n",
      "\t\tBit:  BUSY [7]\n",
      "\t\tBit:  rsvd [6]\n",
      "\t\tBit:  pass_fail_status [4, 5]\n",
      "\t\tBit:  Soak_Counter [0, 3]\n",
      "\t[Register] OTP_RDDATA_STATUS\n",
      "\t\tBit:  SEC_ECC [11]\n",
      "\t\tBit:  DED_ECC [10]\n",
      "\t\tBit:  PARITY [0, 9]\n",
      "\t[Register] OTP_RD_DATA\n",
      "\t\tBit:  RDATA [0, 31]\n",
      "\t[Register] OTP_WDT_VAL\n",
      "\t\tBit:  VAL [0, 31]\n",
      "\t[Register] OTP_DEBUG_UNLOCK\n",
      "\t\tBit:  DEBUG_UNLOCK [0, 31]\n",
      "[Cateroty] ETP\n",
      "\t[Register] ETP_CTL\n",
      "\t\tBit:  DBG_OP_MODE [12, 15]\n",
      "\t\tBit:  READ_NUM [8, 11]\n",
      "\t\tBit:  SPARE_0 [7]\n",
      "\t\tBit:  DIV_O [5, 6]\n",
      "\t\tBit:  NO_HALT [4]\n",
      "\t\tBit:  DISABLE [3]\n",
      "\t\tBit:  DBG_OP_EN [2]\n",
      "\t\tBit:  PEN [1]\n",
      "\t\tBit:  EN [0]\n",
      "\t[Register] ETP_BLRD_LEN\n",
      "\t\tBit:  NO_INC_R [15]\n",
      "\t\tBit:  BLK_LEN_R [0, 14]\n",
      "\t[Register] ETP_BLWR_LEN\n",
      "\t\tBit:  NO_INC_W [15]\n",
      "\t\tBit:  BLK_LEN_W [0, 14]\n",
      "\t[Register] ETP_IOS\n",
      "\t\tBit:  OUT_SEL1 [12, 13]\n",
      "\t\tBit:  OUT_SEL0 [8, 9]\n",
      "\t\tBit:  IN_MODE [2, 4]\n",
      "\t\tBit:  OUT_MODE [0, 1]\n",
      "\t[Register] ETP_ATTN\n",
      "\t\tBit:  VLD [15]\n",
      "\t[Register] ETP_STATUS\n",
      "\t\tBit:  WR_CMD_ERR [9]\n",
      "\t\tBit:  RD_CMD_ERR [8]\n",
      "\t\tBit:  WR_TRANS_EN [4]\n",
      "\t\tBit:  BLWR_TRANS_DISABLE [3]\n",
      "\t\tBit:  INCSZ [1, 2]\n",
      "\t\tBit:  DPA [0]\n",
      "\t[Register] ETP_CTL2\n",
      "\t\tBit:  TEST_MODE_SCAN_COMP_SW [6]\n",
      "\t\tBit:  TEST_MODE_SCAN_MULTICHAIN_SW [5]\n",
      "\t\tBit:  TEST_MODE_SCAN_SW [4]\n",
      "\t\tBit:  TEST_MODE_FLASH_SW [3]\n",
      "\t\tBit:  TEST_MODE_EXT_BCLK_SW [2]\n",
      "\t\tBit:  TEST_MODE_EXT_MBIST_SW [1]\n",
      "\t\tBit:  TEST_MODE_MBIST_SW [0]\n",
      "\t[Register] ETP_CTL3\n",
      "\t\tBit:  XTRIG_EN [4]\n",
      "\t\tBit:  DEBUG_CORE_SEL [0, 1]\n",
      "\t[Register] ETP_CTL4\n",
      "\t\tBit:  READ_NUM_EXT [0, 3]\n",
      "\t[Register] ETP_HI_PAGE_ADDR\n",
      "\t\tBit:  HI_PAGE_ADDR_ALIAS [16, 31]\n",
      "\t\tBit:  HI_PAGE_ADDR [0, 15]\n",
      "\t[Register] ETP_HI_WR_DATA\n",
      "\t\tBit:  HI_WR_DATA_ALIAS [16, 31]\n",
      "\t\tBit:  HI_WR_DATA [0, 15]\n",
      "\t[Register] ETP_HI_RD_DATA\n",
      "\t\tBit:  HI_RD_DATA_ALIAS [16, 31]\n",
      "\t\tBit:  HI_RD_DATA [0, 15]\n",
      "[Cateroty] SYSMISC\n",
      "\t[Register] SYSMISC_TEST_MODE_STATUS\n",
      "\t\tBit:  TEST_MODE [0]\n",
      "\t[Register] SYSMISC_TEST_MODE\n",
      "\t\tBit:  SER_PROG_NO_HALT [15]\n",
      "\t\tBit:  SER_PROG_PP_MODE [14]\n",
      "\t\tBit:  DEBUG_SER_PROG_MODE [11, 13]\n",
      "\t\tBit:  SER_PROG_MODE [10]\n",
      "\t\tBit:  TEST_MODE_SCAN_COMP_SW [7]\n",
      "\t\tBit:  TEST_MODE_SCAN_MULTICHAIN_SW [6]\n",
      "\t\tBit:  TEST_MODE_SCAN_SW [5]\n",
      "\t\tBit:  TEST_MODE_OTP_SW [4]\n",
      "\t\tBit:  TEST_MODE_EXT_BCLK_SW [3]\n",
      "\t\tBit:  TEST_MODE_EXT_MBIST_SW [2]\n",
      "\t\tBit:  TEST_MODE_MBIST_SW [1]\n",
      "\t\tBit:  LFSR_UNLK [0]\n",
      "\t[Register] SYSMISC_DEBUG_CFG\n",
      "\t\tBit:  DEBUG_ACTIVE_THIRD [10]\n",
      "\t\tBit:  DEBUG_ACTIVE_GPIO [9]\n",
      "\t\tBit:  DEBUG_ACTIVE_MAIN [8]\n",
      "\t\tBit:  DEBUG_SENS_THIRD [2]\n",
      "\t\tBit:  DEBUG_SENS_GPIO [1]\n",
      "\t\tBit:  DEBUG_SENS_MAIN [0]\n",
      "\t[Register] SYSMISC_DEBUG_BREAK\n",
      "\t\tBit:  DEBUG_SOFT_BREAK_STATE [0]\n",
      "\t[Register] SYSMISC_DPROBE_CTL1\n",
      "\t\tBit:  DPROBE_SWAP [8]\n",
      "\t\tBit:  DPROBE_EN [0, 7]\n",
      "\t[Register] SYSMISC_DPROBE_CTL2\n",
      "\t\tBit:  DPROBE_MUX_FLIP_HIGH [15]\n",
      "\t\tBit:  DPROBE_BLK_SEL_HIGH [8, 11]\n",
      "\t\tBit:  DPROBE_MUX_FLIP_LOW [7]\n",
      "\t\tBit:  DPROBE_BLK_SEL_LOW [0, 3]\n",
      "\t[Register] SYSMISC_DMON_CTL\n",
      "\t\tBit:  DMON_EN [0]\n",
      "\t[Register] SYSMISC_MEM_CTL1\n",
      "\t\tBit:  DTIM_MEM_CTL [0, 14]\n",
      "\t[Register] SYSMISC_MEM_CTL2\n",
      "\t\tBit:  ITIM_ROM_MEM_CTL [16, 30]\n",
      "\t\tBit:  ITIM_RAM_MEM_CTL [0, 14]\n",
      "\t[Register] SYSMISC_MEM_CTL3\n",
      "\t\tBit:  BRANCH_BASE_MEM_CTL [16, 30]\n",
      "\t\tBit:  BRANCH_TAG_MEM_CTL [0, 14]\n",
      "\t[Register] SYSMISC_MEM_CTL4\n",
      "\t\tBit:  DISP_RF1P_MEM_CTL [16, 30]\n",
      "\t\tBit:  DISP_SRAM1P_MEM_CTL [0, 14]\n",
      "\t[Register] SYSMISC_MEM_CTL5\n",
      "\t\tBit:  EDP_RF2P_MEM_CTL [0, 22]\n",
      "\t[Register] SYSMISC_MEM_CTL6\n",
      "\t\tBit:  EDP_RF2PU_MEM_CTL [0, 14]\n",
      "\t[Register] SYSMISC_WDT_CTL\n",
      "\t\tBit:  WDT_LIMIT [0, 15]\n",
      "\t[Register] SYSMISC_WDT_CFG\n",
      "\t\tBit:  DEBUG_HALT [28]\n",
      "\t\tBit:  SLEEP_HALT [0, 27]\n",
      "\t[Register] SYSMISC_WDT_CLR\n",
      "\t\tBit:  WDT_CLR [0]\n",
      "\t[Register] SYSMISC_CFG\n",
      "\t\tBit:  SYS_PERMISSION_CHECK_DISABLE [0]\n",
      "\t[Register] SYSMISC_INT_STATUS\n",
      "\t\tBit:  IVMON_INT_FLAG [2]\n",
      "\t\tBit:  DTIM_STARVE_INT_FLAG [1]\n",
      "\t\tBit:  MEM_PARITY_INT_FLAG [0]\n",
      "\t[Register] SYSMISC_INT_CLEAR\n",
      "\t\tBit:  DTIM_STARVE_INT_CLR [1]\n",
      "\t\tBit:  MEM_PARITY_INT_CLR [0]\n",
      "\t[Register] SYSMISC_INT_EN\n",
      "\t\tBit:  DTIM_STARVE_IEN [1]\n",
      "\t\tBit:  MEM_PARITY_IEN [0]\n",
      "\t[Register] SYSMISC_SW0_INT\n",
      "\t\tBit:  SW0_INT [0, 31]\n",
      "\t[Register] SYSMISC_SW1_INT\n",
      "\t\tBit:  SW1_INT [0, 31]\n",
      "\t[Register] SYSMISC_MEM_ERROR_STATUS\n",
      "\t\tBit:  ITIM_PARITY_ERROR [16]\n",
      "\t\tBit:  DTIM_PARITY_ERROR [0, 15]\n",
      "\t[Register] SYSMISC_MEM_CFG\n",
      "\t\tBit:  DTIM_FAST_WRITE_MODE [31]\n",
      "\t\tBit:  DTIM_BANK_REMAP [30]\n",
      "\t\tBit:  DTIM_ARB_MODE [28, 29]\n",
      "\t\tBit:  PARITY_BYPASS_MODE_ENABLE [21]\n",
      "\t\tBit:  PARITY_BYPASS_MEM [16, 20]\n",
      "\t\tBit:  ITIM_PARITY_DETECT_DISABLE [1]\n",
      "\t\tBit:  DTIM_PARITY_DETECT_DISABLE [0]\n",
      "\t[Register] SYSMISC_MEM_ERROR_INFO\n",
      "\t\tBit:  ERROR_PARITY_VAL [28, 31]\n",
      "\t\tBit:  ERROR_MEM [24, 27]\n",
      "\t\tBit:  ERROR_ADDR [0, 18]\n",
      "\t[Register] SYSMISC_MEM_ERROR_DATA1\n",
      "\t\tBit:  ERROR_RDATA1 [0, 31]\n",
      "\t[Register] SYSMISC_MEM_ERROR_DATA2\n",
      "\t\tBit:  ERROR_RDATA2 [0, 31]\n",
      "\t[Register] SYSMISC_PARITY_WRITE_VAL\n",
      "\t\tBit:  PARITY_WRITE_VAL [0, 3]\n",
      "\t[Register] SYSMISC_PARITY_READ_VAL\n",
      "\t\tBit:  PARITY_READ_VAL [0, 3]\n",
      "\t[Register] SYSMISC_DTIM_STARVE_CFG\n",
      "\t\tBit:  STARVE_THRESHOLD [4, 6]\n",
      "\t\tBit:  STARVE_DETECT_EN [0]\n",
      "\t[Register] SYSMISC_DTIM_STARVE_STATUS\n",
      "\t\tBit:  STARVE_MAX_DURATION [16, 25]\n",
      "\t\tBit:  STARVE_EVENT_COUNT [0, 7]\n",
      "\t[Register] SYSMISC_MASK_REV\n",
      "\t\tBit:  MASK_REV [0, 15]\n",
      "\t[Register] SYSMISC_METAL_OPT\n",
      "\t\tBit:  METAL_OPT [0, 3]\n",
      "\t[Register] SYSMISC_MONITOR\n",
      "\t\tBit:  DISP_I2C_SEL [0]\n",
      "\t[Register] SYSMISC_LOTID0\n",
      "\t\tBit:  LOTID0 [0, 31]\n",
      "\t[Register] SYSMISC_LOTID1\n",
      "\t\tBit:  LOTID1 [0, 31]\n",
      "\t[Register] SYSMISC_LOTID2\n",
      "\t\tBit:  LOTID2 [0, 31]\n",
      "\t[Register] SYSMISC_LOTID3\n",
      "\t\tBit:  LOTID3 [0, 31]\n",
      "\t[Register] SYSMISC_SPARE_OUT\n",
      "\t\tBit:  SPARE_OUT_VDD08_TO_VDD18 [8, 15]\n",
      "\t\tBit:  SPARE_OUT_VDD08 [0, 7]\n",
      "\t[Register] SYSMISC_SPARE_IN\n",
      "\t\tBit:  SPARE_IN_VDD08 [0, 7]\n",
      "\t[Register] SYSMISC_LVDS_PLL_L_CTRL_0\n",
      "\t\tBit:  LVDS_PLL_L_OUTDIV [24, 25]\n",
      "\t\tBit:  LVDS_PLL_L_FBDIV [20, 21]\n",
      "\t\tBit:  LVDS_PLL_L_REFDIV [16, 17]\n",
      "\t\tBit:  LVDS_PLL_L_TESTSEL [12, 15]\n",
      "\t\tBit:  LVDS_PLL_L_VREG_RTRIM [8, 11]\n",
      "\t\tBit:  LVDS_PLL_L_BTMCLK_PD [5]\n",
      "\t\tBit:  LVDS_PLL_L_TOPCLK_PD [4]\n",
      "\t\tBit:  LVDS_PLL_L_VREG_BYP [3]\n",
      "\t\tBit:  LVDS_PLL_L_QPMP2_PD [2]\n",
      "\t\tBit:  LVDS_PLL_L_RSTB [1]\n",
      "\t\tBit:  LVDS_PLL_L_IREF_EN [0]\n",
      "\t[Register] SYSMISC_LVDS_PLL_L_CTRL_1\n",
      "\t\tBit:  LVDS_PLL_L_DLYCTRL [22, 31]\n",
      "\t\tBit:  LVDS_PLL_L_LPF_RSEL [14, 18]\n",
      "\t\tBit:  LVDS_PLL_L_LPF2_EN [13]\n",
      "\t\tBit:  LVDS_PLL_L_QPMP2_CTRL [8, 12]\n",
      "\t\tBit:  LVDS_PLL_L_QPMP_CTRL [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_PLL_R_CTRL_0\n",
      "\t\tBit:  LVDS_PLL_R_OUTDIV [24, 25]\n",
      "\t\tBit:  LVDS_PLL_R_FBDIV [20, 21]\n",
      "\t\tBit:  LVDS_PLL_R_REFDIV [16, 17]\n",
      "\t\tBit:  LVDS_PLL_R_TESTSEL [12, 15]\n",
      "\t\tBit:  LVDS_PLL_R_VREG_RTRIM [8, 11]\n",
      "\t\tBit:  LVDS_PLL_R_BTMCLK_PD [5]\n",
      "\t\tBit:  LVDS_PLL_R_TOPCLK_PD [4]\n",
      "\t\tBit:  LVDS_PLL_R_VREG_BYP [3]\n",
      "\t\tBit:  LVDS_PLL_R_QPMP2_PD [2]\n",
      "\t\tBit:  LVDS_PLL_R_RSTB [1]\n",
      "\t\tBit:  LVDS_PLL_R_IREF_EN [0]\n",
      "\t[Register] SYSMISC_LVDS_PLL_R_CTRL_1\n",
      "\t\tBit:  LVDS_PLL_R_DLYCTRL [22, 31]\n",
      "\t\tBit:  LVDS_PLL_R_LPF_RSEL [14, 18]\n",
      "\t\tBit:  LVDS_PLL_R_LPF2_EN [13]\n",
      "\t\tBit:  LVDS_PLL_R_QPMP2_CTRL [8, 12]\n",
      "\t\tBit:  LVDS_PLL_R_QPMP_CTRL [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_PD_CTRL\n",
      "\t\tBit:  LVDS_TXA_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXA_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXA_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXA_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXA_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXA_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXA_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXA_TX_CTRL\n",
      "\t\tBit:  LVDS_TXA_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXA_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXA_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXA_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXA_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXA_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXA_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXA_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXA_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXA_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXA_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXA_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXA_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXA_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXA_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXA_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXA_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXA_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXA_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXA_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXA_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXA_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXA_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXA_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXA_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXA_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXA_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXA_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXA_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXA_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXA_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXA_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXA_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXA_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXA_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXA_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXA_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXA_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXA_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXA_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXA_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXB_PD_CTRL\n",
      "\t\tBit:  LVDS_TXB_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXB_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXB_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXB_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXB_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXB_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXB_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXB_TX_CTRL\n",
      "\t\tBit:  LVDS_TXB_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXB_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXB_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXB_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXB_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXB_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXB_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXB_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXB_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXB_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXB_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXB_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXB_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXB_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXB_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXB_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXB_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXB_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXB_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXB_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXB_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXB_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXB_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXB_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXB_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXB_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXB_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXB_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXB_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXB_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXB_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXB_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXB_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXB_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXB_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXB_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXB_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXB_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXB_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXB_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXB_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXC_PD_CTRL\n",
      "\t\tBit:  LVDS_TXC_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXC_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXC_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXC_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXC_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXC_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXC_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXC_TX_CTRL\n",
      "\t\tBit:  LVDS_TXC_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXC_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXC_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXC_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXC_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXC_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXC_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXC_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXC_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXC_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXC_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXC_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXC_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXC_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXC_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXC_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXC_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXC_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXC_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXC_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXC_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXC_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXC_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXC_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXC_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXC_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXC_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXC_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXC_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXC_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXC_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXC_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXC_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXC_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXC_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXC_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXC_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXC_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXC_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXC_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXC_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXD_PD_CTRL\n",
      "\t\tBit:  LVDS_TXD_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXD_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXD_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXD_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXD_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXD_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXD_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXD_TX_CTRL\n",
      "\t\tBit:  LVDS_TXD_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXD_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXD_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXD_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXD_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXD_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXD_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXD_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXD_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXD_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXD_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXD_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXD_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXD_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXD_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXD_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXD_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXD_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXD_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXD_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXD_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXD_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXD_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXD_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXD_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXD_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXD_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXD_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXD_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXD_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXD_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXD_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXD_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXD_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXD_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXD_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXD_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXD_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXD_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXD_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXD_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXE_PD_CTRL\n",
      "\t\tBit:  LVDS_TXE_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXE_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXE_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXE_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXE_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXE_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXE_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXE_TX_CTRL\n",
      "\t\tBit:  LVDS_TXE_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXE_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXE_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXE_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXE_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXE_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXE_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXE_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXE_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXE_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXE_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXE_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXE_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXE_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXE_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXE_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXE_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXE_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXE_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXE_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXE_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXE_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXE_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXE_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXE_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXE_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXE_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXE_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXE_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXE_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXE_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXE_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXE_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXE_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXE_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXE_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXE_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXE_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXE_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXE_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXE_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXF_PD_CTRL\n",
      "\t\tBit:  LVDS_TXF_LANE4_OE [8]\n",
      "\t\tBit:  LVDS_TXF_LANE3_OE [7]\n",
      "\t\tBit:  LVDS_TXF_LANE2_OE [6]\n",
      "\t\tBit:  LVDS_TXF_LANE1_OE [5]\n",
      "\t\tBit:  LVDS_TXF_LANE0_OE [4]\n",
      "\t\tBit:  LVDS_TXF_CLKPT_PD [1]\n",
      "\t\tBit:  LVDS_TXF_CLK_PD [0]\n",
      "\t[Register] SYSMISC_LVDS_TXF_TX_CTRL\n",
      "\t\tBit:  LVDS_TXF_LANE4_BITCLKEDGE_SEL [12]\n",
      "\t\tBit:  LVDS_TXF_LANE3_BITCLKEDGE_SEL [11]\n",
      "\t\tBit:  LVDS_TXF_LANE2_BITCLKEDGE_SEL [10]\n",
      "\t\tBit:  LVDS_TXF_LANE1_BITCLKEDGE_SEL [9]\n",
      "\t\tBit:  LVDS_TXF_LANE0_BITCLKEDGE_SEL [8]\n",
      "\t\tBit:  LVDS_TXF_LANE4_PCLKEDGE_SEL [4]\n",
      "\t\tBit:  LVDS_TXF_LANE3_PCLKEDGE_SEL [3]\n",
      "\t\tBit:  LVDS_TXF_LANE2_PCLKEDGE_SEL [2]\n",
      "\t\tBit:  LVDS_TXF_LANE1_PCLKEDGE_SEL [1]\n",
      "\t\tBit:  LVDS_TXF_LANE0_PCLKEDGE_SEL [0]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXF_LANE0_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXF_LANE0_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXF_LANE0_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXF_LANE0_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXF_LANE0_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXF_LANE0_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXF_LANE1_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXF_LANE1_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXF_LANE1_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXF_LANE1_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXF_LANE1_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXF_LANE1_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXF_LANE2_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXF_LANE2_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXF_LANE2_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXF_LANE2_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXF_LANE2_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXF_LANE2_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXF_LANE3_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXF_LANE3_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXF_LANE3_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXF_LANE3_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXF_LANE3_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXF_LANE3_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_0\n",
      "\t\tBit:  LVDS_TXF_LANE4_CTRL_SPARE [24, 28]\n",
      "\t\tBit:  LVDS_TXF_LANE4_BB_CTRL [16, 23]\n",
      "\t\tBit:  LVDS_TXF_LANE4_TERMCTL_P [8, 12]\n",
      "\t\tBit:  LVDS_TXF_LANE4_TERMCTL_N [0, 4]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_1\n",
      "\t\tBit:  LVDS_TXF_LANE4_TXTRIM_POST [0, 8]\n",
      "\t[Register] SYSMISC_LVDS_TXF_LANE4_LANE_CTRL_2\n",
      "\t\tBit:  LVDS_TXF_LANE4_TXTRIM_MAIN [0, 26]\n",
      "\t[Register] SYSMISC_IVMON_LED_18B_33\n",
      "\t\tBit:  LED2_18B_33 [1]\n",
      "\t\tBit:  LED1_18B_33 [0]\n",
      "\t[Register] SYSMISC_IVMON_AUTO_MON_MODE\n",
      "\t\tBit:  IVMON_AUTO_MON_MODE [0]\n",
      "\t[Register] SYSMISC_IVMON_AUTO_MON_PERIOD\n",
      "\t\tBit:  IVMON_AUTO_MON_PERIOD [0, 3]\n",
      "\t[Register] SYSMISC_IVMON_CH_STATUS_READ\n",
      "\t\tBit:  IVMON_CH_STATUS_READ [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_MSTART\n",
      "\t\tBit:  IVMON_MSTART [0]\n",
      "\t[Register] SYSMISC_IVMON_ISENS_HI_THR\n",
      "\t\tBit:  ISENS_HI_THR [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_ISENS_OFFSET\n",
      "\t\tBit:  ISENS_OFFSET [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_TM\n",
      "\t\tBit:  IVMON_TM_SEL [8, 15]\n",
      "\t\tBit:  IVMON_TM_OVRD [1]\n",
      "\t\tBit:  IVMON_TM [0]\n",
      "\t[Register] SYSMISC_IVMON_COMP_HI_THR\n",
      "\t\tBit:  COMP_HI_THR [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_COMP_LO_THR\n",
      "\t\tBit:  COMP_LO_THR [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_HOST_18B_33\n",
      "\t\tBit:  HOST_18B_33 [0]\n",
      "\t[Register] SYSMISC_IVMON_IVMON_INT_STATUS_CLEAR\n",
      "\t\tBit:  IVMON_INT_STATUS_CLEAR [0]\n",
      "\t[Register] SYSMISC_IVMON_IVMON_INT_ENABLE\n",
      "\t\tBit:  IVMON_INT_EN [0]\n",
      "\t[Register] SYSMISC_IVMON_COMP_LO_33_THR\n",
      "\t\tBit:  COMP_LO_33_THR [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_COMP_HI_33_THR\n",
      "\t\tBit:  COMP_HI_33_THR [0, 4]\n",
      "\t[Register] SYSMISC_IVMON_GPIO_18B_33\n",
      "\t\tBit:  GPIO_18B_33 [0]\n",
      "\t[Register] SYSMISC_IVMON_MON_DONE\n",
      "\t\tBit:  MON_DONE [0]\n",
      "\t[Register] SYSMISC_IVMON_IVMON_BUSY\n",
      "\t\tBit:  IVMON_BUSY [0]\n",
      "\t[Register] SYSMISC_IVMON_IVMON_CH_STATUS\n",
      "\t\tBit:  IVMON_CH_STATUS [0, 1]\n",
      "\t[Register] SYSMISC_IVMON_IVMON_INT_STS\n",
      "\t\tBit:  IVMON_INT_STATUS [0, 7]\n",
      "\t[Register] SYSMISC_ANA_TEST_CTL\n",
      "\t\tBit:  SEL_VRR_ATEST [3]\n",
      "\t\tBit:  SEL_VPP_ATEST [2]\n",
      "\t\tBit:  ANA_TEST_I [1]\n",
      "\t\tBit:  ANA_TEST_IE [0]\n",
      "\t[Register] SYSMISC_PWRMON_CTL\n",
      "\t\tBit:  PM_TEST [0, 2]\n",
      "\t[Register] SYSMISC_BG_CTL\n",
      "\t\tBit:  BG_IREF_TEST_SEL [28, 30]\n",
      "\t\tBit:  BG_IREF_VTEST_EN [25]\n",
      "\t\tBit:  BG_IREF_ITEST_EN [24]\n",
      "\t\tBit:  BG_VREF_TRIM [8, 11]\n",
      "\t\tBit:  BG_IBIAS_TRIM [4, 7]\n",
      "\t[Register] SYSMISC_LVDS_IBIAS_CTL\n",
      "\t\tBit:  LVDS_IBIAS_SEL [0]\n",
      "\t[Register] SYSMISC_EDP_DBG_STATUS\n",
      "\t\tBit:  DBG_RX_DAT [0, 19]\n",
      "\t[Register] SYSMISC_EDP_MISC_CTL\n",
      "\t\tBit:  TEST_VOUTP_MODE [2]\n",
      "\t\tBit:  TEST_VINP_MODE [1]\n",
      "\t\tBit:  APB_POST_WRITE_EN [0]\n",
      "\t[Register] SYSMISC_DMA_STATUS\n",
      "\t\tBit:  DMA_TRANS_DONE [0, 15]\n",
      "\t[Register] SYSMISC_FWDATA0\n",
      "\t\tBit:  FWDATA0 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA1\n",
      "\t\tBit:  FWDATA1 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA2\n",
      "\t\tBit:  FWDATA2 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA3\n",
      "\t\tBit:  FWDATA3 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA4\n",
      "\t\tBit:  FWDATA4 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA5\n",
      "\t\tBit:  FWDATA5 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA6\n",
      "\t\tBit:  FWDATA6 [0, 31]\n",
      "\t[Register] SYSMISC_FWDATA7\n",
      "\t\tBit:  FWDATA7 [0, 31]\n",
      "[Cateroty] SIMCTL\n",
      "\t[Register] SIMCTL_VERSION\n",
      "\t\tBit:  VERSION [0, 15]\n",
      "\t[Register] SIMCTL_START\n",
      "\t\tBit:  START [0, 15]\n",
      "\t[Register] SIMCTL_TACSIM_CTL0\n",
      "\t\tBit:  TACSIM_CTL0 [0, 15]\n",
      "\t[Register] SIMCTL_TACSIM_CTL1\n",
      "\t\tBit:  TACSIM_CTL1 [0, 15]\n",
      "\t[Register] SIMCTL_EXT_POUT\n",
      "\t\tBit:  EXT_POUT [0, 9]\n",
      "\t[Register] SIMCTL_EXT_PDIR\n",
      "\t\tBit:  EXT_PDIR [0, 9]\n",
      "\t[Register] SIMCTL_EXT_PWEAK\n",
      "\t\tBit:  EXT_PWEAK [0, 9]\n",
      "\t[Register] SIMCTL_EXT_GPIO_CTL\n",
      "\t\tBit:  EXT_GPIO_CTL [0, 9]\n",
      "\t[Register] SIMCTL_REBOOT\n",
      "\t\tBit:  REBOOT [0, 15]\n",
      "\t[Register] SIMCTL_CHK_RCOSC\n",
      "\t\tBit:  CHK_RCOSC [0, 15]\n",
      "\t[Register] SIMCTL_ADC_LOG\n",
      "\t\tBit:  ADC_LOG [0, 15]\n",
      "\t[Register] SIMCTL_TX_EN0\n",
      "\t\tBit:  TX_EN0 [0, 15]\n",
      "\t[Register] SIMCTL_TX_EN1\n",
      "\t\tBit:  TX_EN1 [0, 15]\n",
      "\t[Register] SIMCTL_TX_EN2\n",
      "\t\tBit:  TX_EN2 [0, 15]\n",
      "\t[Register] SIMCTL_TX_EN3\n",
      "\t\tBit:  TX_EN3 [0, 15]\n",
      "\t[Register] SIMCTL_TX_EN4\n",
      "\t\tBit:  TX_EN4 [0, 15]\n",
      "\t[Register] SIMCTL_TX_VAL0\n",
      "\t\tBit:  TX_VAL0 [0, 15]\n",
      "\t[Register] SIMCTL_TX_VAL1\n",
      "\t\tBit:  TX_VAL1 [0, 15]\n",
      "\t[Register] SIMCTL_TX_VAL2\n",
      "\t\tBit:  TX_VAL2 [0, 15]\n",
      "\t[Register] SIMCTL_TX_VAL3\n",
      "\t\tBit:  TX_VAL3 [0, 15]\n",
      "\t[Register] SIMCTL_TX_VAL4\n",
      "\t\tBit:  TX_VAL4 [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_0_LOW\n",
      "\t\tBit:  PRINTF_ARG_0_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_0_HIGH\n",
      "\t\tBit:  PRINTF_ARG_0_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_1_LOW\n",
      "\t\tBit:  PRINTF_ARG_1_LOW [0, 15]\n",
      "\t[Register] SICMTL_PRINTF_ARG_1_HIGH\n",
      "\t\tBit:  PRINTF_ARG_1_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_2_LOW\n",
      "\t\tBit:  PRINTF_ARG_2_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_2_HIGH\n",
      "\t\tBit:  PRINTF_ARG_2_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_3_LOW\n",
      "\t\tBit:  PRINTF_ARG_3_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_3_HIGH\n",
      "\t\tBit:  PRINTF_ARG_3_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_4_LOW\n",
      "\t\tBit:  PRINTF_ARG_4_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_4_HIGH\n",
      "\t\tBit:  PRINTF_ARG_4_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_5_LOW\n",
      "\t\tBit:  PRINTF_ARG_5_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_5_HIGH\n",
      "\t\tBit:  PRINTF_ARG_5_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_6_LOW\n",
      "\t\tBit:  PRINTF_ARG_6_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_6_HIGH\n",
      "\t\tBit:  PRINTF_ARG_6_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_7_LOW\n",
      "\t\tBit:  PRINTF_ARG_7_LOW [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_ARG_7_HIGH\n",
      "\t\tBit:  PRINTF_ARG_7_HIGH [0, 15]\n",
      "\t[Register] SIMCTL_CORE_INFO\n",
      "\t\tBit:  INFO [0, 15]\n",
      "\t[Register] SIMCTL_CORE_MODES\n",
      "\t\tBit:  MODES [0, 15]\n",
      "\t[Register] SIMCTL_CORE_TARGET\n",
      "\t\tBit:  TARGET [0, 15]\n",
      "\t[Register] SIMCTL_CORE_PC\n",
      "\t\tBit:  PC [0, 15]\n",
      "\t[Register] SIMCTL_CORE_ID\n",
      "\t\tBit:  ID [0, 15]\n",
      "\t[Register] SIMCTL_CORE_IDLE_CYCLES\n",
      "\t\tBit:  IDLE_CYCLE [0, 15]\n",
      "\t[Register] SIMCTL_CORE_INT_REQ\n",
      "\t\tBit:  INT_REQ [0, 15]\n",
      "\t[Register] SIMCTL_CORE_TIMING\n",
      "\t\tBit:  TIMING [0, 15]\n",
      "\t[Register] SIMCTL_CORE_RST_REQ\n",
      "\t\tBit:  RST_REQ [0, 15]\n",
      "\t[Register] SIMCTL_TCH_RST_REQ\n",
      "\t\tBit:  TCH_RST_REQ [0, 15]\n",
      "\t[Register] SIMCTL_CPU_IN\n",
      "\t\tBit:  CPU_IN_ADDR [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF_GO\n",
      "\t\tBit:  PRINTF_GO [0, 15]\n",
      "\t[Register] SIMCTL_RESULT\n",
      "\t\tBit:  RESULT [0, 15]\n",
      "\t[Register] SIMCTL_PRINTF\n",
      "\t\tBit:  PRINTF [0, 15]\n",
      "\t[Register] SIMCTL_SEND_SIGNAL\n",
      "\t\tBit:  SEND_SIGNAL [0, 15]\n",
      "\t[Register] SIMCTL_START_TIMER\n",
      "\t\tBit:  START_TIMER [0, 15]\n",
      "\t[Register] SIMCTL_STOP_TIMER\n",
      "\t\tBit:  STOP_TIMER [0, 15]\n",
      "\t[Register] SIMCTL_KILL\n",
      "\t\tBit:  KILL [0, 15]\n",
      "\t[Register] SIMCTL_APB_TIMEOUT\n",
      "\t\tBit:  APB_TIMEOUT [0, 15]\n",
      "\t[Register] SIMCTL_MON_APB\n",
      "\t\tBit:  MON_APB [0, 15]\n",
      "[Cateroty] EDP_REG\n",
      "\t[Register] MISC_INIT_DONE\n",
      "\t\tBit:  MISC_INT_INIT_DONE [31]\n",
      "\t\tBit:  MISC_PHY_INIT_DONE [4]\n",
      "\t\tBit:  MISC_AFE_INIT_DONE [2]\n",
      "\t\tBit:  MISC_AUX_INIT_DONE [1]\n",
      "\t\tBit:  MISC_HPD_INIT_DONE [0]\n",
      "\t[Register] MISC_LS_CLK_CTRL_0\n",
      "\t\tBit:  MISC_LS_CLK_MUX_WATCHDOG_TIMER [24, 30]\n",
      "\t\tBit:  MISC_LS_CLK_DIV [21, 22]\n",
      "\t\tBit:  MISC_LS_CLK_STABLE_CNT [16, 20]\n",
      "\t\tBit:  MISC_LS_CLK_MARGIN [8, 13]\n",
      "\t\tBit:  MISC_LS_CLK_MUX_SOFT_RST [6]\n",
      "\t\tBit:  MISC_LS_CLK_FREQ_DET_SOFT_RST [5]\n",
      "\t\tBit:  MISC_LS_CLK_NO_CHECK_AFTER_STABLE [4]\n",
      "\t\tBit:  MISC_LS_CLK_LANE_SEL [0, 2]\n",
      "\t[Register] MISC_LS_CLK_CTRL_1\n",
      "\t\tBit:  MISC_LS_CLK_MON_CLK_CNT [8, 15]\n",
      "\t\tBit:  MISC_LS_CLK_REF_CLK_CNT [0, 7]\n",
      "\t[Register] MISC_LS_CLK_STATUS\n",
      "\t\tBit:  MISC_LS_CLK_MUX_OUTPUT_EN [8, 12]\n",
      "\t\tBit:  MISC_LS_CLK_MUX_NEW_CLK_IS_DEAD [3]\n",
      "\t\tBit:  MISC_LS_CLK_MUX_OLD_CLK_WAS_DEAD [2]\n",
      "\t\tBit:  MISC_LS_CLK_MUX_CHANGE_IN_PROGRESS [1]\n",
      "\t\tBit:  MISC_LS_CLK_IS_STABLE [0]\n",
      "\t[Register] MISC_SPARE0\n",
      "\t\tBit:  MISC_SPARE0 [0, 31]\n",
      "\t[Register] MISC_SPARE1\n",
      "\t\tBit:  MISC_SPARE1 [0, 31]\n",
      "\t[Register] MISC_DEBUG\n",
      "\t\tBit:  MISC_REG_RBIF_FORCE_CLK_EN [16]\n",
      "\t\tBit:  MISC_DBG_TAP_SEL [0, 2]\n",
      "\t[Register] MISC_HPD_PAD_CTRL\n",
      "\t\tBit:  MISC_HPD_SCHMT [5]\n",
      "\t\tBit:  MISC_HPD_SLEW [4]\n",
      "\t\tBit:  MISC_HPD_PUEN [3]\n",
      "\t\tBit:  MISC_HPD_PDEN [2]\n",
      "\t\tBit:  MISC_HPD_DRV [0, 1]\n",
      "\t[Register] INTR_HPD_INT_STATUS\n",
      "\t\tBit:  INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_STATUS [5]\n",
      "\t\tBit:  INTR_HPD_IRQ_CMPLT_INT_STATUS [4]\n",
      "\t\tBit:  INTR_HPD_SRC_DET_INT_STATUS [3]\n",
      "\t\tBit:  INTR_HPD_IRQ_DET_INT_STATUS [2]\n",
      "\t\tBit:  INTR_HPD_UNPLUG_DET_INT_STATUS [1]\n",
      "\t\tBit:  INTR_HPD_PLUG_DET_INT_STATUS [0]\n",
      "\t[Register] INTR_AFE_INT_STATUS\n",
      "\t\tBit:  INTR_AFE_AEQ_DONE_INT_STATUS [22]\n",
      "\t\tBit:  INTR_AFE_LANE3_AEQ_DONE_INT_STATUS [21]\n",
      "\t\tBit:  INTR_AFE_LANE2_AEQ_DONE_INT_STATUS [20]\n",
      "\t\tBit:  INTR_AFE_LANE1_AEQ_DONE_INT_STATUS [19]\n",
      "\t\tBit:  INTR_AFE_LANE0_AEQ_DONE_INT_STATUS [18]\n",
      "\t\tBit:  INTR_AFE_LANE3_DATAVALID_EDGE_INT_STATUS [11]\n",
      "\t\tBit:  INTR_AFE_LANE2_DATAVALID_EDGE_INT_STATUS [10]\n",
      "\t\tBit:  INTR_AFE_LANE1_DATAVALID_EDGE_INT_STATUS [9]\n",
      "\t\tBit:  INTR_AFE_LANE0_DATAVALID_EDGE_INT_STATUS [8]\n",
      "\t\tBit:  INTR_AFE_LANE3_AEQ_TB_EVENT_INT_STATUS [7]\n",
      "\t\tBit:  INTR_AFE_LANE2_AEQ_TB_EVENT_INT_STATUS [6]\n",
      "\t\tBit:  INTR_AFE_LANE1_AEQ_TB_EVENT_INT_STATUS [5]\n",
      "\t\tBit:  INTR_AFE_LANE0_AEQ_TB_EVENT_INT_STATUS [4]\n",
      "\t\tBit:  INTR_AFE_DATAVALID_EDGE_INT_STATUS [2]\n",
      "\t\tBit:  INTR_AFE_AEQ_TB_EVENT_INT_STATUS [1]\n",
      "\t\tBit:  INTR_AFE_LS_CLK_LOCK_LOSS_INT_STATUS [0]\n",
      "\t[Register] INTR_PHY_INT_STATUS\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE3_INT_STATUS [31]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE2_INT_STATUS [30]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE1_INT_STATUS [29]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE0_INT_STATUS [28]\n",
      "\t\tBit:  INTR_PHY_TP4_UNLOCK_INT_STATUS [24]\n",
      "\t\tBit:  INTR_PHY_TP4_LOCK_INT_STATUS [23]\n",
      "\t\tBit:  INTR_PHY_FEC_UNCORR_BLOCK_INT_STATUS [22]\n",
      "\t\tBit:  INTR_PHY_FEC_CORR_BLOCK_INT_STATUS [21]\n",
      "\t\tBit:  INTR_PHY_FEC_UNEXP_PM_INT_STATUS [20]\n",
      "\t\tBit:  INTR_PHY_FEC_DECODE_DIS_INT_STATUS [19]\n",
      "\t\tBit:  INTR_PHY_FEC_DECODE_EN_INT_STATUS [18]\n",
      "\t\tBit:  INTR_PHY_FAST_TRAINING_DONE_INT_STATUS [17]\n",
      "\t\tBit:  INTR_PHY_ALPM_STANDBY_INT_STATUS [16]\n",
      "\t\tBit:  INTR_PHY_ALPM_SLEEP_INT_STATUS [15]\n",
      "\t\tBit:  INTR_PHY_MANY_ERRS_INT_STATUS [14]\n",
      "\t\tBit:  INTR_PHY_UPAT_UNLOCK_INT_STATUS [13]\n",
      "\t\tBit:  INTR_PHY_UPAT_LOCK_INT_STATUS [12]\n",
      "\t\tBit:  INTR_PHY_PRBS_UNLOCK_INT_STATUS [11]\n",
      "\t\tBit:  INTR_PHY_PRBS_LOCK_INT_STATUS [10]\n",
      "\t\tBit:  INTR_PHY_LANE_ALIGN_UNLOCK_INT_STATUS [9]\n",
      "\t\tBit:  INTR_PHY_LANE_ALIGN_LOCK_INT_STATUS [8]\n",
      "\t\tBit:  INTR_PHY_SYM_ALIGN_UNLOCK_INT_STATUS [7]\n",
      "\t\tBit:  INTR_PHY_SYM_ALIGN_LOCK_INT_STATUS [6]\n",
      "\t\tBit:  INTR_PHY_TP3_UNLOCK_INT_STATUS [5]\n",
      "\t\tBit:  INTR_PHY_TP3_LOCK_INT_STATUS [4]\n",
      "\t\tBit:  INTR_PHY_TP2_UNLOCK_INT_STATUS [3]\n",
      "\t\tBit:  INTR_PHY_TP2_LOCK_INT_STATUS [2]\n",
      "\t\tBit:  INTR_PHY_TP1_UNLOCK_INT_STATUS [1]\n",
      "\t\tBit:  INTR_PHY_TP1_LOCK_INT_STATUS [0]\n",
      "\t[Register] INTR_HPD_INT_EN\n",
      "\t\tBit:  INTR_HPD_IRQ_HOLDOFF_CMPLT_INT_EN [5]\n",
      "\t\tBit:  INTR_HPD_IRQ_CMPLT_INT_EN [4]\n",
      "\t\tBit:  INTR_HPD_SRC_DET_INT_EN [3]\n",
      "\t\tBit:  INTR_HPD_IRQ_DET_INT_EN [2]\n",
      "\t\tBit:  INTR_HPD_UNPLUG_DET_INT_EN [1]\n",
      "\t\tBit:  INTR_HPD_PLUG_DET_INT_EN [0]\n",
      "\t[Register] INTR_AFE_INT_EN\n",
      "\t\tBit:  INTR_AFE_AEQ_DONE_INT_EN [22]\n",
      "\t\tBit:  INTR_AFE_LANE3_AEQ_DONE_INT_EN [21]\n",
      "\t\tBit:  INTR_AFE_LANE2_AEQ_DONE_INT_EN [20]\n",
      "\t\tBit:  INTR_AFE_LANE1_AEQ_DONE_INT_EN [19]\n",
      "\t\tBit:  INTR_AFE_LANE0_AEQ_DONE_INT_EN [18]\n",
      "\t\tBit:  INTR_AFE_LANE3_DATAVALID_EDGE_INT_EN [11]\n",
      "\t\tBit:  INTR_AFE_LANE2_DATAVALID_EDGE_INT_EN [10]\n",
      "\t\tBit:  INTR_AFE_LANE1_DATAVALID_EDGE_INT_EN [9]\n",
      "\t\tBit:  INTR_AFE_LANE0_DATAVALID_EDGE_INT_EN [8]\n",
      "\t\tBit:  INTR_AFE_LANE3_AEQ_TB_EVENT_INT_EN [7]\n",
      "\t\tBit:  INTR_AFE_LANE2_AEQ_TB_EVENT_INT_EN [6]\n",
      "\t\tBit:  INTR_AFE_LANE1_AEQ_TB_EVENT_INT_EN [5]\n",
      "\t\tBit:  INTR_AFE_LANE0_AEQ_TB_EVENT_INT_EN [4]\n",
      "\t\tBit:  INTR_AFE_DATAVALID_EDGE_INT_EN [2]\n",
      "\t\tBit:  INTR_AFE_AEQ_TB_EVENT_INT_EN [1]\n",
      "\t\tBit:  INTR_AFE_LS_CLK_LOCK_LOSS_INT_EN [0]\n",
      "\t[Register] INTR_PHY_INT_EN\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE3_INT_EN [31]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE2_INT_EN [30]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE1_INT_EN [29]\n",
      "\t\tBit:  INTR_PHY_MANY_CURR_ERRS_LANE0_INT_EN [28]\n",
      "\t\tBit:  INTR_PHY_TP4_UNLOCK_INT_EN [24]\n",
      "\t\tBit:  INTR_PHY_TP4_LOCK_INT_EN [23]\n",
      "\t\tBit:  INTR_PHY_FEC_UNCORR_BLOCK_INT_EN [22]\n",
      "\t\tBit:  INTR_PHY_FEC_CORR_BLOCK_INT_EN [21]\n",
      "\t\tBit:  INTR_PHY_FEC_UNEXP_PM_INT_EN [20]\n",
      "\t\tBit:  INTR_PHY_FEC_DECODE_DIS_INT_EN [19]\n",
      "\t\tBit:  INTR_PHY_FEC_DECODE_EN_INT_EN [18]\n",
      "\t\tBit:  INTR_PHY_FAST_TRAINING_DONE_INT_EN [17]\n",
      "\t\tBit:  INTR_PHY_ALPM_STANDBY_INT_EN [16]\n",
      "\t\tBit:  INTR_PHY_ALPM_SLEEP_INT_EN [15]\n",
      "\t\tBit:  INTR_PHY_MANY_ERRS_INT_EN [14]\n",
      "\t\tBit:  INTR_PHY_UPAT_UNLOCK_INT_EN [13]\n",
      "\t\tBit:  INTR_PHY_UPAT_LOCK_INT_EN [12]\n",
      "\t\tBit:  INTR_PHY_PRBS_UNLOCK_INT_EN [11]\n",
      "\t\tBit:  INTR_PHY_PRBS_LOCK_INT_EN [10]\n",
      "\t\tBit:  INTR_PHY_LANE_ALIGN_UNLOCK_INT_EN [9]\n",
      "\t\tBit:  INTR_PHY_LANE_ALIGN_LOCK_INT_EN [8]\n",
      "\t\tBit:  INTR_PHY_SYM_ALIGN_UNLOCK_INT_EN [7]\n",
      "\t\tBit:  INTR_PHY_SYM_ALIGN_LOCK_INT_EN [6]\n",
      "\t\tBit:  INTR_PHY_TP3_UNLOCK_INT_EN [5]\n",
      "\t\tBit:  INTR_PHY_TP3_LOCK_INT_EN [4]\n",
      "\t\tBit:  INTR_PHY_TP2_UNLOCK_INT_EN [3]\n",
      "\t\tBit:  INTR_PHY_TP2_LOCK_INT_EN [2]\n",
      "\t\tBit:  INTR_PHY_TP1_UNLOCK_INT_EN [1]\n",
      "\t\tBit:  INTR_PHY_TP1_LOCK_INT_EN [0]\n",
      "\t[Register] INTR_INT0_MASK\n",
      "\t\tBit:  INTR_INT0_PHY_EN [4]\n",
      "\t\tBit:  INTR_INT0_AFE_EN [2]\n",
      "\t\tBit:  INTR_INT0_AUX_EN [1]\n",
      "\t\tBit:  INTR_INT0_HPD_EN [0]\n",
      "\t[Register] INTR_INT0_STATUS\n",
      "\t\tBit:  INTR_INT0_PHY_STS [4]\n",
      "\t\tBit:  INTR_INT0_AFE_STS [2]\n",
      "\t\tBit:  INTR_INT0_AUX_STS [1]\n",
      "\t\tBit:  INTR_INT0_HPD_STS [0]\n",
      "\t[Register] INTR_INT1_MASK\n",
      "\t\tBit:  INTR_INT1_PHY_EN [4]\n",
      "\t\tBit:  INTR_INT1_AFE_EN [2]\n",
      "\t\tBit:  INTR_INT1_AUX_EN [1]\n",
      "\t\tBit:  INTR_INT1_HPD_EN [0]\n",
      "\t[Register] INTR_INT1_STATUS\n",
      "\t\tBit:  INTR_INT1_PHY_STS [4]\n",
      "\t\tBit:  INTR_INT1_AFE_STS [2]\n",
      "\t\tBit:  INTR_INT1_AUX_STS [1]\n",
      "\t\tBit:  INTR_INT1_HPD_STS [0]\n",
      "\t[Register] INTR_CTRL\n",
      "\t\tBit:  INTR_IGNORE_INIT_DONES [0]\n",
      "\t[Register] AFE_ML_BG_CTRL_0\n",
      "\t\tBit:  AFE_ML_BG_ITEST_EN [8]\n",
      "\t\tBit:  AFE_ML_BG_VTEST_EN [7]\n",
      "\t\tBit:  AFE_ML_BG_RES_TRIM [3, 6]\n",
      "\t\tBit:  AFE_ML_BG_REF_CTRL [1, 2]\n",
      "\t\tBit:  AFE_ML_BG_EN [0]\n",
      "\t[Register] AFE_ML_DPPLL_CTRL_0\n",
      "\t\tBit:  AFE_ML_DPPLL_REGBYP [28]\n",
      "\t\tBit:  AFE_ML_DPPLL_RESTRIM [24, 27]\n",
      "\t\tBit:  AFE_ML_DPPLL_RESERVED_0 [16, 21]\n",
      "\t\tBit:  AFE_ML_DPPLL_VCTRL_TEST [14]\n",
      "\t\tBit:  AFE_ML_DPPLL_TESTDRV_DIG [12, 13]\n",
      "\t\tBit:  AFE_ML_DPPLL_TESTDRV_ANA [8, 11]\n",
      "\t\tBit:  AFE_ML_DPPLL_QPREF [3]\n",
      "\t\tBit:  AFE_ML_DPPLL_REFDIV_EN [2]\n",
      "\t\tBit:  AFE_ML_DPPLL_REFSEL [1]\n",
      "\t\tBit:  AFE_ML_DPPLL_PD [0]\n",
      "\t[Register] AFE_ML_DPPLL_CTRL_1\n",
      "\t\tBit:  AFE_ML_DPPLL_PLL_PDN_INT [31]\n",
      "\t\tBit:  AFE_ML_DPPLL_CKGEN_INT [29]\n",
      "\t\tBit:  AFE_ML_DPPLL_PLL_RST_INT [28]\n",
      "\t\tBit:  AFE_ML_DPPLL_CMLMUX_CTRL [27]\n",
      "\t\tBit:  AFE_ML_DPPLL_PLL_QP_EN [26]\n",
      "\t\tBit:  AFE_ML_DPPLL_LPFR_DN_INT [24, 25]\n",
      "\t\tBit:  AFE_ML_DPPLL_LPFR_UP_INT [22, 23]\n",
      "\t\tBit:  AFE_ML_DPPLL_VCTRL [16, 21]\n",
      "\t\tBit:  AFE_ML_DPPLL_LPFR_ADJ [14, 15]\n",
      "\t\tBit:  AFE_ML_DPPLL_IPREDRVCTRL [12, 13]\n",
      "\t\tBit:  AFE_ML_DPPLL_ICMLMUXCTRL [8, 9]\n",
      "\t\tBit:  AFE_ML_DPPLL_ICMLDIVCTRL [6, 7]\n",
      "\t\tBit:  AFE_ML_DPPLL_ICMLBUFCTRL [4, 5]\n",
      "\t\tBit:  AFE_ML_DPPLL_PULL_VC [3]\n",
      "\t\tBit:  AFE_ML_DPPLL_IPLLCTRL [0, 2]\n",
      "\t[Register] AFE_ML_DPPLL_CTRL_2\n",
      "\t\tBit:  AFE_ML_DPPLL_MODE [28]\n",
      "\t\tBit:  AFE_ML_DPPLL_PLLDIVEXT [24, 26]\n",
      "\t\tBit:  AFE_ML_DPPLL_REFCLK_DIV [21, 23]\n",
      "\t\tBit:  AFE_ML_DPPLL_IGM_BIAS_EN [20]\n",
      "\t\tBit:  AFE_ML_DPPLL_CMLBUF_CTRL [16, 18]\n",
      "\t\tBit:  AFE_ML_DPPLL_QP2_LOWBIAS [15]\n",
      "\t\tBit:  AFE_ML_DPPLL_QP_LOWBIAS [14]\n",
      "\t\tBit:  AFE_ML_DPPLL_IQP2IN [13]\n",
      "\t\tBit:  AFE_ML_DPPLL_IQPIN [12]\n",
      "\t\tBit:  AFE_ML_DPPLL_QP2_CTRL [8, 11]\n",
      "\t\tBit:  AFE_ML_DPPLL_QP_CTRL [4, 7]\n",
      "\t\tBit:  AFE_ML_DPPLL_QP2ENABLE [3]\n",
      "\t\tBit:  AFE_ML_DPPLL_OUTDIVINT [0, 2]\n",
      "\t[Register] AFE_ML_DPPLL_CTRL_3\n",
      "\t\tBit:  AFE_ML_DPPLL_FBDIV [0, 9]\n",
      "\t[Register] AFE_ML_PD_CTRL\n",
      "\t\tBit:  AFE_ML_LANE3_TERMCMPD [11]\n",
      "\t\tBit:  AFE_ML_LANE2_TERMCMPD [10]\n",
      "\t\tBit:  AFE_ML_LANE1_TERMCMPD [9]\n",
      "\t\tBit:  AFE_ML_LANE0_TERMCMPD [8]\n",
      "\t\tBit:  AFE_ML_LANE3_PD [3]\n",
      "\t\tBit:  AFE_ML_LANE2_PD [2]\n",
      "\t\tBit:  AFE_ML_LANE1_PD [1]\n",
      "\t\tBit:  AFE_ML_LANE0_PD [0]\n",
      "\t[Register] AFE_ML_COMMON_CTRL_0\n",
      "\t\tBit:  AFE_ML_DEBUG_STATE [28, 31]\n",
      "\t\tBit:  AFE_ML_DEBUG_CLK [27]\n",
      "\t\tBit:  AFE_ML_DEBUG_MODE [26]\n",
      "\t\tBit:  AFE_ML_AEQ_INVCLK_SEL [25]\n",
      "\t\tBit:  AFE_ML_RESET_AEQ_EACH_TPS [22]\n",
      "\t\tBit:  AFE_ML_RESET_AEQ_IN_TP0 [21]\n",
      "\t\tBit:  AFE_ML_RESET_AEQ_IN_TP23 [20]\n",
      "\t\tBit:  AFE_ML_RESET_CDR_IN_TP23 [19]\n",
      "\t\tBit:  AFE_ML_HW_AEQ_MODE [18]\n",
      "\t\tBit:  AFE_ML_HWLT_EN [17]\n",
      "\t\tBit:  AFE_ML_PM_EN [16]\n",
      "\t\tBit:  AFE_ML_EI_SAMPLE_LIMIT_STDBY [8, 10]\n",
      "\t\tBit:  AFE_ML_EI_SAMPLE_LIMIT_NOM [4, 6]\n",
      "\t[Register] AFE_ML_DPCD_COPY\n",
      "\t\tBit:  AFE_ML_USB_DS_MISC_TRAINING_PATTERN_SET [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_MISC_TRAINING_PATTERN_SET [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_MISC_TRAINING_PATTERN_SET [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_MISC_TRAINING_PATTERN_SET [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_MISC_TRAINING_PATTERN_SET [0, 1]\n",
      "\t[Register] AFE_ML_RESET_CTRL\n",
      "\t\tBit:  AFE_ML_LANE3_DP_USB_PLLSEL [21]\n",
      "\t\tBit:  AFE_ML_LANE2_DP_USB_PLLSEL [20]\n",
      "\t\tBit:  AFE_ML_LANE1_DP_USB_PLLSEL [19]\n",
      "\t\tBit:  AFE_ML_LANE0_DP_USB_PLLSEL [18]\n",
      "\t\tBit:  AFE_ML_DPPLL_RST [16]\n",
      "\t\tBit:  AFE_ML_LANE3_BITCDR_RST_N [13]\n",
      "\t\tBit:  AFE_ML_LANE2_BITCDR_RST_N [12]\n",
      "\t\tBit:  AFE_ML_LANE1_BITCDR_RST_N [11]\n",
      "\t\tBit:  AFE_ML_LANE0_BITCDR_RST_N [10]\n",
      "\t\tBit:  AFE_ML_LANE3_CDR_RST_N [8]\n",
      "\t\tBit:  AFE_ML_LANE2_CDR_RST_N [7]\n",
      "\t\tBit:  AFE_ML_LANE1_CDR_RST_N [6]\n",
      "\t\tBit:  AFE_ML_LANE0_CDR_RST_N [5]\n",
      "\t\tBit:  AFE_ML_LANE3_ADAPTEQ_RST_N [3]\n",
      "\t\tBit:  AFE_ML_LANE2_ADAPTEQ_RST_N [2]\n",
      "\t\tBit:  AFE_ML_LANE1_ADAPTEQ_RST_N [1]\n",
      "\t\tBit:  AFE_ML_LANE0_ADAPTEQ_RST_N [0]\n",
      "\t[Register] AFE_ML_INTERRUPT_CTRL_0\n",
      "\t\tBit:  AFE_ML_AEQ_TB_SEL [0, 15]\n",
      "\t[Register] AFE_ML_INTERRUPT_CTRL_1\n",
      "\t\tBit:  AFE_ML_AEQ_TB_INV [0, 15]\n",
      "\t[Register] AFE_ML_INTERRUPT_CTRL_2\n",
      "\t\tBit:  AFE_ML_IGNORE_USB_DS_PD [4]\n",
      "\t\tBit:  AFE_ML_IGNORE_PD_LANES [3]\n",
      "\t\tBit:  AFE_ML_DATAVALID_INT_SEL [1, 2]\n",
      "\t\tBit:  AFE_ML_AEQ_TB_ANDORX [0]\n",
      "\t[Register] AFE_ML_PM_CTRL_0\n",
      "\t\tBit:  AFE_ML_HW_CNT_CDR_PU [16, 31]\n",
      "\t\tBit:  AFE_ML_HW_CNT_LN_RST [10, 14]\n",
      "\t\tBit:  AFE_ML_LP_CNT_LN_PD [6, 9]\n",
      "\t\tBit:  AFE_ML_PM_EISAMP_STDBY_EN [5]\n",
      "\t\tBit:  AFE_ML_PM_USE_STDBY_FOR_SLEEP [4]\n",
      "\t\tBit:  AFE_ML_RESET_CDR_FWSTDBY [3]\n",
      "\t\tBit:  AFE_ML_DATAVALID_CHECK [2]\n",
      "\t\tBit:  AFE_ML_PI_LP_OPT [0, 1]\n",
      "\t[Register] AFE_ML_PM_CTRL_1\n",
      "\t\tBit:  AFE_ML_HW_CNT_PLL_PU [16, 31]\n",
      "\t\tBit:  AFE_ML_HW_CNT_PLL_RST [0, 11]\n",
      "\t[Register] AFE_ML_PM_CTRL_2\n",
      "\t\tBit:  AFE_ML_HW_CNT_AEQ_RST [16, 27]\n",
      "\t\tBit:  AFE_ML_HW_CNT_LN_PU [0, 15]\n",
      "\t[Register] AFE_ML_PM_CTRL_3\n",
      "\t\tBit:  AFE_ML_HW_CNT_TP23 [16, 31]\n",
      "\t\tBit:  AFE_ML_HW_CNT_TP1 [0, 15]\n",
      "\t[Register] AFE_ML_PM_CTRL_4\n",
      "\t\tBit:  AFE_ML_HW_CNT_DPCD_DONE [16, 31]\n",
      "\t\tBit:  AFE_ML_HW_CNT_TP0 [0, 15]\n",
      "\t[Register] AFE_ML_PM_CTRL_5\n",
      "\t\tBit:  AFE_ML_EI_SAMPLE_STDBY_SEL [0]\n",
      "\t[Register] AFE_ML_MISC_CTRL\n",
      "\t\tBit:  AFE_ML_ANALOG_TEST_SEL [16, 31]\n",
      "\t\tBit:  AFE_ML_RES_CAL_HI [14, 15]\n",
      "\t\tBit:  AFE_ML_TYPEC_DEBUG_BUS_SEL [11, 13]\n",
      "\t\tBit:  AFE_ML_VTEST_CTRL [9, 10]\n",
      "\t\tBit:  AFE_ML_RES_CAL [4, 8]\n",
      "\t\tBit:  AFE_ML_RCAL_EN [3]\n",
      "\t\tBit:  AFE_ML_RCAL_CTRL [0, 2]\n",
      "\t[Register] AFE_ML_RCAL_STATUS\n",
      "\t\tBit:  AFE_ML_RCAL_OUT [0]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_F_BYPASS [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_BYPASS [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_PIOFFS_BYPASS [21]\n",
      "\t\tBit:  AFE_ML_LANE0_DC_BYPASS [20]\n",
      "\t\tBit:  AFE_ML_LANE0_AC_BYPASS [19]\n",
      "\t\tBit:  AFE_ML_LANE0_REFCTL_BYPASS [18]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TPS1_BYPASS [17]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_BYPASS [16]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SOFT_RESET [14]\n",
      "\t\tBit:  AFE_ML_LANE0_CLKEDGE_SEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_CONF_EN [11]\n",
      "\t\tBit:  AFE_ML_LANE0_CMCNTL [9, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_RXTAPCNTL [7, 8]\n",
      "\t\tBit:  AFE_ML_LANE0_TERMHIGHZ [6]\n",
      "\t\tBit:  AFE_ML_LANE0_TERMCMHIGH [5]\n",
      "\t\tBit:  AFE_ML_LANE0_TERMCNTL [0, 4]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE0_SATRANGE_SEL [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_SEL [28]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_CONF [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_POLARITY [22]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_CONF [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_POLARITY [7]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE0_PI_CTRL_Q_OFFS [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_CTRL_SEL [22]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_CONF [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_O_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_O_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_E_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_E_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK2_CCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK1_CCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_VGA_CCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN2_BWE_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN1_BWE_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK2_BWE_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK1_BWE_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_VGA_BWE_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_VGA_ICTL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN2_RCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN1_RCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK2_RCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK1_RCTRL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_VGA_RCTRL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN2_CCTRL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN1_CCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN1_RSCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK2_RSCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK1_RSCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_VGA_RSCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN2_ICTL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN1_ICTL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK2_ICTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_PK1_ICTL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE0_RXDFE_ADDOCTL [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_RXDFE_ADDICTL [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_RXDFE_OUTGAIN [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_RXDFE_DCGAIN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_GAIN2_RSCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE0_PI_PROP_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE0_PI_INTEGRAL_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE0_RBIAS_TRIM [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN_RLOAD_TRIM [24, 26]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN_RLOAD_CTRL [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RLOAD_CTRL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RLOAD_TRIM [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_DCCPD [16]\n",
      "\t\tBit:  AFE_ML_LANE0_DCCCNTL [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_VGAPK_RLOAD_TRIM [10, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_VGAPK_RLOAD_CTRL [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_EI_HYST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VAC_TARGET [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE0_BB_CTRL [16, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_ATEST_CTRL [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_TERMVCMRCTRL [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_REG_HIGHBIASCUR [3]\n",
      "\t\tBit:  AFE_ML_LANE0_BITCDR_GATEX_DV_CTRL [2]\n",
      "\t\tBit:  AFE_ML_LANE0_BITCDR_GATEX_HW_CTRL [1]\n",
      "\t\tBit:  AFE_ML_LANE0_BITCDR_CLK_GATEX [0]\n",
      "\t[Register] AFE_ML_LANE0_LANE_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE0_ALT_DATAVALID_SEL [0]\n",
      "\t[Register] AFE_ML_LANE0_CDR_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE0_PI_INT_FILT_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE0_INTBLOCK_EN [4]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_FREEZE_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE0_CDR_TESTBUS_SEL [0, 2]\n",
      "\t[Register] AFE_ML_LANE0_ODS_CTRL\n",
      "\t\tBit:  AFE_ML_LANE0_ODS_PI_CTRL_ADJ [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_ERRDATASEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_ODS_SYNC_ENABLE [3]\n",
      "\t\tBit:  AFE_ML_LANE0_ODS_ENABLE [1]\n",
      "\t[Register] AFE_ML_LANE0_AFE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE0_PICAPCNTL [28, 30]\n",
      "\t\tBit:  AFE_ML_LANE0_PIBIASCNTL [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_PIICNTL [9, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEOFFSETAMPGAIN [8]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEOFFSETCTRL [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEOFFSETSEL [5]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEOFFSETAMPEN [4]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLELOWBIAS [3]\n",
      "\t\tBit:  AFE_ML_LANE0_PIPRELOADHI [2]\n",
      "\t\tBit:  AFE_ML_LANE0_BITCDR_DIV2ENX [1]\n",
      "\t\tBit:  AFE_ML_LANE0_CDR_INVCLK_SEL [0]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_0\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_MIN [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_MIN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_MIN [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_MIN [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_1\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_MAX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_MAX [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_MAX [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_REFINE_CNT [29, 30]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_MIN [16, 19]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_3\n",
      "\t\tBit:  AFE_ML_LANE0_BW_EN_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_BW_EN_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK_RC_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK_RC_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_4\n",
      "\t\tBit:  AFE_ML_LANE0_RS_CTRL_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_RS_CTRL_MIN [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE0_ICTL_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_ICTL_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_EQ_MINMAX_5\n",
      "\t\tBit:  AFE_ML_LANE0_PI_INTEGRAL_STEP_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_INTEGRAL_STEP_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_PROP_STEP_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_PROP_STEP_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE0_ODSSYNC_WAIT_CFG [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_ODSDIV_SYNC_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE0_ADAPT_PI_OFFS [28]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_SHIFT_RIGHT [27]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_PI [26]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT_PI [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE0_DCMEAS_OPT [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PIADAPT_SAMPLE_LIMIT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_CONSEC_CNT_DC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_ERR_OFFS_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_CTRL_ERR_AEQ [16]\n",
      "\t\tBit:  AFE_ML_LANE0_AC_SAMPLE_LIMIT [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_Q_ERR_CODE_SWAP [12]\n",
      "\t\tBit:  AFE_ML_LANE0_ERRCLK_PWROPT [11]\n",
      "\t\tBit:  AFE_ML_LANE0_EI_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_ERRCLK_EN [7]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFS_CANC_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE0_LPBKEN [5]\n",
      "\t\tBit:  AFE_ML_LANE0_FORCE_EI_VAL [4]\n",
      "\t\tBit:  AFE_ML_LANE0_FORCE_EIEN [3]\n",
      "\t\tBit:  AFE_ML_LANE0_EIX_DC_COMPARE [2]\n",
      "\t\tBit:  AFE_ML_LANE0_EIX_AC_COMPARE [1]\n",
      "\t\tBit:  AFE_ML_LANE0_EIX_MEAS_OPT [0]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE0_OFFS_AEQ_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_BYPASS_SECONDARY [22]\n",
      "\t\tBit:  AFE_ML_LANE0_CLKPAT6_ERR_EN [20]\n",
      "\t\tBit:  AFE_ML_LANE0_CONSEC6_ERR_EN [19]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_ENGINE_MODE [18]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_MEAS_RG_OFFC [17]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TPS1_DO_MEAS [16]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_WAIT_LIMIT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_ENGINE_WAIT_CDR [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_PITRANS_WAIT_CFG [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_ENGINE_PWAIT_CFG [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_ENGINE_WAIT_CFG2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_ENGINE_WAIT_CFG1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_EISWEEP_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE0_IDLE_CHECK_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_MEAS_RG [31]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_MEAS_RZ [30]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_DATA_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE0_PIADAPT_REFTGT_OPT [28]\n",
      "\t\tBit:  AFE_ML_LANE0_DFESMPLFORCE [27]\n",
      "\t\tBit:  AFE_ML_LANE0_FORCE_CANCEL [26]\n",
      "\t\tBit:  AFE_ML_LANE0_FORCE_VADAPT [25]\n",
      "\t\tBit:  AFE_ML_LANE0_TIME_LIMIT_OPT [24]\n",
      "\t\tBit:  AFE_ML_LANE0_TIMEOUT_EN_IN [23]\n",
      "\t\tBit:  AFE_ML_LANE0_FLT_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_TRANS [19, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_TRANS_EN [18]\n",
      "\t\tBit:  AFE_ML_LANE0_VIDEO_ADAPT_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE0_VIDEO_ADAPT_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE0_REFINE_REF_TGT_F [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_REFINE_REF_TGT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT_F [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT_AC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_EYEMEAS_LOOP_LIMIT [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_MEAS_AC [31]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_MEAS [30]\n",
      "\t\tBit:  AFE_ML_LANE0_CHECK_PI_PN_MEAS [29]\n",
      "\t\tBit:  AFE_ML_LANE0_SAMPLE_LIMIT_MEAS [26, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_EYEMEAS_LOOP_EN_MEAS [25]\n",
      "\t\tBit:  AFE_ML_LANE0_FORCE_MEASURE [24]\n",
      "\t\tBit:  AFE_ML_LANE0_REFINE_MODE_MEAS [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT_MEAS [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_ERR_THR_MEAS [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_DATA_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE0_CHECK_PI_PN_OFFC [15]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_REFINE_REF_TGT_OFFC [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TP1_SAMPLE_LIMIT [5, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_REFINE_MODE_OFFC [3, 4]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT_OFFC [1, 2]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_OFFC [0]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_REFINE_MODE_F_IN [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_REFINE_MODE_F_IN [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_REFINE_MODE_F_IN [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_REFINE_MODE_F_IN [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_REFINE_MODE_IN [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_REFINE_MODE_IN [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_REFINE_MODE_IN [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_REFINE_MODE_IN [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_CHECK_PI_PN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_EN_F [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOP_SUM_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_EYEMEAS_LOOP_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_FS_MAX [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_FS_MAX [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_FS_MAX [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_FS_MAX [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT3 [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT2 [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_LOOPSUM_LIMIT0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_ERR_THR3 [11, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_ERR_THR2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_ERR_THR1 [3, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_ERR_THR0 [0, 2]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SAMPLE_FINE_LIMIT [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SAMPLE_FINE_LIMIT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SAMPLE_FINE_LIMIT [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SAMPLE_FINE_LIMIT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SAMPLE_LIMIT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SAMPLE_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK_RC_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK_RC_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_REFINE_RANGE [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_REFINE_RANGE [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_REFINE_RANGE [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_REFINE_SW_EN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CURVE_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CURVE_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN1BW_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN1BW_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK2BW_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK2BW_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK1BW_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK1BW_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_VGABW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_VGABW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK2ICTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK2ICTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK1ICTL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_PK1ICTL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_VGAICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_VGAICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN2BW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN2BW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CTLEBIASCTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_RS_CTRL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_RS_CTRL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN2ICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN2ICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN1ICTL_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_GAIN1ICTL_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CDR_INTGAIN_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CDR_PROPGAIN_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_12\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_13\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_14\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_SPLIT_INC [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_SPLIT_INC [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_SPLIT_INC [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_SPLIT_INC [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_SPLIT_INC [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_SPLIT_INC [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_SPLIT_INC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_SPLIT_INC [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_INC [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_INC [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_INC [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_INC [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_INC [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_INC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_INC [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_INC [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_15\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW1_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW1_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SW2_SPLIT44 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SW1_SPLIT44 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SW2_SPLIT53 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SW1_SPLIT53 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_16\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_SW2_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_SW2_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW1_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW1_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_17\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP2_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP2_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP1_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP1_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_SW2_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_SW2_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_18\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAPOS_O_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAPOS_O_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAPOS_E_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAPOS_E_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP4_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP4_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP3_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TAP3_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_23\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_CDR_RST_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_SAVED_STATUS_SEL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TESTBUS_SEL [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_EYEMEAS_NOERR_CNT [8, 11]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_24\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_REFCTL_CFG [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_REFCTL [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_DURATION_CFG [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_ACDC_MEAS_EN [15]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_FILTER_ODD [14]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_EVENODD_FILTER_EN [13]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_FORCE [12]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_VIDEO_OPT [11]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAPOS_O_SEL [10]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAPOS_E_SEL [9]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAP4_SEL [8]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAP3_SEL [7]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAP2_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAP1_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TAP0_SEL [4]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_FLOW_POS [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_BYPASS [0]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_25\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TOS_POLARITY [28]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T4_POLARITY [27]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T3_POLARITY [26]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T2_POLARITY [25]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T1_POLARITY [24]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TOS_STEP [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T4_STEP [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T3_STEP [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T2_STEP [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T1_STEP [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T0_STEP [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_EQ_CTRL_26\n",
      "\t\tBit:  AFE_ML_LANE0_ALTDV_SAMPLE_LIMIT [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_N [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_ALTDV_BITNUM_LIMIT_P [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T4_HALF_RANGE [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T3_HALF_RANGE [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T2_HALF_RANGE [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T1_HALF_RANGE [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_AUTO_RANGE_EN [0]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE0_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE0 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE0 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE0 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE0 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE0 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE0 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE0 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE0 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE0 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE0 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE0 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE0 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE0 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE0 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE0_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE0 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE0 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE0 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE0 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE0_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE0 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE0 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE0 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE0 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE0 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE1_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE1 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE1 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE1 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE1 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE1 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE1 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE1 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE1 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE1 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE1 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE1 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE1 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE1 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE1_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE1 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE1 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE1 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE1 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE1_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE1 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE1 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE1 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE1 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE1 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE2_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE2 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE2 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE2 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE2 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE2 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE2 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE2 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE2 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE2 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE2 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE2 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE2 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE2 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE2 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE2_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE2 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE2 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE2 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE2 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE2_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE2 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE2 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE2 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE2 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE3_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE3 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE3 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE3 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE3 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE3 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE3 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE3 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE3 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE3 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE3 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE3 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE3 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE3 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE3 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE3 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE3_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE3 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE3 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE3 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE3 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE3_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE3 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE3 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE3 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE3 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE3 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE4_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE4 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE4 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE4 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE4 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE4 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE4 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE4 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE4 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE4 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE4 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE4 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE4 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE4 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE4 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE4 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE4_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE4 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE4 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE4 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE4 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE4_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE4 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE4 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE4 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE4 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE4 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE5_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE5 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE5 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE5 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE5 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE5 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE5 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE5 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE5 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE5 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE5 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE5 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE5 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE5 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE5 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE5 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE5_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE5 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE5 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE5 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE5 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE5_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE5 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE5 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE5 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE5 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE5 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE6_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE6 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE6 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE6 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE6 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE6 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE6 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE6 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE6 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE6 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE6 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE6 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE6 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE6 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE6 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE6 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE6_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE6 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE6 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE6 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE6 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE6_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE6 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE6 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE6 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE6 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE6 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE7_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE7 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE7 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE7 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE7 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE7 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE7 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE7 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE7 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE7 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE7 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE7 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE7 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE7 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE7 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE7 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE7_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE7 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE7 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE7 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE7 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE7_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE7 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE7 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE7 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE7 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE7 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE8_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE8 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE8 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE8 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE8 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE8 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE8 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE8 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE8 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE8 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE8 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE8 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE8 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE8 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE8 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE8 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE8_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE8 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE8 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE8 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE8 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE8_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE8 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE8 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE8 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE8 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE8 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE9_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE9 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE9 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE9 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE9 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE9 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE9 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE9 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE9 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE9 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE9 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE9 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE9 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE9 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE9 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE9 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE9_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE9 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE9 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE9 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE9 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE9_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE9 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE9 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE9 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE9 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE9 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE10_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE10 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE10 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE10 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE10 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE10 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE10 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE10 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE10 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE10 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE10 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE10 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE10 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE10 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE10 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE10 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE10_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE10 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE10 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE10 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE10 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE10_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE10 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE10 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE10 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE10 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE10 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE11_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE11 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE11 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE11 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE11 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE11 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE11 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE11 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE11 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE11 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE11 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE11 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE11 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE11 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE11 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE11 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE11_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE11 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE11 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE11 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE11 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE11_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE11 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE11 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE11 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE11 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE11 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE12_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE12 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE12 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE12 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE12 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE12 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE12 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE12 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE12 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE12 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE12 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE12 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE12 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE12 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE12 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE12 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE12_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE12 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE12 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE12 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE12 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE12_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE12 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE12 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE12 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE12 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE12 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE13_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE13 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE13 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE13 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE13 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE13 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE13 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE13 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE13 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE13 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE13 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE13 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE13 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE13 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE13 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE13 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE13_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE13 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE13 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE13 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE13 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE13_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE13 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE13 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE13 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE13 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE13 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE14_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE14 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE14 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE14 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE14 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE14 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE14 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE14 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE14 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE14 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE14 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE14 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE14 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE14 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE14 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE14 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE14_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE14 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE14 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE14 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE14 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE14_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE14 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE14 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE14 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE14 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE14 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE15_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE15 [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE15 [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE15 [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE15 [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE15 [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE15 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE15 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE15 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE15 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE15 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE15 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE15 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE15 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE15 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE15 [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE15_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE15 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE15 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE15 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE15 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE15_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE15 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE15 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE15 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE15 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE15 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE_RST_0\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_CURVE_RST [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_CURVE_RST [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_CURVE_RST [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_CURVE_RST [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_CURVE_RST [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_CURVE_RST [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_CURVE_RST [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_CURVE_RST [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_CURVE_RST [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_CURVE_RST [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_CURVE_RST [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_CURVE_RST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_CURVE_RST [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_CURVE_RST [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_CURVE_RST [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE_RST_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_CURVE_RST [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_CURVE_RST [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_CURVE_RST [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_CURVE_RST [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_CTLE_CURVE_RST_2\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_CURVE_RST [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_CURVE_RST [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_CURVE_RST [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_CURVE_RST [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_CURVE_RST [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_F_BYPASS [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_BYPASS [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_PIOFFS_BYPASS [21]\n",
      "\t\tBit:  AFE_ML_LANE1_DC_BYPASS [20]\n",
      "\t\tBit:  AFE_ML_LANE1_AC_BYPASS [19]\n",
      "\t\tBit:  AFE_ML_LANE1_REFCTL_BYPASS [18]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TPS1_BYPASS [17]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_BYPASS [16]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SOFT_RESET [14]\n",
      "\t\tBit:  AFE_ML_LANE1_CLKEDGE_SEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_CONF_EN [11]\n",
      "\t\tBit:  AFE_ML_LANE1_CMCNTL [9, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_RXTAPCNTL [7, 8]\n",
      "\t\tBit:  AFE_ML_LANE1_TERMHIGHZ [6]\n",
      "\t\tBit:  AFE_ML_LANE1_TERMCMHIGH [5]\n",
      "\t\tBit:  AFE_ML_LANE1_TERMCNTL [0, 4]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE1_SATRANGE_SEL [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_SEL [28]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_CONF [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_POLARITY [22]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_CONF [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_POLARITY [7]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE1_PI_CTRL_Q_OFFS [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_CTRL_SEL [22]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_CONF [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_O_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_O_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_E_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_E_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK2_CCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK1_CCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_VGA_CCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN2_BWE_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN1_BWE_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK2_BWE_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK1_BWE_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_VGA_BWE_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_VGA_ICTL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN2_RCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN1_RCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK2_RCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK1_RCTRL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_VGA_RCTRL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN2_CCTRL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN1_CCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN1_RSCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK2_RSCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK1_RSCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_VGA_RSCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN2_ICTL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN1_ICTL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK2_ICTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_PK1_ICTL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE1_RXDFE_ADDOCTL [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_RXDFE_ADDICTL [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_RXDFE_OUTGAIN [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_RXDFE_DCGAIN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_GAIN2_RSCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE1_PI_PROP_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE1_PI_INTEGRAL_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE1_RBIAS_TRIM [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN_RLOAD_TRIM [24, 26]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN_RLOAD_CTRL [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RLOAD_CTRL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RLOAD_TRIM [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_DCCPD [16]\n",
      "\t\tBit:  AFE_ML_LANE1_DCCCNTL [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_VGAPK_RLOAD_TRIM [10, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_VGAPK_RLOAD_CTRL [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_EI_HYST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VAC_TARGET [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE1_BB_CTRL [16, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_ATEST_CTRL [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_TERMVCMRCTRL [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_REG_HIGHBIASCUR [3]\n",
      "\t\tBit:  AFE_ML_LANE1_BITCDR_GATEX_DV_CTRL [2]\n",
      "\t\tBit:  AFE_ML_LANE1_BITCDR_GATEX_HW_CTRL [1]\n",
      "\t\tBit:  AFE_ML_LANE1_BITCDR_CLK_GATEX [0]\n",
      "\t[Register] AFE_ML_LANE1_LANE_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE1_ALT_DATAVALID_SEL [0]\n",
      "\t[Register] AFE_ML_LANE1_CDR_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE1_PI_INT_FILT_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE1_INTBLOCK_EN [4]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_FREEZE_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE1_CDR_TESTBUS_SEL [0, 2]\n",
      "\t[Register] AFE_ML_LANE1_ODS_CTRL\n",
      "\t\tBit:  AFE_ML_LANE1_ODS_PI_CTRL_ADJ [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_ERRDATASEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_ODS_SYNC_ENABLE [3]\n",
      "\t\tBit:  AFE_ML_LANE1_ODS_ENABLE [1]\n",
      "\t[Register] AFE_ML_LANE1_AFE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE1_PICAPCNTL [28, 30]\n",
      "\t\tBit:  AFE_ML_LANE1_PIBIASCNTL [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_PIICNTL [9, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEOFFSETAMPGAIN [8]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEOFFSETCTRL [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEOFFSETSEL [5]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEOFFSETAMPEN [4]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLELOWBIAS [3]\n",
      "\t\tBit:  AFE_ML_LANE1_PIPRELOADHI [2]\n",
      "\t\tBit:  AFE_ML_LANE1_BITCDR_DIV2ENX [1]\n",
      "\t\tBit:  AFE_ML_LANE1_CDR_INVCLK_SEL [0]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_0\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_MIN [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_MIN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_MIN [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_MIN [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_1\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_MAX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_MAX [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_MAX [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_REFINE_CNT [29, 30]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_MIN [16, 19]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_3\n",
      "\t\tBit:  AFE_ML_LANE1_BW_EN_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_BW_EN_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK_RC_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK_RC_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_4\n",
      "\t\tBit:  AFE_ML_LANE1_RS_CTRL_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_RS_CTRL_MIN [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE1_ICTL_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_ICTL_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_EQ_MINMAX_5\n",
      "\t\tBit:  AFE_ML_LANE1_PI_INTEGRAL_STEP_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_INTEGRAL_STEP_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_PROP_STEP_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_PROP_STEP_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE1_ODSSYNC_WAIT_CFG [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_ODSDIV_SYNC_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE1_ADAPT_PI_OFFS [28]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_SHIFT_RIGHT [27]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_PI [26]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT_PI [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE1_DCMEAS_OPT [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PIADAPT_SAMPLE_LIMIT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_CONSEC_CNT_DC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_ERR_OFFS_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_CTRL_ERR_AEQ [16]\n",
      "\t\tBit:  AFE_ML_LANE1_AC_SAMPLE_LIMIT [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_Q_ERR_CODE_SWAP [12]\n",
      "\t\tBit:  AFE_ML_LANE1_ERRCLK_PWROPT [11]\n",
      "\t\tBit:  AFE_ML_LANE1_EI_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_ERRCLK_EN [7]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFS_CANC_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE1_LPBKEN [5]\n",
      "\t\tBit:  AFE_ML_LANE1_FORCE_EI_VAL [4]\n",
      "\t\tBit:  AFE_ML_LANE1_FORCE_EIEN [3]\n",
      "\t\tBit:  AFE_ML_LANE1_EIX_DC_COMPARE [2]\n",
      "\t\tBit:  AFE_ML_LANE1_EIX_AC_COMPARE [1]\n",
      "\t\tBit:  AFE_ML_LANE1_EIX_MEAS_OPT [0]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE1_OFFS_AEQ_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_BYPASS_SECONDARY [22]\n",
      "\t\tBit:  AFE_ML_LANE1_CLKPAT6_ERR_EN [20]\n",
      "\t\tBit:  AFE_ML_LANE1_CONSEC6_ERR_EN [19]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_ENGINE_MODE [18]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_MEAS_RG_OFFC [17]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TPS1_DO_MEAS [16]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_WAIT_LIMIT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_ENGINE_WAIT_CDR [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_PITRANS_WAIT_CFG [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_ENGINE_PWAIT_CFG [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_ENGINE_WAIT_CFG2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_ENGINE_WAIT_CFG1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_EISWEEP_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE1_IDLE_CHECK_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_MEAS_RG [31]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_MEAS_RZ [30]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_DATA_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE1_PIADAPT_REFTGT_OPT [28]\n",
      "\t\tBit:  AFE_ML_LANE1_DFESMPLFORCE [27]\n",
      "\t\tBit:  AFE_ML_LANE1_FORCE_CANCEL [26]\n",
      "\t\tBit:  AFE_ML_LANE1_FORCE_VADAPT [25]\n",
      "\t\tBit:  AFE_ML_LANE1_TIME_LIMIT_OPT [24]\n",
      "\t\tBit:  AFE_ML_LANE1_TIMEOUT_EN_IN [23]\n",
      "\t\tBit:  AFE_ML_LANE1_FLT_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_TRANS [19, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_TRANS_EN [18]\n",
      "\t\tBit:  AFE_ML_LANE1_VIDEO_ADAPT_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE1_VIDEO_ADAPT_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE1_REFINE_REF_TGT_F [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_REFINE_REF_TGT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT_F [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT_AC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_EYEMEAS_LOOP_LIMIT [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_MEAS_AC [31]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_MEAS [30]\n",
      "\t\tBit:  AFE_ML_LANE1_CHECK_PI_PN_MEAS [29]\n",
      "\t\tBit:  AFE_ML_LANE1_SAMPLE_LIMIT_MEAS [26, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_EYEMEAS_LOOP_EN_MEAS [25]\n",
      "\t\tBit:  AFE_ML_LANE1_FORCE_MEASURE [24]\n",
      "\t\tBit:  AFE_ML_LANE1_REFINE_MODE_MEAS [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT_MEAS [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_ERR_THR_MEAS [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_DATA_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE1_CHECK_PI_PN_OFFC [15]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_REFINE_REF_TGT_OFFC [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TP1_SAMPLE_LIMIT [5, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_REFINE_MODE_OFFC [3, 4]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT_OFFC [1, 2]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_OFFC [0]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_REFINE_MODE_F_IN [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_REFINE_MODE_F_IN [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_REFINE_MODE_F_IN [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_REFINE_MODE_F_IN [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_REFINE_MODE_IN [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_REFINE_MODE_IN [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_REFINE_MODE_IN [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_REFINE_MODE_IN [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_CHECK_PI_PN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_EN_F [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOP_SUM_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_EYEMEAS_LOOP_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_FS_MAX [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_FS_MAX [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_FS_MAX [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_FS_MAX [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT3 [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT2 [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_LOOPSUM_LIMIT0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_ERR_THR3 [11, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_ERR_THR2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_ERR_THR1 [3, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_ERR_THR0 [0, 2]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SAMPLE_FINE_LIMIT [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SAMPLE_FINE_LIMIT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SAMPLE_FINE_LIMIT [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SAMPLE_FINE_LIMIT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SAMPLE_LIMIT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SAMPLE_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK_RC_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK_RC_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_REFINE_RANGE [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_REFINE_RANGE [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_REFINE_RANGE [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_REFINE_SW_EN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CURVE_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CURVE_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN1BW_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN1BW_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK2BW_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK2BW_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK1BW_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK1BW_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_VGABW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_VGABW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK2ICTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK2ICTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK1ICTL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_PK1ICTL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_VGAICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_VGAICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN2BW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN2BW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CTLEBIASCTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_RS_CTRL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_RS_CTRL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN2ICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN2ICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN1ICTL_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_GAIN1ICTL_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CDR_INTGAIN_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CDR_PROPGAIN_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_12\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_13\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_14\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_SPLIT_INC [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_SPLIT_INC [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_SPLIT_INC [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_SPLIT_INC [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_SPLIT_INC [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_SPLIT_INC [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_SPLIT_INC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_SPLIT_INC [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_INC [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_INC [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_INC [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_INC [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_INC [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_INC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_INC [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_INC [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_15\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW1_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW1_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SW2_SPLIT44 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SW1_SPLIT44 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SW2_SPLIT53 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SW1_SPLIT53 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_16\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_SW2_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_SW2_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW1_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW1_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_17\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP2_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP2_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP1_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP1_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_SW2_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_SW2_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_18\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAPOS_O_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAPOS_O_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAPOS_E_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAPOS_E_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP4_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP4_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP3_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TAP3_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_23\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_CDR_RST_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_SAVED_STATUS_SEL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TESTBUS_SEL [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_EYEMEAS_NOERR_CNT [8, 11]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_24\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_REFCTL_CFG [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_REFCTL [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_DURATION_CFG [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_ACDC_MEAS_EN [15]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_FILTER_ODD [14]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_EVENODD_FILTER_EN [13]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_FORCE [12]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_VIDEO_OPT [11]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAPOS_O_SEL [10]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAPOS_E_SEL [9]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAP4_SEL [8]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAP3_SEL [7]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAP2_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAP1_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TAP0_SEL [4]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_FLOW_POS [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_BYPASS [0]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_25\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TOS_POLARITY [28]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T4_POLARITY [27]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T3_POLARITY [26]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T2_POLARITY [25]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T1_POLARITY [24]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TOS_STEP [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T4_STEP [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T3_STEP [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T2_STEP [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T1_STEP [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T0_STEP [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_EQ_CTRL_26\n",
      "\t\tBit:  AFE_ML_LANE1_ALTDV_SAMPLE_LIMIT [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_N [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_ALTDV_BITNUM_LIMIT_P [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T4_HALF_RANGE [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T3_HALF_RANGE [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T2_HALF_RANGE [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T1_HALF_RANGE [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_AUTO_RANGE_EN [0]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE0_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE0 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE0 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE0 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE0 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE0 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE0 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE0 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE0 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE0 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE0 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE0 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE0 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE0 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE0 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE0_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE0 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE0 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE0 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE0 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE0_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE0 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE0 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE0 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE0 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE0 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE1_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE1 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE1 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE1 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE1 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE1 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE1 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE1 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE1 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE1 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE1 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE1 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE1 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE1 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE1_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE1 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE1 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE1 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE1 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE1_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE1 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE1 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE1 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE1 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE1 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE2_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE2 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE2 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE2 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE2 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE2 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE2 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE2 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE2 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE2 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE2 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE2 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE2 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE2 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE2 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE2_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE2 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE2 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE2 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE2 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE2_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE2 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE2 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE2 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE2 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE3_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE3 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE3 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE3 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE3 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE3 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE3 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE3 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE3 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE3 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE3 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE3 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE3 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE3 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE3 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE3 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE3_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE3 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE3 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE3 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE3 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE3_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE3 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE3 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE3 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE3 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE3 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE4_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE4 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE4 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE4 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE4 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE4 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE4 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE4 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE4 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE4 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE4 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE4 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE4 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE4 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE4 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE4 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE4_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE4 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE4 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE4 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE4 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE4_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE4 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE4 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE4 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE4 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE4 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE5_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE5 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE5 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE5 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE5 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE5 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE5 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE5 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE5 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE5 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE5 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE5 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE5 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE5 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE5 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE5 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE5_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE5 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE5 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE5 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE5 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE5_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE5 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE5 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE5 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE5 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE5 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE6_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE6 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE6 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE6 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE6 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE6 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE6 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE6 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE6 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE6 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE6 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE6 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE6 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE6 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE6 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE6 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE6_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE6 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE6 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE6 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE6 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE6_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE6 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE6 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE6 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE6 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE6 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE7_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE7 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE7 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE7 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE7 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE7 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE7 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE7 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE7 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE7 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE7 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE7 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE7 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE7 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE7 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE7 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE7_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE7 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE7 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE7 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE7 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE7_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE7 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE7 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE7 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE7 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE7 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE8_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE8 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE8 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE8 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE8 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE8 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE8 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE8 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE8 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE8 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE8 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE8 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE8 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE8 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE8 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE8 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE8_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE8 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE8 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE8 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE8 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE8_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE8 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE8 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE8 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE8 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE8 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE9_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE9 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE9 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE9 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE9 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE9 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE9 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE9 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE9 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE9 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE9 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE9 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE9 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE9 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE9 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE9 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE9_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE9 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE9 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE9 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE9 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE9_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE9 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE9 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE9 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE9 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE9 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE10_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE10 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE10 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE10 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE10 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE10 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE10 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE10 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE10 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE10 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE10 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE10 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE10 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE10 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE10 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE10 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE10_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE10 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE10 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE10 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE10 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE10_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE10 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE10 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE10 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE10 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE10 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE11_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE11 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE11 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE11 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE11 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE11 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE11 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE11 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE11 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE11 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE11 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE11 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE11 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE11 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE11 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE11 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE11_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE11 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE11 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE11 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE11 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE11_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE11 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE11 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE11 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE11 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE11 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE12_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE12 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE12 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE12 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE12 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE12 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE12 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE12 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE12 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE12 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE12 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE12 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE12 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE12 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE12 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE12 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE12_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE12 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE12 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE12 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE12 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE12_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE12 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE12 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE12 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE12 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE12 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE13_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE13 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE13 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE13 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE13 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE13 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE13 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE13 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE13 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE13 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE13 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE13 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE13 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE13 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE13 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE13 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE13_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE13 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE13 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE13 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE13 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE13_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE13 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE13 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE13 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE13 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE13 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE14_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE14 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE14 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE14 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE14 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE14 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE14 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE14 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE14 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE14 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE14 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE14 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE14 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE14 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE14 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE14 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE14_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE14 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE14 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE14 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE14 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE14_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE14 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE14 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE14 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE14 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE14 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE15_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE15 [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE15 [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE15 [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE15 [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE15 [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE15 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE15 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE15 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE15 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE15 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE15 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE15 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE15 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE15 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE15 [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE15_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE15 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE15 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE15 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE15 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE15_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE15 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE15 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE15 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE15 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE15 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE_RST_0\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_CURVE_RST [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_CURVE_RST [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_CURVE_RST [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_CURVE_RST [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_CURVE_RST [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_CURVE_RST [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_CURVE_RST [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_CURVE_RST [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_CURVE_RST [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_CURVE_RST [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_CURVE_RST [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_CURVE_RST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_CURVE_RST [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_CURVE_RST [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_CURVE_RST [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE_RST_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_CURVE_RST [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_CURVE_RST [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_CURVE_RST [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_CURVE_RST [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_CTLE_CURVE_RST_2\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_CURVE_RST [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_CURVE_RST [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_CURVE_RST [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_CURVE_RST [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_CURVE_RST [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_F_BYPASS [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_BYPASS [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_PIOFFS_BYPASS [21]\n",
      "\t\tBit:  AFE_ML_LANE2_DC_BYPASS [20]\n",
      "\t\tBit:  AFE_ML_LANE2_AC_BYPASS [19]\n",
      "\t\tBit:  AFE_ML_LANE2_REFCTL_BYPASS [18]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TPS1_BYPASS [17]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_BYPASS [16]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SOFT_RESET [14]\n",
      "\t\tBit:  AFE_ML_LANE2_CLKEDGE_SEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_CONF_EN [11]\n",
      "\t\tBit:  AFE_ML_LANE2_CMCNTL [9, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_RXTAPCNTL [7, 8]\n",
      "\t\tBit:  AFE_ML_LANE2_TERMHIGHZ [6]\n",
      "\t\tBit:  AFE_ML_LANE2_TERMCMHIGH [5]\n",
      "\t\tBit:  AFE_ML_LANE2_TERMCNTL [0, 4]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE2_SATRANGE_SEL [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_SEL [28]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_CONF [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_POLARITY [22]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_CONF [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_POLARITY [7]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE2_PI_CTRL_Q_OFFS [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_CTRL_SEL [22]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_CONF [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_O_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_O_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_E_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_E_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK2_CCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK1_CCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_VGA_CCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN2_BWE_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN1_BWE_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK2_BWE_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK1_BWE_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_VGA_BWE_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_VGA_ICTL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN2_RCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN1_RCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK2_RCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK1_RCTRL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_VGA_RCTRL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN2_CCTRL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN1_CCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN1_RSCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK2_RSCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK1_RSCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_VGA_RSCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN2_ICTL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN1_ICTL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK2_ICTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_PK1_ICTL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE2_RXDFE_ADDOCTL [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_RXDFE_ADDICTL [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_RXDFE_OUTGAIN [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_RXDFE_DCGAIN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_GAIN2_RSCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE2_PI_PROP_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE2_PI_INTEGRAL_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE2_RBIAS_TRIM [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN_RLOAD_TRIM [24, 26]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN_RLOAD_CTRL [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RLOAD_CTRL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RLOAD_TRIM [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_DCCPD [16]\n",
      "\t\tBit:  AFE_ML_LANE2_DCCCNTL [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_VGAPK_RLOAD_TRIM [10, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_VGAPK_RLOAD_CTRL [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_EI_HYST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VAC_TARGET [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE2_BB_CTRL [16, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_ATEST_CTRL [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_TERMVCMRCTRL [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_REG_HIGHBIASCUR [3]\n",
      "\t\tBit:  AFE_ML_LANE2_BITCDR_GATEX_DV_CTRL [2]\n",
      "\t\tBit:  AFE_ML_LANE2_BITCDR_GATEX_HW_CTRL [1]\n",
      "\t\tBit:  AFE_ML_LANE2_BITCDR_CLK_GATEX [0]\n",
      "\t[Register] AFE_ML_LANE2_LANE_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE2_ALT_DATAVALID_SEL [0]\n",
      "\t[Register] AFE_ML_LANE2_CDR_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE2_PI_INT_FILT_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE2_INTBLOCK_EN [4]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_FREEZE_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE2_CDR_TESTBUS_SEL [0, 2]\n",
      "\t[Register] AFE_ML_LANE2_ODS_CTRL\n",
      "\t\tBit:  AFE_ML_LANE2_ODS_PI_CTRL_ADJ [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_ERRDATASEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_ODS_SYNC_ENABLE [3]\n",
      "\t\tBit:  AFE_ML_LANE2_ODS_ENABLE [1]\n",
      "\t[Register] AFE_ML_LANE2_AFE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE2_PICAPCNTL [28, 30]\n",
      "\t\tBit:  AFE_ML_LANE2_PIBIASCNTL [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_PIICNTL [9, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEOFFSETAMPGAIN [8]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEOFFSETCTRL [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEOFFSETSEL [5]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEOFFSETAMPEN [4]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLELOWBIAS [3]\n",
      "\t\tBit:  AFE_ML_LANE2_PIPRELOADHI [2]\n",
      "\t\tBit:  AFE_ML_LANE2_BITCDR_DIV2ENX [1]\n",
      "\t\tBit:  AFE_ML_LANE2_CDR_INVCLK_SEL [0]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_0\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_MIN [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_MIN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_MIN [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_MIN [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_1\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_MAX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_MAX [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_MAX [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_REFINE_CNT [29, 30]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_MIN [16, 19]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_3\n",
      "\t\tBit:  AFE_ML_LANE2_BW_EN_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_BW_EN_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK_RC_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK_RC_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_4\n",
      "\t\tBit:  AFE_ML_LANE2_RS_CTRL_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_RS_CTRL_MIN [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE2_ICTL_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_ICTL_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_EQ_MINMAX_5\n",
      "\t\tBit:  AFE_ML_LANE2_PI_INTEGRAL_STEP_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_INTEGRAL_STEP_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_PROP_STEP_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_PROP_STEP_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE2_ODSSYNC_WAIT_CFG [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_ODSDIV_SYNC_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE2_ADAPT_PI_OFFS [28]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_SHIFT_RIGHT [27]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_PI [26]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT_PI [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE2_DCMEAS_OPT [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PIADAPT_SAMPLE_LIMIT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_CONSEC_CNT_DC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_ERR_OFFS_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_CTRL_ERR_AEQ [16]\n",
      "\t\tBit:  AFE_ML_LANE2_AC_SAMPLE_LIMIT [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_Q_ERR_CODE_SWAP [12]\n",
      "\t\tBit:  AFE_ML_LANE2_ERRCLK_PWROPT [11]\n",
      "\t\tBit:  AFE_ML_LANE2_EI_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_ERRCLK_EN [7]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFS_CANC_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE2_LPBKEN [5]\n",
      "\t\tBit:  AFE_ML_LANE2_FORCE_EI_VAL [4]\n",
      "\t\tBit:  AFE_ML_LANE2_FORCE_EIEN [3]\n",
      "\t\tBit:  AFE_ML_LANE2_EIX_DC_COMPARE [2]\n",
      "\t\tBit:  AFE_ML_LANE2_EIX_AC_COMPARE [1]\n",
      "\t\tBit:  AFE_ML_LANE2_EIX_MEAS_OPT [0]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE2_OFFS_AEQ_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_BYPASS_SECONDARY [22]\n",
      "\t\tBit:  AFE_ML_LANE2_CLKPAT6_ERR_EN [20]\n",
      "\t\tBit:  AFE_ML_LANE2_CONSEC6_ERR_EN [19]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_ENGINE_MODE [18]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_MEAS_RG_OFFC [17]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TPS1_DO_MEAS [16]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_WAIT_LIMIT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_ENGINE_WAIT_CDR [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_PITRANS_WAIT_CFG [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_ENGINE_PWAIT_CFG [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_ENGINE_WAIT_CFG2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_ENGINE_WAIT_CFG1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_EISWEEP_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE2_IDLE_CHECK_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_MEAS_RG [31]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_MEAS_RZ [30]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_DATA_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE2_PIADAPT_REFTGT_OPT [28]\n",
      "\t\tBit:  AFE_ML_LANE2_DFESMPLFORCE [27]\n",
      "\t\tBit:  AFE_ML_LANE2_FORCE_CANCEL [26]\n",
      "\t\tBit:  AFE_ML_LANE2_FORCE_VADAPT [25]\n",
      "\t\tBit:  AFE_ML_LANE2_TIME_LIMIT_OPT [24]\n",
      "\t\tBit:  AFE_ML_LANE2_TIMEOUT_EN_IN [23]\n",
      "\t\tBit:  AFE_ML_LANE2_FLT_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_TRANS [19, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_TRANS_EN [18]\n",
      "\t\tBit:  AFE_ML_LANE2_VIDEO_ADAPT_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE2_VIDEO_ADAPT_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE2_REFINE_REF_TGT_F [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_REFINE_REF_TGT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT_F [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT_AC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_EYEMEAS_LOOP_LIMIT [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_MEAS_AC [31]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_MEAS [30]\n",
      "\t\tBit:  AFE_ML_LANE2_CHECK_PI_PN_MEAS [29]\n",
      "\t\tBit:  AFE_ML_LANE2_SAMPLE_LIMIT_MEAS [26, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_EYEMEAS_LOOP_EN_MEAS [25]\n",
      "\t\tBit:  AFE_ML_LANE2_FORCE_MEASURE [24]\n",
      "\t\tBit:  AFE_ML_LANE2_REFINE_MODE_MEAS [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT_MEAS [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_ERR_THR_MEAS [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_DATA_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE2_CHECK_PI_PN_OFFC [15]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_REFINE_REF_TGT_OFFC [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TP1_SAMPLE_LIMIT [5, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_REFINE_MODE_OFFC [3, 4]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT_OFFC [1, 2]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_OFFC [0]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_REFINE_MODE_F_IN [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_REFINE_MODE_F_IN [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_REFINE_MODE_F_IN [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_REFINE_MODE_F_IN [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_REFINE_MODE_IN [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_REFINE_MODE_IN [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_REFINE_MODE_IN [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_REFINE_MODE_IN [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_CHECK_PI_PN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_EN_F [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOP_SUM_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_EYEMEAS_LOOP_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_FS_MAX [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_FS_MAX [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_FS_MAX [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_FS_MAX [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT3 [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT2 [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_LOOPSUM_LIMIT0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_ERR_THR3 [11, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_ERR_THR2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_ERR_THR1 [3, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_ERR_THR0 [0, 2]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SAMPLE_FINE_LIMIT [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SAMPLE_FINE_LIMIT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SAMPLE_FINE_LIMIT [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SAMPLE_FINE_LIMIT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SAMPLE_LIMIT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SAMPLE_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK_RC_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK_RC_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_REFINE_RANGE [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_REFINE_RANGE [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_REFINE_RANGE [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_REFINE_SW_EN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CURVE_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CURVE_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN1BW_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN1BW_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK2BW_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK2BW_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK1BW_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK1BW_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_VGABW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_VGABW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK2ICTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK2ICTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK1ICTL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_PK1ICTL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_VGAICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_VGAICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN2BW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN2BW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CTLEBIASCTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_RS_CTRL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_RS_CTRL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN2ICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN2ICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN1ICTL_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_GAIN1ICTL_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CDR_INTGAIN_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CDR_PROPGAIN_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_12\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_13\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_14\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_SPLIT_INC [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_SPLIT_INC [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_SPLIT_INC [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_SPLIT_INC [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_SPLIT_INC [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_SPLIT_INC [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_SPLIT_INC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_SPLIT_INC [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_INC [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_INC [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_INC [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_INC [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_INC [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_INC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_INC [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_INC [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_15\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW1_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW1_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SW2_SPLIT44 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SW1_SPLIT44 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SW2_SPLIT53 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SW1_SPLIT53 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_16\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_SW2_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_SW2_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW1_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW1_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_17\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP2_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP2_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP1_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP1_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_SW2_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_SW2_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_18\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAPOS_O_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAPOS_O_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAPOS_E_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAPOS_E_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP4_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP4_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP3_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TAP3_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_23\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_CDR_RST_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_SAVED_STATUS_SEL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TESTBUS_SEL [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_EYEMEAS_NOERR_CNT [8, 11]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_24\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_REFCTL_CFG [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_REFCTL [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_DURATION_CFG [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_ACDC_MEAS_EN [15]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_FILTER_ODD [14]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_EVENODD_FILTER_EN [13]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_FORCE [12]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_VIDEO_OPT [11]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAPOS_O_SEL [10]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAPOS_E_SEL [9]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAP4_SEL [8]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAP3_SEL [7]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAP2_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAP1_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TAP0_SEL [4]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_FLOW_POS [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_BYPASS [0]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_25\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TOS_POLARITY [28]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T4_POLARITY [27]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T3_POLARITY [26]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T2_POLARITY [25]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T1_POLARITY [24]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TOS_STEP [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T4_STEP [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T3_STEP [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T2_STEP [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T1_STEP [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T0_STEP [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_EQ_CTRL_26\n",
      "\t\tBit:  AFE_ML_LANE2_ALTDV_SAMPLE_LIMIT [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_N [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_ALTDV_BITNUM_LIMIT_P [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T4_HALF_RANGE [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T3_HALF_RANGE [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T2_HALF_RANGE [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T1_HALF_RANGE [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_AUTO_RANGE_EN [0]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE0_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE0 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE0 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE0 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE0 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE0 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE0 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE0 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE0 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE0 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE0 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE0 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE0 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE0 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE0 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE0_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE0 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE0 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE0 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE0 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE0_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE0 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE0 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE0 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE0 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE0 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE1_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE1 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE1 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE1 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE1 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE1 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE1 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE1 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE1 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE1 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE1 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE1 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE1 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE1 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE1_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE1 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE1 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE1 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE1 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE1_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE1 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE1 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE1 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE1 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE1 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE2_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE2 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE2 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE2 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE2 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE2 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE2 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE2 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE2 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE2 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE2 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE2 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE2 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE2 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE2 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE2_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE2 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE2 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE2 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE2 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE2_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE2 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE2 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE2 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE2 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE3_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE3 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE3 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE3 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE3 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE3 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE3 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE3 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE3 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE3 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE3 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE3 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE3 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE3 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE3 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE3 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE3_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE3 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE3 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE3 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE3 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE3_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE3 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE3 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE3 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE3 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE3 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE4_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE4 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE4 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE4 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE4 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE4 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE4 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE4 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE4 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE4 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE4 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE4 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE4 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE4 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE4 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE4 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE4_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE4 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE4 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE4 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE4 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE4_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE4 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE4 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE4 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE4 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE4 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE5_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE5 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE5 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE5 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE5 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE5 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE5 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE5 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE5 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE5 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE5 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE5 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE5 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE5 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE5 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE5 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE5_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE5 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE5 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE5 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE5 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE5_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE5 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE5 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE5 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE5 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE5 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE6_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE6 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE6 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE6 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE6 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE6 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE6 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE6 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE6 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE6 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE6 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE6 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE6 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE6 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE6 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE6 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE6_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE6 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE6 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE6 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE6 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE6_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE6 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE6 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE6 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE6 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE6 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE7_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE7 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE7 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE7 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE7 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE7 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE7 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE7 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE7 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE7 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE7 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE7 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE7 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE7 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE7 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE7 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE7_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE7 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE7 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE7 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE7 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE7_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE7 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE7 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE7 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE7 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE7 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE8_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE8 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE8 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE8 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE8 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE8 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE8 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE8 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE8 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE8 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE8 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE8 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE8 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE8 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE8 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE8 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE8_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE8 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE8 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE8 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE8 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE8_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE8 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE8 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE8 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE8 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE8 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE9_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE9 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE9 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE9 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE9 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE9 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE9 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE9 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE9 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE9 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE9 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE9 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE9 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE9 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE9 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE9 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE9_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE9 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE9 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE9 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE9 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE9_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE9 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE9 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE9 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE9 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE9 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE10_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE10 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE10 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE10 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE10 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE10 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE10 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE10 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE10 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE10 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE10 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE10 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE10 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE10 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE10 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE10 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE10_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE10 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE10 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE10 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE10 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE10_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE10 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE10 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE10 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE10 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE10 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE11_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE11 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE11 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE11 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE11 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE11 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE11 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE11 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE11 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE11 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE11 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE11 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE11 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE11 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE11 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE11 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE11_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE11 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE11 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE11 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE11 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE11_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE11 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE11 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE11 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE11 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE11 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE12_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE12 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE12 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE12 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE12 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE12 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE12 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE12 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE12 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE12 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE12 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE12 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE12 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE12 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE12 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE12 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE12_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE12 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE12 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE12 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE12 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE12_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE12 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE12 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE12 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE12 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE12 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE13_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE13 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE13 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE13 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE13 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE13 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE13 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE13 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE13 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE13 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE13 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE13 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE13 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE13 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE13 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE13 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE13_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE13 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE13 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE13 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE13 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE13_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE13 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE13 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE13 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE13 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE13 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE14_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE14 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE14 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE14 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE14 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE14 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE14 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE14 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE14 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE14 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE14 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE14 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE14 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE14 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE14 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE14 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE14_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE14 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE14 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE14 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE14 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE14_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE14 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE14 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE14 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE14 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE14 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE15_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE15 [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE15 [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE15 [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE15 [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE15 [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE15 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE15 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE15 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE15 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE15 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE15 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE15 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE15 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE15 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE15 [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE15_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE15 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE15 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE15 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE15 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE15_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE15 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE15 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE15 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE15 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE15 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE_RST_0\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_CURVE_RST [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_CURVE_RST [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_CURVE_RST [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_CURVE_RST [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_CURVE_RST [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_CURVE_RST [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_CURVE_RST [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_CURVE_RST [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_CURVE_RST [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_CURVE_RST [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_CURVE_RST [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_CURVE_RST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_CURVE_RST [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_CURVE_RST [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_CURVE_RST [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE_RST_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_CURVE_RST [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_CURVE_RST [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_CURVE_RST [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_CURVE_RST [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_CTLE_CURVE_RST_2\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_CURVE_RST [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_CURVE_RST [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_CURVE_RST [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_CURVE_RST [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_CURVE_RST [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_F_BYPASS [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_BYPASS [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_PIOFFS_BYPASS [21]\n",
      "\t\tBit:  AFE_ML_LANE3_DC_BYPASS [20]\n",
      "\t\tBit:  AFE_ML_LANE3_AC_BYPASS [19]\n",
      "\t\tBit:  AFE_ML_LANE3_REFCTL_BYPASS [18]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TPS1_BYPASS [17]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_BYPASS [16]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SOFT_RESET [14]\n",
      "\t\tBit:  AFE_ML_LANE3_CLKEDGE_SEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_CONF_EN [11]\n",
      "\t\tBit:  AFE_ML_LANE3_CMCNTL [9, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_RXTAPCNTL [7, 8]\n",
      "\t\tBit:  AFE_ML_LANE3_TERMHIGHZ [6]\n",
      "\t\tBit:  AFE_ML_LANE3_TERMCMHIGH [5]\n",
      "\t\tBit:  AFE_ML_LANE3_TERMCNTL [0, 4]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE3_SATRANGE_SEL [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_SEL [28]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_CONF [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_POLARITY [22]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_CONF [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_POLARITY [7]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE3_PI_CTRL_Q_OFFS [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_CTRL_SEL [22]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_SEL [21]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_CONF [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_POLARITY [15]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_O_SEL [14]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_O_CONF [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_E_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_E_CONF [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK2_CCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK1_CCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_VGA_CCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN2_BWE_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN1_BWE_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK2_BWE_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK1_BWE_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_VGA_BWE_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_VGA_ICTL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN2_RCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN1_RCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK2_RCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK1_RCTRL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_VGA_RCTRL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN2_CCTRL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN1_CCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN1_RSCTRL_FIX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK2_RSCTRL_FIX [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK1_RSCTRL_FIX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_VGA_RSCTRL_FIX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN2_ICTL_FIX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN1_ICTL_FIX [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK2_ICTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_PK1_ICTL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE3_RXDFE_ADDOCTL [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_RXDFE_ADDICTL [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_RXDFE_OUTGAIN [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_RXDFE_DCGAIN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_FIX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_GAIN2_RSCTRL_FIX [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE3_PI_PROP_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE3_PI_INTEGRAL_STEP [0, 13]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE3_RBIAS_TRIM [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN_RLOAD_TRIM [24, 26]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN_RLOAD_CTRL [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RLOAD_CTRL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RLOAD_TRIM [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_DCCPD [16]\n",
      "\t\tBit:  AFE_ML_LANE3_DCCCNTL [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_VGAPK_RLOAD_TRIM [10, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_VGAPK_RLOAD_CTRL [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_EI_HYST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VAC_TARGET [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE3_BB_CTRL [16, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_ATEST_CTRL [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_TERMVCMRCTRL [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_REG_HIGHBIASCUR [3]\n",
      "\t\tBit:  AFE_ML_LANE3_BITCDR_GATEX_DV_CTRL [2]\n",
      "\t\tBit:  AFE_ML_LANE3_BITCDR_GATEX_HW_CTRL [1]\n",
      "\t\tBit:  AFE_ML_LANE3_BITCDR_CLK_GATEX [0]\n",
      "\t[Register] AFE_ML_LANE3_LANE_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE3_ALT_DATAVALID_SEL [0]\n",
      "\t[Register] AFE_ML_LANE3_CDR_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE3_PI_INT_FILT_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE3_INTBLOCK_EN [4]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_FREEZE_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE3_CDR_TESTBUS_SEL [0, 2]\n",
      "\t[Register] AFE_ML_LANE3_ODS_CTRL\n",
      "\t\tBit:  AFE_ML_LANE3_ODS_PI_CTRL_ADJ [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_ERRDATASEL [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_ODS_SYNC_ENABLE [3]\n",
      "\t\tBit:  AFE_ML_LANE3_ODS_ENABLE [1]\n",
      "\t[Register] AFE_ML_LANE3_AFE_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE3_PICAPCNTL [28, 30]\n",
      "\t\tBit:  AFE_ML_LANE3_PIBIASCNTL [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_PIICNTL [9, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEOFFSETAMPGAIN [8]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEOFFSETCTRL [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEOFFSETSEL [5]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEOFFSETAMPEN [4]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLELOWBIAS [3]\n",
      "\t\tBit:  AFE_ML_LANE3_PIPRELOADHI [2]\n",
      "\t\tBit:  AFE_ML_LANE3_BITCDR_DIV2ENX [1]\n",
      "\t\tBit:  AFE_ML_LANE3_CDR_INVCLK_SEL [0]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_0\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_MIN [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_MIN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_MIN [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_MIN [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_1\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_MAX [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_MAX [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_MAX [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_REFINE_CNT [29, 30]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_MIN [16, 19]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_3\n",
      "\t\tBit:  AFE_ML_LANE3_BW_EN_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_BW_EN_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK_RC_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK_RC_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_4\n",
      "\t\tBit:  AFE_ML_LANE3_RS_CTRL_MAX [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_RS_CTRL_MIN [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE3_ICTL_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_ICTL_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_EQ_MINMAX_5\n",
      "\t\tBit:  AFE_ML_LANE3_PI_INTEGRAL_STEP_MAX [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_INTEGRAL_STEP_MIN [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_PROP_STEP_MAX [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_PROP_STEP_MIN [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_0\n",
      "\t\tBit:  AFE_ML_LANE3_ODSSYNC_WAIT_CFG [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_ODSDIV_SYNC_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE3_ADAPT_PI_OFFS [28]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_SHIFT_RIGHT [27]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_PI [26]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT_PI [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE3_DCMEAS_OPT [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PIADAPT_SAMPLE_LIMIT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_CONSEC_CNT_DC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_ERR_OFFS_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_CTRL_ERR_AEQ [16]\n",
      "\t\tBit:  AFE_ML_LANE3_AC_SAMPLE_LIMIT [13, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_Q_ERR_CODE_SWAP [12]\n",
      "\t\tBit:  AFE_ML_LANE3_ERRCLK_PWROPT [11]\n",
      "\t\tBit:  AFE_ML_LANE3_EI_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_ERRCLK_EN [7]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFS_CANC_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE3_LPBKEN [5]\n",
      "\t\tBit:  AFE_ML_LANE3_FORCE_EI_VAL [4]\n",
      "\t\tBit:  AFE_ML_LANE3_FORCE_EIEN [3]\n",
      "\t\tBit:  AFE_ML_LANE3_EIX_DC_COMPARE [2]\n",
      "\t\tBit:  AFE_ML_LANE3_EIX_AC_COMPARE [1]\n",
      "\t\tBit:  AFE_ML_LANE3_EIX_MEAS_OPT [0]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_1\n",
      "\t\tBit:  AFE_ML_LANE3_OFFS_AEQ_POLARITY [23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_BYPASS_SECONDARY [22]\n",
      "\t\tBit:  AFE_ML_LANE3_CLKPAT6_ERR_EN [20]\n",
      "\t\tBit:  AFE_ML_LANE3_CONSEC6_ERR_EN [19]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_ENGINE_MODE [18]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_MEAS_RG_OFFC [17]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TPS1_DO_MEAS [16]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_WAIT_LIMIT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_ENGINE_WAIT_CDR [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_PITRANS_WAIT_CFG [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_ENGINE_PWAIT_CFG [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_ENGINE_WAIT_CFG2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_ENGINE_WAIT_CFG1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_EISWEEP_EN [3]\n",
      "\t\tBit:  AFE_ML_LANE3_IDLE_CHECK_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_2\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_MEAS_RG [31]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_MEAS_RZ [30]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_DATA_OPT [29]\n",
      "\t\tBit:  AFE_ML_LANE3_PIADAPT_REFTGT_OPT [28]\n",
      "\t\tBit:  AFE_ML_LANE3_DFESMPLFORCE [27]\n",
      "\t\tBit:  AFE_ML_LANE3_FORCE_CANCEL [26]\n",
      "\t\tBit:  AFE_ML_LANE3_FORCE_VADAPT [25]\n",
      "\t\tBit:  AFE_ML_LANE3_TIME_LIMIT_OPT [24]\n",
      "\t\tBit:  AFE_ML_LANE3_TIMEOUT_EN_IN [23]\n",
      "\t\tBit:  AFE_ML_LANE3_FLT_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_TRANS [19, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_TRANS_EN [18]\n",
      "\t\tBit:  AFE_ML_LANE3_VIDEO_ADAPT_EN [17]\n",
      "\t\tBit:  AFE_ML_LANE3_VIDEO_ADAPT_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE3_REFINE_REF_TGT_F [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_REFINE_REF_TGT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT_F [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT_AC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_EYEMEAS_LOOP_LIMIT [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_3\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_MEAS_AC [31]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_MEAS [30]\n",
      "\t\tBit:  AFE_ML_LANE3_CHECK_PI_PN_MEAS [29]\n",
      "\t\tBit:  AFE_ML_LANE3_SAMPLE_LIMIT_MEAS [26, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_EYEMEAS_LOOP_EN_MEAS [25]\n",
      "\t\tBit:  AFE_ML_LANE3_FORCE_MEASURE [24]\n",
      "\t\tBit:  AFE_ML_LANE3_REFINE_MODE_MEAS [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT_MEAS [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_ERR_THR_MEAS [17, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_DATA_OPT [16]\n",
      "\t\tBit:  AFE_ML_LANE3_CHECK_PI_PN_OFFC [15]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_REFINE_REF_TGT_OFFC [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TP1_SAMPLE_LIMIT [5, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_REFINE_MODE_OFFC [3, 4]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT_OFFC [1, 2]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_OFFC [0]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_4\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_REFINE_MODE_F_IN [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_REFINE_MODE_F_IN [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_REFINE_MODE_F_IN [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_REFINE_MODE_F_IN [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_REFINE_MODE_IN [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_REFINE_MODE_IN [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_REFINE_MODE_IN [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_REFINE_MODE_IN [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_CHECK_PI_PN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_EN_F [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOP_SUM_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_EYEMEAS_LOOP_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_5\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_FS_MAX [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_FS_MAX [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_FS_MAX [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_FS_MAX [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT3 [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT2 [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_LOOPSUM_LIMIT0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_ERR_THR3 [11, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_ERR_THR2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_ERR_THR1 [3, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_ERR_THR0 [0, 2]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_6\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SAMPLE_FINE_LIMIT [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SAMPLE_FINE_LIMIT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SAMPLE_FINE_LIMIT [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SAMPLE_FINE_LIMIT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SAMPLE_LIMIT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SAMPLE_LIMIT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SAMPLE_LIMIT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SAMPLE_LIMIT [0, 2]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_7\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK_RC_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK_RC_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_REFINE_RANGE [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_REFINE_RANGE [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_REFINE_RANGE [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_REFINE_SW_EN [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CURVE_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CURVE_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_8\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN1BW_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN1BW_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK2BW_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK2BW_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK1BW_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK1BW_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_VGABW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_VGABW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_9\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK2ICTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK2ICTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK1ICTL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_PK1ICTL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_VGAICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_VGAICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN2BW_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN2BW_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_10\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CTLEBIASCTL_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_RS_CTRL_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_RS_CTRL_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN2ICTL_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN2ICTL_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN1ICTL_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_GAIN1ICTL_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_11\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CDR_INTGAIN_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CDR_PROPGAIN_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_12\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_13\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_DFE_THR_EN [30]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_DFE_THR [24, 29]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_DFE_THR_EN [22]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_DFE_THR [16, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_DFE_THR_EN [14]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_DFE_THR [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_DFE_THR_EN [6]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_DFE_THR [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_14\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_SPLIT_INC [30, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_SPLIT_INC [28, 29]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_SPLIT_INC [26, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_SPLIT_INC [24, 25]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_SPLIT_INC [22, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_SPLIT_INC [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_SPLIT_INC [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_SPLIT_INC [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_INC [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_INC [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_INC [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_INC [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_INC [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_INC [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_INC [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_INC [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_15\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW1_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW1_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SW2_SPLIT44 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SW1_SPLIT44 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SW2_SPLIT53 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SW1_SPLIT53 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_16\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_SPLIT_MAX [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_SW2_SPLIT_MIN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_SPLIT_MAX [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_SW2_SPLIT_MIN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW1_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW1_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_17\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP2_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP2_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP1_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP1_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_SPLIT_MAX [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_SW2_SPLIT_MIN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_SPLIT_MAX [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_SW2_SPLIT_MIN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_18\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAPOS_O_SW2_EN [28, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAPOS_O_SW1_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAPOS_E_SW2_EN [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAPOS_E_SW1_EN [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP4_SW2_EN [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP4_SW1_EN [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP3_SW2_EN [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TAP3_SW1_EN [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_23\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_CDR_RST_EN [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_SAVED_STATUS_SEL [20, 21]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TESTBUS_SEL [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_EYEMEAS_NOERR_CNT [8, 11]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_24\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_REFCTL_CFG [29, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_REFCTL [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_DURATION_CFG [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_ACDC_MEAS_EN [15]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_FILTER_ODD [14]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_EVENODD_FILTER_EN [13]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_FORCE [12]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_VIDEO_OPT [11]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAPOS_O_SEL [10]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAPOS_E_SEL [9]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAP4_SEL [8]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAP3_SEL [7]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAP2_SEL [6]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAP1_SEL [5]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TAP0_SEL [4]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_FLOW_POS [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_BYPASS [0]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_25\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TOS_POLARITY [28]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T4_POLARITY [27]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T3_POLARITY [26]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T2_POLARITY [25]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T1_POLARITY [24]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TOS_STEP [20, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T4_STEP [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T3_STEP [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T2_STEP [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T1_STEP [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T0_STEP [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_EQ_CTRL_26\n",
      "\t\tBit:  AFE_ML_LANE3_ALTDV_SAMPLE_LIMIT [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_N [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_ALTDV_BITNUM_LIMIT_P [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T4_HALF_RANGE [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T3_HALF_RANGE [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T2_HALF_RANGE [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T1_HALF_RANGE [1, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_AUTO_RANGE_EN [0]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE0_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE0 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE0 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE0 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE0 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE0 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE0 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE0 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE0 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE0 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE0 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE0 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE0 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE0 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE0 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE0 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE0_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE0 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE0 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE0 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE0 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE0_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE0 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE0 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE0 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE0 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE0 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE0 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE1_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE1 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE1 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE1 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE1 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE1 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE1 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE1 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE1 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE1 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE1 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE1 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE1 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE1 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE1 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE1 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE1_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE1 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE1 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE1 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE1 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE1_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE1 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE1 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE1 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE1 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE1 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE1 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE2_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE2 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE2 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE2 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE2 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE2 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE2 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE2 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE2 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE2 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE2 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE2 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE2 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE2 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE2 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE2 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE2_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE2 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE2 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE2 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE2 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE2_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE2 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE2 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE2 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE2 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE2 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE2 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE3_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE3 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE3 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE3 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE3 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE3 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE3 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE3 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE3 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE3 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE3 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE3 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE3 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE3 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE3 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE3 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE3_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE3 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE3 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE3 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE3 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE3_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE3 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE3 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE3 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE3 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE3 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE3 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE4_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE4 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE4 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE4 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE4 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE4 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE4 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE4 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE4 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE4 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE4 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE4 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE4 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE4 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE4 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE4 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE4_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE4 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE4 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE4 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE4 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE4_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE4 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE4 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE4 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE4 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE4 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE4 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE5_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE5 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE5 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE5 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE5 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE5 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE5 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE5 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE5 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE5 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE5 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE5 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE5 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE5 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE5 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE5 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE5_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE5 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE5 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE5 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE5 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE5_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE5 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE5 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE5 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE5 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE5 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE5 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE6_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE6 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE6 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE6 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE6 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE6 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE6 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE6 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE6 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE6 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE6 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE6 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE6 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE6 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE6 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE6 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE6_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE6 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE6 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE6 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE6 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE6_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE6 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE6 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE6 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE6 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE6 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE6 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE7_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE7 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE7 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE7 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE7 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE7 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE7 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE7 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE7 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE7 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE7 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE7 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE7 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE7 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE7 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE7 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE7_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE7 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE7 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE7 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE7 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE7_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE7 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE7 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE7 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE7 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE7 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE7 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE8_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE8 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE8 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE8 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE8 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE8 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE8 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE8 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE8 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE8 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE8 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE8 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE8 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE8 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE8 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE8 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE8_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE8 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE8 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE8 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE8 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE8_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE8 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE8 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE8 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE8 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE8 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE8 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE9_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE9 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE9 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE9 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE9 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE9 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE9 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE9 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE9 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE9 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE9 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE9 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE9 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE9 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE9 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE9 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE9_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE9 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE9 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE9 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE9 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE9_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE9 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE9 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE9 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE9 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE9 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE9 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE10_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE10 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE10 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE10 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE10 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE10 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE10 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE10 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE10 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE10 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE10 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE10 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE10 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE10 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE10 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE10 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE10_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE10 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE10 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE10 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE10 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE10_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE10 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE10 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE10 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE10 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE10 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE10 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE11_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE11 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE11 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE11 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE11 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE11 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE11 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE11 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE11 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE11 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE11 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE11 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE11 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE11 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE11 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE11 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE11_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE11 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE11 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE11 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE11 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE11_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE11 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE11 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE11 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE11 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE11 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE11 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE12_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE12 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE12 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE12 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE12 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE12 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE12 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE12 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE12 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE12 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE12 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE12 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE12 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE12 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE12 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE12 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE12_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE12 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE12 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE12 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE12 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE12_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE12 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE12 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE12 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE12 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE12 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE12 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE13_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE13 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE13 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE13 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE13 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE13 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE13 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE13 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE13 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE13 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE13 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE13 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE13 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE13 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE13 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE13 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE13_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE13 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE13 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE13 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE13 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE13_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE13 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE13 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE13 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE13 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE13 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE13 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE14_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE14 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE14 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE14 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE14 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE14 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE14 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE14 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE14 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE14 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE14 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE14 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE14 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE14 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE14 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE14 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE14_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE14 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE14 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE14 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE14 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE14_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE14 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE14 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE14 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE14 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE14 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE14 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE15_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE15 [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE15 [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE15 [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE15 [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE15 [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE15 [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE15 [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE15 [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE15 [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE15 [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE15 [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE15 [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE15 [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE15 [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE15 [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE15_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE15 [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE15 [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE15 [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE15 [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE15_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE15 [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE15 [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE15 [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE15 [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE15 [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE15 [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE_RST_0\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_CURVE_RST [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_CURVE_RST [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_CURVE_RST [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_CURVE_RST [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_CURVE_RST [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_CURVE_RST [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_CURVE_RST [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_CURVE_RST [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_CURVE_RST [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_CURVE_RST [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_CURVE_RST [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_CURVE_RST [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_CURVE_RST [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_CURVE_RST [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_CURVE_RST [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE_RST_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_CURVE_RST [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_CURVE_RST [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_CURVE_RST [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_CURVE_RST [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_CTLE_CURVE_RST_2\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_CURVE_RST [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_CURVE_RST [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_CURVE_RST [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_CURVE_RST [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_CURVE_RST [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_CURVE_RST [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE0_PI_CTRL_ERR_OUT [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_PI_CTRL_Q_OUT [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_ERRCLK_EN_OUT [13]\n",
      "\t\tBit:  AFE_ML_LANE0_ERR_REFCTL [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_ADAPT_STATE [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_DONE [1]\n",
      "\t\tBit:  AFE_ML_LANE0_DATAVALID [0]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RS_CTRL_OUT [24]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RS_CTRL_OUT [23]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RS_CTRL_OUT [22]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RS_CTRL_OUT [21]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RS_CTRL_OUT [20]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_ICTL_OUT [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_ICTL_OUT [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_ICTL_OUT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_ICTL_OUT [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_ICTL_OUT [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_BW_EN_OUT [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_BW_EN_OUT [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_BW_EN_OUT [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_BW_EN_OUT [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_BW_EN_OUT [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_CAP_CTRL_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_CAP_CTRL_OUT [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_CAP_CTRL_OUT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_CAP_CTRL_OUT [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_CAP_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE0_CTLEBIASCTL_OUT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN2_RES_CTRL_OUT [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE0_GAIN1_RES_CTRL_OUT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE0_PK2_RES_CTRL_OUT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE0_PK1_RES_CTRL_OUT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE0_VGA_RES_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE0_TAP4_OUT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP3_OUT [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP2_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_TAP1_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE0_CTLE_CURVE_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_O_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE0_TAPOS_E_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE0_PI_PROP_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE0_PI_INTEGRAL_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE0_VDC_MEAS_AEQ [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE0_VAC_MEAS_AEQ [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE0_VDC_MEAS_INIT [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_VAC_MEAS_INIT [0, 4]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE0_VDC_MEAS_NOW [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE0_VAC_MEAS_NOW [0, 4]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE0_EYE_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TP1_E_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TP1_E_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TP1_O_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_BASE_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE0_OFFC_TP1_O_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_FAIL_STATUS [0, 31]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_FAIL_DIR_TO [0, 31]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_EYEF_VAR [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_EYEF_VAR [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_EYEF_VAR [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_EYEF_VAR [0, 1]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ0_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ1_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ2_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ3_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR2_SV2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR1_SV2 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR2_SV1 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR1_SV1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR2_SV3 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_VAR1_SV3 [0, 7]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_16\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_17\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYE_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_18\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYEF_MEAS_SV0 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_19\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYEF_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_20\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYEF_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_21\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_EYEF_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_22\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TIME [0, 27]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_23\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T2_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T1_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_24\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T4_CTRL_OUT [16, 25]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_T3_CTRL_OUT [0, 10]\n",
      "\t[Register] AFE_ML_LANE0_AEQ_STATUS_25\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TOS_O_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE0_LMS_TOS_E_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE0_TESTBUS_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE0_AEQ_TESTBUS [0, 15]\n",
      "\t[Register] AFE_ML_LANE0_TESTBUS_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE0_CDR_TESTBUS [0, 13]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE1_PI_CTRL_ERR_OUT [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_PI_CTRL_Q_OUT [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_ERRCLK_EN_OUT [13]\n",
      "\t\tBit:  AFE_ML_LANE1_ERR_REFCTL [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_ADAPT_STATE [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_DONE [1]\n",
      "\t\tBit:  AFE_ML_LANE1_DATAVALID [0]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RS_CTRL_OUT [24]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RS_CTRL_OUT [23]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RS_CTRL_OUT [22]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RS_CTRL_OUT [21]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RS_CTRL_OUT [20]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_ICTL_OUT [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_ICTL_OUT [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_ICTL_OUT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_ICTL_OUT [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_ICTL_OUT [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_BW_EN_OUT [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_BW_EN_OUT [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_BW_EN_OUT [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_BW_EN_OUT [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_BW_EN_OUT [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_CAP_CTRL_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_CAP_CTRL_OUT [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_CAP_CTRL_OUT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_CAP_CTRL_OUT [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_CAP_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE1_CTLEBIASCTL_OUT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN2_RES_CTRL_OUT [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE1_GAIN1_RES_CTRL_OUT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE1_PK2_RES_CTRL_OUT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE1_PK1_RES_CTRL_OUT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE1_VGA_RES_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE1_TAP4_OUT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP3_OUT [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP2_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_TAP1_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE1_CTLE_CURVE_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_O_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE1_TAPOS_E_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE1_PI_PROP_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE1_PI_INTEGRAL_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE1_VDC_MEAS_AEQ [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE1_VAC_MEAS_AEQ [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE1_VDC_MEAS_INIT [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_VAC_MEAS_INIT [0, 4]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE1_VDC_MEAS_NOW [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE1_VAC_MEAS_NOW [0, 4]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE1_EYE_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TP1_E_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TP1_E_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TP1_O_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_BASE_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE1_OFFC_TP1_O_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_FAIL_STATUS [0, 31]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_FAIL_DIR_TO [0, 31]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_EYEF_VAR [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_EYEF_VAR [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_EYEF_VAR [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_EYEF_VAR [0, 1]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ0_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ1_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ2_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ3_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR2_SV2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR1_SV2 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR2_SV1 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR1_SV1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR2_SV3 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_VAR1_SV3 [0, 7]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_16\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_17\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYE_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_18\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYEF_MEAS_SV0 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_19\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYEF_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_20\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYEF_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_21\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_EYEF_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_22\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TIME [0, 27]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_23\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T2_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T1_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_24\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T4_CTRL_OUT [16, 25]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_T3_CTRL_OUT [0, 10]\n",
      "\t[Register] AFE_ML_LANE1_AEQ_STATUS_25\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TOS_O_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE1_LMS_TOS_E_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE1_TESTBUS_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE1_AEQ_TESTBUS [0, 15]\n",
      "\t[Register] AFE_ML_LANE1_TESTBUS_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE1_CDR_TESTBUS [0, 13]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE2_PI_CTRL_ERR_OUT [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_PI_CTRL_Q_OUT [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_ERRCLK_EN_OUT [13]\n",
      "\t\tBit:  AFE_ML_LANE2_ERR_REFCTL [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_ADAPT_STATE [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_DONE [1]\n",
      "\t\tBit:  AFE_ML_LANE2_DATAVALID [0]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RS_CTRL_OUT [24]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RS_CTRL_OUT [23]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RS_CTRL_OUT [22]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RS_CTRL_OUT [21]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RS_CTRL_OUT [20]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_ICTL_OUT [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_ICTL_OUT [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_ICTL_OUT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_ICTL_OUT [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_ICTL_OUT [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_BW_EN_OUT [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_BW_EN_OUT [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_BW_EN_OUT [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_BW_EN_OUT [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_BW_EN_OUT [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_CAP_CTRL_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_CAP_CTRL_OUT [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_CAP_CTRL_OUT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_CAP_CTRL_OUT [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_CAP_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE2_CTLEBIASCTL_OUT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN2_RES_CTRL_OUT [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE2_GAIN1_RES_CTRL_OUT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE2_PK2_RES_CTRL_OUT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE2_PK1_RES_CTRL_OUT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE2_VGA_RES_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE2_TAP4_OUT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP3_OUT [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP2_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_TAP1_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE2_CTLE_CURVE_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_O_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE2_TAPOS_E_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE2_PI_PROP_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE2_PI_INTEGRAL_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE2_VDC_MEAS_AEQ [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE2_VAC_MEAS_AEQ [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE2_VDC_MEAS_INIT [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_VAC_MEAS_INIT [0, 4]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE2_VDC_MEAS_NOW [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE2_VAC_MEAS_NOW [0, 4]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE2_EYE_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TP1_E_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TP1_E_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TP1_O_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_BASE_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE2_OFFC_TP1_O_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_FAIL_STATUS [0, 31]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_FAIL_DIR_TO [0, 31]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_EYEF_VAR [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_EYEF_VAR [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_EYEF_VAR [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_EYEF_VAR [0, 1]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ0_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ1_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ2_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ3_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR2_SV2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR1_SV2 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR2_SV1 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR1_SV1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR2_SV3 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_VAR1_SV3 [0, 7]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_16\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_17\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYE_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_18\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYEF_MEAS_SV0 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_19\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYEF_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_20\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYEF_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_21\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_EYEF_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_22\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TIME [0, 27]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_23\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T2_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T1_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_24\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T4_CTRL_OUT [16, 25]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_T3_CTRL_OUT [0, 10]\n",
      "\t[Register] AFE_ML_LANE2_AEQ_STATUS_25\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TOS_O_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE2_LMS_TOS_E_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE2_TESTBUS_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE2_AEQ_TESTBUS [0, 15]\n",
      "\t[Register] AFE_ML_LANE2_TESTBUS_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE2_CDR_TESTBUS [0, 13]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE3_PI_CTRL_ERR_OUT [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_PI_CTRL_Q_OUT [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_ERRCLK_EN_OUT [13]\n",
      "\t\tBit:  AFE_ML_LANE3_ERR_REFCTL [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_ADAPT_STATE [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_DONE [1]\n",
      "\t\tBit:  AFE_ML_LANE3_DATAVALID [0]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RS_CTRL_OUT [24]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RS_CTRL_OUT [23]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RS_CTRL_OUT [22]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RS_CTRL_OUT [21]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RS_CTRL_OUT [20]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_ICTL_OUT [18, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_ICTL_OUT [16, 17]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_ICTL_OUT [14, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_ICTL_OUT [12, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_ICTL_OUT [10, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_BW_EN_OUT [8, 9]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_BW_EN_OUT [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_BW_EN_OUT [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_BW_EN_OUT [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_BW_EN_OUT [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_CAP_CTRL_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_CAP_CTRL_OUT [12, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_CAP_CTRL_OUT [8, 11]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_CAP_CTRL_OUT [4, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_CAP_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE3_CTLEBIASCTL_OUT [20, 22]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN2_RES_CTRL_OUT [16, 18]\n",
      "\t\tBit:  AFE_ML_LANE3_GAIN1_RES_CTRL_OUT [12, 14]\n",
      "\t\tBit:  AFE_ML_LANE3_PK2_RES_CTRL_OUT [8, 10]\n",
      "\t\tBit:  AFE_ML_LANE3_PK1_RES_CTRL_OUT [4, 6]\n",
      "\t\tBit:  AFE_ML_LANE3_VGA_RES_CTRL_OUT [0, 3]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE3_TAP4_OUT [24, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP3_OUT [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP2_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_TAP1_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE3_CTLE_CURVE_OUT [16, 19]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_O_OUT [8, 13]\n",
      "\t\tBit:  AFE_ML_LANE3_TAPOS_E_OUT [0, 5]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE3_PI_PROP_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE3_PI_INTEGRAL_STEP_OUT [0, 13]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE3_VDC_MEAS_AEQ [24, 28]\n",
      "\t\tBit:  AFE_ML_LANE3_VAC_MEAS_AEQ [16, 20]\n",
      "\t\tBit:  AFE_ML_LANE3_VDC_MEAS_INIT [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_VAC_MEAS_INIT [0, 4]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE3_VDC_MEAS_NOW [8, 12]\n",
      "\t\tBit:  AFE_ML_LANE3_VAC_MEAS_NOW [0, 4]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE3_EYE_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TP1_E_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TP1_E_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TP1_O_MEAS1 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_BASE_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE3_OFFC_TP1_O_MEAS2 [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_FAIL_STATUS [0, 31]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_FAIL_DIR_TO [0, 31]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_2\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_3\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_EYE_VAR2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_EYE_VAR1 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_EYE_VAR2 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_EYE_VAR1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_4\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_EYEF_VAR [6, 7]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_EYEF_VAR [4, 5]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_EYEF_VAR [2, 3]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_EYEF_VAR [0, 1]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_5\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_6\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_7\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_8\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_EYE_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_9\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ0_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_10\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ1_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_11\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ2_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_12\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ3_EYEF_MEAS [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_13\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR2_SV2 [24, 31]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR1_SV2 [16, 23]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR2_SV1 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR1_SV1 [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_14\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR2_SV3 [8, 15]\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_VAR1_SV3 [0, 7]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_15\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_16\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_17\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYE_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_18\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYEF_MEAS_SV0 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_19\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYEF_MEAS_SV1 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_20\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYEF_MEAS_SV2 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_21\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_EYEF_MEAS_SV3 [0, 12]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_22\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TIME [0, 27]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_23\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T2_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T1_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_24\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T4_CTRL_OUT [16, 25]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_T3_CTRL_OUT [0, 10]\n",
      "\t[Register] AFE_ML_LANE3_AEQ_STATUS_25\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TOS_O_CTRL_OUT [16, 27]\n",
      "\t\tBit:  AFE_ML_LANE3_LMS_TOS_E_CTRL_OUT [0, 11]\n",
      "\t[Register] AFE_ML_LANE3_TESTBUS_STATUS_0\n",
      "\t\tBit:  AFE_ML_LANE3_AEQ_TESTBUS [0, 15]\n",
      "\t[Register] AFE_ML_LANE3_TESTBUS_STATUS_1\n",
      "\t\tBit:  AFE_ML_LANE3_CDR_TESTBUS [0, 13]\n",
      "\t[Register] AFE_AUX_CTRL_0\n",
      "\t\tBit:  AFE_AUX_RTERM_EN_N [24]\n",
      "\t\tBit:  AFE_AUX_MAUXRX_HYSCTL [21, 22]\n",
      "\t\tBit:  AFE_AUX_MAUXRX_IRCTL [18, 20]\n",
      "\t\tBit:  AFE_AUX_VCMCNTL [16, 17]\n",
      "\t\tBit:  AFE_AUX_VCMHIGH_LOWRES [15]\n",
      "\t\tBit:  AFE_AUX_VCMHIGH [14]\n",
      "\t\tBit:  AFE_AUX_INT_REFSEL [12]\n",
      "\t\tBit:  AFE_AUX_MAUXRX_PD [3]\n",
      "\t\tBit:  AFE_AUX_TX_PD [2]\n",
      "\t\tBit:  AFE_AUX_AUXBIAS_PD [1]\n",
      "\t[Register] AFE_AUX_CTRL_1\n",
      "\t\tBit:  AFE_AUX_VTEST_CTL [30, 31]\n",
      "\t\tBit:  AFE_AUX_SLWCTL [24, 26]\n",
      "\t\tBit:  AFE_AUX_AMPCTL [8, 13]\n",
      "\t\tBit:  AFE_AUX_TERMCTL [4, 7]\n",
      "\t\tBit:  AFE_AUX_LOWSWING [3]\n",
      "\t[Register] HPD_PIN_CONFIG\n",
      "\t\tBit:  HPD_TX_DATA_BYP [11]\n",
      "\t\tBit:  HPD_RX_DATA_NOIRQ [9]\n",
      "\t\tBit:  HPD_RX_DATA [8]\n",
      "\t\tBit:  HPD_HARD_RSTN [5]\n",
      "\t\tBit:  HPD_PD_OE_N [3]\n",
      "\t\tBit:  HPD_TX_OE_N [2]\n",
      "\t\tBit:  HPD_TX_DATA [1]\n",
      "\t\tBit:  HPD_IGNORE_RX_DATA [0]\n",
      "\t[Register] HPD_DEBOUNCE_COUNT\n",
      "\t\tBit:  HPD_DEBOUNCE_COUNT [0, 15]\n",
      "\t[Register] HPD_CLKS_PER_TICK\n",
      "\t\tBit:  HPD_CLKS_PER_TICK [0, 15]\n",
      "\t[Register] HPD_IRQ_DET_THRESH\n",
      "\t\tBit:  HPD_IRQ_DET_THRESH_MAX [16, 31]\n",
      "\t\tBit:  HPD_IRQ_DET_THRESH_MIN [0, 15]\n",
      "\t[Register] HPD_PLUG_DET_THRESH_MIN\n",
      "\t\tBit:  HPD_PLUG_DET_THRESH_MIN [0, 19]\n",
      "\t[Register] HPD_UNPLUG_DET_THRESH_MIN\n",
      "\t\tBit:  HPD_UNPLUG_DET_THRESH_MIN [0, 15]\n",
      "\t[Register] HPD_IRQ_WIDTH\n",
      "\t\tBit:  HPD_IRQ_HOLDOFF_WIDTH [16, 31]\n",
      "\t\tBit:  HPD_IRQ_GEN_WIDTH [0, 15]\n",
      "\t[Register] HPD_IRQ_GEN\n",
      "\t\tBit:  HPD_IRQ_HOLDOFF_IN_PROGRESS [26]\n",
      "\t\tBit:  HPD_IRQ_GEN_IN_PROGRESS [25]\n",
      "\t\tBit:  HPD_DO_IRQ_GEN [24]\n",
      "\t[Register] HPD_SRC_DET_DEBOUNCE_COUNT\n",
      "\t\tBit:  HPD_SRC_DET_DEBOUNCE_COUNT [0, 23]\n",
      "\t[Register] HPD_SRC_DET_CTRL\n",
      "\t\tBit:  HPD_SRC_DET_STATUS [31]\n",
      "\t\tBit:  HPD_SRC_DET_INT_ON_FALLING_EDGE [26]\n",
      "\t\tBit:  HPD_SRC_DET_INT_ON_RISING_EDGE [25]\n",
      "\t\tBit:  HPD_SRC_DET_EN [24]\n",
      "[Cateroty] EDP_REG_SST\n",
      "\t[Register] SST_REG_CLK_CTRL\n",
      "\t\tBit:  SST_REG_CLK_REG_SST_RBIF_FORCE_CLK_EN [31]\n",
      "\t\tBit:  SST_REG_CLK_AUD1_INIT_DONE [25]\n",
      "\t\tBit:  SST_REG_CLK_FRM1_INIT_DONE [24]\n",
      "\t\tBit:  SST_REG_CLK_AUD0_INIT_DONE [23]\n",
      "\t\tBit:  SST_REG_CLK_FRM0_INIT_DONE [22]\n",
      "\t\tBit:  SST_REG_CLK_AUD1_ASP_RAM_RETN [15]\n",
      "\t\tBit:  SST_REG_CLK_AUD1_CTL_RAM_RETN [14]\n",
      "\t\tBit:  SST_REG_CLK_FRM1_RAM_RETN [13]\n",
      "\t\tBit:  SST_REG_CLK_AUD0_ASP_RAM_RETN [12]\n",
      "\t\tBit:  SST_REG_CLK_AUD0_CTL_RAM_RETN [11]\n",
      "\t\tBit:  SST_REG_CLK_FRM0_RAM_RETN [10]\n",
      "\t\tBit:  SST_REG_CLK_IGNORE_INIT_DONES [8]\n",
      "\t\tBit:  SST_REG_CLK_FRM1_PORT [2, 3]\n",
      "\t\tBit:  SST_REG_CLK_FRM0_PORT [0, 1]\n",
      "\t[Register] SST_REG_CLK_INTR_FRM0_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_STATUS [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_STATUS [28]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_STATUS [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_STATUS [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_STATUS [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_STATUS [21]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_STATUS [20]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_STATUS [19]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_STATUS [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_STATUS [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_STATUS [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_STATUS [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS [14]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_STATUS [13]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_STATUS [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_STATUS [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_STATUS [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_STATUS [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_STATUS [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_HSYNC_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VSYNC_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD0_SET0_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_STATUS [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_STATUS [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_STATUS [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_STATUS [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_STATUS [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_STATUS [24]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_STATUS [22]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_STATUS [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_STATUS [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_STATUS [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_STATUS [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_STATUS [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_STATUS [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_STATUS [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD0_SET1_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_STATUS [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_STATUS [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_FRM1_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_STATUS [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_STATUS [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_STATUS [28]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_STATUS [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_STATUS [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_STATUS [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_STATUS [21]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_STATUS [20]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_STATUS [19]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_STATUS [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_STATUS [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_STATUS [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_STATUS [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_STATUS [14]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_STATUS [13]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_STATUS [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_STATUS [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_STATUS [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_STATUS [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_STATUS [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_HSYNC_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VSYNC_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD1_SET0_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_STATUS [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_STATUS [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_STATUS [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_STATUS [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_STATUS [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_STATUS [24]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_STATUS [22]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_STATUS [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_STATUS [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_STATUS [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_STATUS [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_STATUS [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_STATUS [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_STATUS [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD1_SET1_INT_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_STATUS [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_STATUS [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_STATUS [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_STATUS [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_STATUS [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_STATUS [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_STATUS [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_STATUS [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_STATUS [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_STATUS [0]\n",
      "\t[Register] SST_REG_CLK_INTR_FRM0_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_ACTIVE_SYM_CHANGED_INT_EN [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBLANK_FALL_INT_EN [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBLANK_RISE_INT_EN [28]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_DSC_ERR_INT_EN [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VBID_COMP_STREAM_CHANGED_INT_EN [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_DSC_CHUNK_SIZE_ERR_INT_EN [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_R_CRC_MATCH_ERR_INT_EN [21]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_G_CRC_MATCH_ERR_INT_EN [20]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_COMP_B_CRC_MATCH_ERR_INT_EN [19]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_VTOTAL_CHANGED_INT_EN [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MEAS_HTOTAL_CHANGED_INT_EN [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VTOTAL_CHANGED_INT_EN [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_HTOTAL_CHANGED_INT_EN [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_REG_CLK_VIDEO_STAT_UPDATED_INT_EN [14]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIDEO_STAT_UPDATED_INT_EN [13]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIF_PHASE_SHIFT_INT_EN [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_CRC_CHANGE_INT_EN [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_MVID_UPDATE_INT_EN [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_STRM_BUFF_OFLOW_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_STRM_BUFF_UFLOW_INT_EN [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_NO_VIDEO_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VIDEO_PRESENT_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MAJORITY_VOTE_ERR_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_MISSING_INT_EN [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_UPDATE_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_MSA_RCV_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_HSYNC_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM0_VSYNC_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD0_SET0_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_EXT_HEAD_DET_INT_EN [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CORR_ECC_ERR_INT_EN [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_UFLOW_INT_EN [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_PLEN_OFLOW_INT_EN [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_UFLOW_INT_EN [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_CTL_FIFO_OFLOW_INT_EN [24]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_USER_PROG_HEAD_DET_INT_EN [22]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MAUD_CHANGE_INT_EN [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NAUD_CHANGE_INT_EN [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NAUD_ERROR_INT_EN [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MAUD_ERROR_INT_EN [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ECC_FAIL_INT_EN [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_INFO_FIFO_OFLOW_INT_EN [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_HEAD_DET_INT_EN [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ACM_HEAD_DET_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_HDR_INFOFRM_CHNG_DET_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_TSP_HEAD_DET_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_EXT_HEAD_DET_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_INFOFRM_HEAD_DET_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_FRM_ADP_SYNC_HEAD_DET_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AUDIO_HEAD_DET_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AVI_HEAD_DET_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD0_SET1_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_SPD_HEAD_DET_INT_EN [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VS_HEAD_DET_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_NTSC_VBI_HEAD_DET_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_MS_HEAD_DET_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_VSC_CHNG_DET_INT_EN [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_AUDIO_INFOFRM_CHNG_DET_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_DYN_RANGE_HEAD_DET_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_PPS_HEAD_DET_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD0_PPS_CHANGE_DET_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INTR_FRM1_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_ACTIVE_SYM_CHANGED_INT_EN [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBLANK_FALL_INT_EN [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBLANK_RISE_INT_EN [28]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_DSC_ERR_INT_EN [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VBID_COMP_STREAM_CHANGED_INT_EN [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_DSC_CHUNK_SIZE_ERR_INT_EN [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_R_CRC_MATCH_ERR_INT_EN [21]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_G_CRC_MATCH_ERR_INT_EN [20]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_COMP_B_CRC_MATCH_ERR_INT_EN [19]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_VTOTAL_CHANGED_INT_EN [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MEAS_HTOTAL_CHANGED_INT_EN [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VTOTAL_CHANGED_INT_EN [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_HTOTAL_CHANGED_INT_EN [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_REG_CLK_VIDEO_STAT_UPDATED_INT_EN [14]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIDEO_STAT_UPDATED_INT_EN [13]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIF_PHASE_SHIFT_INT_EN [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_CRC_CHANGE_INT_EN [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_MVID_UPDATE_INT_EN [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_STRM_BUFF_OFLOW_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_STRM_BUFF_UFLOW_INT_EN [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_NO_VIDEO_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VIDEO_PRESENT_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MAJORITY_VOTE_ERR_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_MISSING_INT_EN [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_UPDATE_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_MSA_RCV_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_HSYNC_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_FRM1_VSYNC_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD1_SET0_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_EXT_HEAD_DET_INT_EN [30]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CORR_ECC_ERR_INT_EN [29]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_UFLOW_INT_EN [27]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_PLEN_OFLOW_INT_EN [26]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_UFLOW_INT_EN [25]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_CTL_FIFO_OFLOW_INT_EN [24]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_USER_PROG_HEAD_DET_INT_EN [22]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MAUD_CHANGE_INT_EN [18]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NAUD_CHANGE_INT_EN [17]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NAUD_ERROR_INT_EN [16]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MAUD_ERROR_INT_EN [15]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ECC_FAIL_INT_EN [12]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_INFO_FIFO_OFLOW_INT_EN [11]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_HEAD_DET_INT_EN [10]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ACM_HEAD_DET_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_HDR_INFOFRM_CHNG_DET_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_TSP_HEAD_DET_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_EXT_HEAD_DET_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_INFOFRM_HEAD_DET_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_FRM_ADP_SYNC_HEAD_DET_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AUDIO_HEAD_DET_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AVI_HEAD_DET_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INTR_AUD1_SET1_INT_EN\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_ADP_SYNC_VAR_FRM_RATE_CHNG_INT_EN [9]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_SPD_HEAD_DET_INT_EN [8]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VS_HEAD_DET_INT_EN [7]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_NTSC_VBI_HEAD_DET_INT_EN [6]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_MS_HEAD_DET_INT_EN [5]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_VSC_CHNG_DET_INT_EN [4]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_AUDIO_INFOFRM_CHNG_DET_INT_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_DYN_RANGE_HEAD_DET_INT_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_PPS_HEAD_DET_INT_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INTR_AUD1_PPS_CHANGE_DET_INT_EN [0]\n",
      "\t[Register] SST_REG_CLK_INT0_MASK\n",
      "\t\tBit:  SST_REG_CLK_INT0_AUD1_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INT0_FRM1_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INT0_AUD0_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INT0_FRM0_EN [0]\n",
      "\t[Register] SST_REG_CLK_INT0_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INT0_AUD1_STS [3]\n",
      "\t\tBit:  SST_REG_CLK_INT0_FRM1_STS [2]\n",
      "\t\tBit:  SST_REG_CLK_INT0_AUD0_STS [1]\n",
      "\t\tBit:  SST_REG_CLK_INT0_FRM0_STS [0]\n",
      "\t[Register] SST_REG_CLK_INT1_MASK\n",
      "\t\tBit:  SST_REG_CLK_INT1_AUD1_EN [3]\n",
      "\t\tBit:  SST_REG_CLK_INT1_FRM1_EN [2]\n",
      "\t\tBit:  SST_REG_CLK_INT1_AUD0_EN [1]\n",
      "\t\tBit:  SST_REG_CLK_INT1_FRM0_EN [0]\n",
      "\t[Register] SST_REG_CLK_INT1_STATUS\n",
      "\t\tBit:  SST_REG_CLK_INT1_AUD1_STS [3]\n",
      "\t\tBit:  SST_REG_CLK_INT1_FRM1_STS [2]\n",
      "\t\tBit:  SST_REG_CLK_INT1_AUD0_STS [1]\n",
      "\t\tBit:  SST_REG_CLK_INT1_FRM0_STS [0]\n",
      "\t[Register] AUD_COMMON_DEBUG\n",
      "\t\tBit:  AUD_COMMON_DBG_TAP_SEL [0, 2]\n",
      "\t[Register] AUD_REGCLK0_DEBUG_CTRL\n",
      "\t\tBit:  AUD_REGCLK0_DEBUG_SET_IF_RDY [8]\n",
      "\t[Register] AUD_REGCLK1_DEBUG_CTRL\n",
      "\t\tBit:  AUD_REGCLK1_DEBUG_SET_IF_RDY [8]\n",
      "[Cateroty] EDP_LS\n",
      "\t[Register] ML_CONST_LFSR0\n",
      "\t\tBit:  ML_CONST_CRC_POLY [16, 31]\n",
      "\t\tBit:  ML_CONST_SCRM_POLY [0, 15]\n",
      "\t[Register] ML_CONST_LFSR1\n",
      "\t\tBit:  ML_CONST_PRBS_POLY [0, 6]\n",
      "\t[Register] ML_CONST_SYMS0\n",
      "\t\tBit:  ML_CONST_TPS_D11_6 [16, 25]\n",
      "\t\tBit:  ML_CONST_TPS_D10_2 [0, 9]\n",
      "\t[Register] ML_CONST_SYMS1\n",
      "\t\tBit:  ML_CONST_TPS_K28_5_P [16, 25]\n",
      "\t\tBit:  ML_CONST_TPS_D30_3_P [0, 9]\n",
      "\t[Register] ML_CONST_CHARS0\n",
      "\t\tBit:  ML_CONST_SST_CHAR_SE [24, 31]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_SS [16, 23]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_BE [8, 15]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_BS [0, 7]\n",
      "\t[Register] ML_CONST_CHARS1\n",
      "\t\tBit:  ML_CONST_SST_CHAR_CP [24, 31]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_SR [16, 23]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_FE [8, 15]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_FS [0, 7]\n",
      "\t[Register] ML_CONST_CHARS2\n",
      "\t\tBit:  ML_CONST_MST_CHAR_MTPH [24, 31]\n",
      "\t\tBit:  ML_CONST_LVP1 [16, 23]\n",
      "\t\tBit:  ML_CONST_LVP0 [8, 15]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_BF [0, 7]\n",
      "\t[Register] ML_CONST_CHARS3\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C3 [24, 31]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C2 [16, 23]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C1 [8, 15]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C0 [0, 7]\n",
      "\t[Register] ML_CONST_CHARS4\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C7 [24, 31]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C6 [16, 23]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C5 [8, 15]\n",
      "\t\tBit:  ML_CONST_MST_CHAR_C4 [0, 7]\n",
      "\t[Register] ML_CONST_CHARS5\n",
      "\t\tBit:  ML_CONST_SST_CHAR_PM_FEC [16, 23]\n",
      "\t\tBit:  ML_CONST_SST_CHAR_CP_FEC [8, 15]\n",
      "\t\tBit:  ML_CONST_DSC_CHAR_EOC [0, 7]\n",
      "\t[Register] ML_COMMON_RX_GENERAL_CTRL\n",
      "\t\tBit:  ML_COMMON_DBG_TAP_SEL_BIT2 [8]\n",
      "\t\tBit:  ML_COMMON_LS_CLK_HARD_RST_N [7]\n",
      "\t\tBit:  ML_COMMON_BYP_TAP_SEL [5, 6]\n",
      "\t\tBit:  ML_COMMON_DBG_LN_SEL [3, 4]\n",
      "\t\tBit:  ML_COMMON_DBG_TAP_SEL [1, 2]\n",
      "\t\tBit:  ML_COMMON_MST_MODE [0]\n",
      "\t[Register] ML_COMMON_RBIF_CTRL\n",
      "\t\tBit:  ML_COMMON_LS_RBIF_FORCE_CLK_EN [0]\n",
      "\t[Register] ML_COMMON_SPARE0\n",
      "\t\tBit:  ML_COMMON_SPARE0 [0, 31]\n",
      "\t[Register] ML_COMMON_SPARE1\n",
      "\t\tBit:  ML_COMMON_SPARE1 [0, 31]\n",
      "\t[Register] ML_PHY_CTRL\n",
      "\t\tBit:  ML_PHY_VID_RDY_EN [16, 17]\n",
      "\t\tBit:  ML_PHY_ENABLE_SR_CORRECTION [8]\n",
      "\t\tBit:  ML_PHY_CLK_GATE [1]\n",
      "\t\tBit:  ML_PHY_SOFT_RST [0]\n",
      "\t[Register] ML_PHY_SERDES_AND_PRBS\n",
      "\t\tBit:  ML_PHY_DATAVALID_MASK_ENABLED [31]\n",
      "\t\tBit:  ML_PHY_DELAY_ONE_LANE_ALIGNMENT [30]\n",
      "\t\tBit:  ML_PHY_PRBS_BIT_SLIP_MODE [20, 23]\n",
      "\t\tBit:  ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN3 [18, 19]\n",
      "\t\tBit:  ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN2 [16, 17]\n",
      "\t\tBit:  ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN1 [14, 15]\n",
      "\t\tBit:  ML_PHY_AFE_LN_SEL_FOR_LOGIC_LN0 [12, 13]\n",
      "\t\tBit:  ML_PHY_FLIP_BIT_POLARITY [8, 11]\n",
      "\t\tBit:  ML_PHY_FLIP_BIT_ORDER [4, 7]\n",
      "\t\tBit:  ML_PHY_FLIP_SYMBOL_ORDER [0, 3]\n",
      "\t[Register] ML_PHY_MODES\n",
      "\t\tBit:  ML_PHY_ALPM_EN [31]\n",
      "\t\tBit:  ML_PHY_COUNT_UNLKS_IN_TP [30]\n",
      "\t\tBit:  ML_PHY_COUNT_8B10B_ERRS_IN_SERM [28, 29]\n",
      "\t\tBit:  ML_PHY_ERR_SEL_8B10B [26, 27]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_EN [25]\n",
      "\t\tBit:  ML_PHY_LANE_ALIGN_EN [24]\n",
      "\t\tBit:  ML_PHY_DESKEW_EN [23]\n",
      "\t\tBit:  ML_PHY_SCRM_EN [22]\n",
      "\t\tBit:  ML_PHY_TP3_EN [21]\n",
      "\t\tBit:  ML_PHY_TP2_EN [20]\n",
      "\t\tBit:  ML_PHY_TP1_EN [16, 19]\n",
      "\t\tBit:  ML_PHY_SERM_EN [12, 15]\n",
      "\t\tBit:  ML_PHY_PRBS_EN [8, 11]\n",
      "\t\tBit:  ML_PHY_UPAT_EN [4, 7]\n",
      "\t\tBit:  ML_PHY_LANE_EN [0, 3]\n",
      "\t[Register] ML_PHY_SCRAMBLER_CONTROL_0\n",
      "\t\tBit:  ML_PHY_SCRAMBLER_SEED_VAL [16, 31]\n",
      "\t\tBit:  ML_PHY_STOP_LFSR_IN_FEC_EN [8]\n",
      "\t\tBit:  ML_PHY_PH_CHAR_FROM_FEC [0, 7]\n",
      "\t[Register] ML_PHY_LOCK_STATES\n",
      "\t\tBit:  ML_PHY_TP4_LOCK [28, 31]\n",
      "\t\tBit:  ML_PHY_UPAT_LOCK [24, 27]\n",
      "\t\tBit:  ML_PHY_LANE_ALIGN_LOCK [20]\n",
      "\t\tBit:  ML_PHY_TP3_LOCK [16, 19]\n",
      "\t\tBit:  ML_PHY_TP2_LOCK [12, 15]\n",
      "\t\tBit:  ML_PHY_TP1_LOCK [8, 11]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_LOCK [4, 7]\n",
      "\t\tBit:  ML_PHY_PRBS_LOCK [0, 3]\n",
      "\t[Register] ML_PHY_LOCK_STATES_INT_MASK\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_UNLOCK_INT_CTRL [31]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_LOCK_INT_CTRL [30]\n",
      "\t\tBit:  ML_PHY_TP3_UNLOCK_INT_CTRL [29]\n",
      "\t\tBit:  ML_PHY_TP3_LOCK_INT_CTRL [28]\n",
      "\t\tBit:  ML_PHY_TP2_UNLOCK_INT_CTRL [27]\n",
      "\t\tBit:  ML_PHY_TP2_LOCK_INT_CTRL [26]\n",
      "\t\tBit:  ML_PHY_TP1_UNLOCK_INT_CTRL [25]\n",
      "\t\tBit:  ML_PHY_TP1_LOCK_INT_CTRL [24]\n",
      "\t\tBit:  ML_PHY_UPAT_UNLOCK_INT_CTRL [23]\n",
      "\t\tBit:  ML_PHY_UPAT_LOCK_INT_CTRL [22]\n",
      "\t\tBit:  ML_PHY_PRBS_UNLOCK_INT_CTRL [21]\n",
      "\t\tBit:  ML_PHY_PRBS_LOCK_INT_CTRL [20]\n",
      "\t\tBit:  ML_PHY_ERRS_LN3_INT_MASK [19]\n",
      "\t\tBit:  ML_PHY_ERRS_LN2_INT_MASK [18]\n",
      "\t\tBit:  ML_PHY_ERRS_LN1_INT_MASK [17]\n",
      "\t\tBit:  ML_PHY_ERRS_LN0_INT_MASK [16]\n",
      "\t\tBit:  ML_PHY_CLR_ERRS_ON_TP1_LOCK_EN [15]\n",
      "\t\tBit:  ML_PHY_ERRS_INT_THRESHOLD [0, 14]\n",
      "\t[Register] ML_PHY_ERR_COUNTER_CTRL\n",
      "\t\tBit:  ML_PHY_SYM_ERR_REPL_DATA [24, 31]\n",
      "\t\tBit:  ML_PHY_ERRS_CURR_WINDOW [16, 23]\n",
      "\t\tBit:  ML_PHY_SYM_ERR_REPL_CTRL [14]\n",
      "\t\tBit:  ML_PHY_SYM_ERR_REPL_EN [13]\n",
      "\t\tBit:  ML_PHY_SHOW_CURR_ERRS [12]\n",
      "\t\tBit:  ML_PHY_FEC_ERRS_SEL [8]\n",
      "\t\tBit:  ML_PHY_ERRS_ENABLE [4, 7]\n",
      "\t\tBit:  ML_PHY_ERRS_RESET_ON_READ [0, 3]\n",
      "\t[Register] ML_PHY_ERR_COUNTERS_0\n",
      "\t\tBit:  ML_PHY_ERRS_LN0_VALID [15]\n",
      "\t\tBit:  ML_PHY_ERRS_LN0 [0, 14]\n",
      "\t[Register] ML_PHY_ERR_COUNTERS_1\n",
      "\t\tBit:  ML_PHY_ERRS_LN1_VALID [15]\n",
      "\t\tBit:  ML_PHY_ERRS_LN1 [0, 14]\n",
      "\t[Register] ML_PHY_ERR_COUNTERS_2\n",
      "\t\tBit:  ML_PHY_ERRS_LN2_VALID [15]\n",
      "\t\tBit:  ML_PHY_ERRS_LN2 [0, 14]\n",
      "\t[Register] ML_PHY_ERR_COUNTERS_3\n",
      "\t\tBit:  ML_PHY_ERRS_LN3_VALID [15]\n",
      "\t\tBit:  ML_PHY_ERRS_LN3 [0, 14]\n",
      "\t[Register] ML_PHY_ALIGNMENT_THRESHOLDS\n",
      "\t\tBit:  ML_PHY_MAX_SKEW_CORR [26, 30]\n",
      "\t\tBit:  ML_PHY_CLR_ON_SET_RD_PTR [25]\n",
      "\t\tBit:  ML_PHY_WAIT_WHEN_COMMAS_ARE_SPARSED [24]\n",
      "\t\tBit:  ML_PHY_LANE_ALIGN_MIN_ERRS_FOR_UNLK [20, 23]\n",
      "\t\tBit:  ML_PHY_LANE_ALIGN_MIN_PATS_FOR_LOCK [16, 19]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_MAX_ERRS_TOLERATED [8, 14]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_MIN_COMMAS_REQD_TO_LOCK [4, 7]\n",
      "\t\tBit:  ML_PHY_SYM_ALIGN_MAX_TIME_TO_SEE_COMMAS [0, 3]\n",
      "\t[Register] ML_PHY_TRAINING_THRESHOLDS\n",
      "\t\tBit:  ML_PHY_PRBS_MIN_ERRS_FOR_UNLK [28, 31]\n",
      "\t\tBit:  ML_PHY_PRBS_MIN_SYMS_FOR_LOCK [24, 27]\n",
      "\t\tBit:  ML_PHY_TP3_MIN_ERRS_FOR_UNLK [20, 23]\n",
      "\t\tBit:  ML_PHY_TP3_MIN_PATS_FOR_LOCK [16, 19]\n",
      "\t\tBit:  ML_PHY_TP2_MIN_ERRS_FOR_UNLK [12, 15]\n",
      "\t\tBit:  ML_PHY_TP2_MIN_PATS_FOR_LOCK [8, 11]\n",
      "\t\tBit:  ML_PHY_TP1_MIN_ERRS_FOR_UNLK [4, 7]\n",
      "\t\tBit:  ML_PHY_TP1_MIN_PATS_FOR_LOCK [0, 3]\n",
      "\t[Register] ML_PHY_UPAT_CTRL_2\n",
      "\t\tBit:  ML_PHY_UPAT_WORD2 [16, 31]\n",
      "\t\tBit:  ML_PHY_UPAT_MIN_ERRS_FOR_UNLK [4, 7]\n",
      "\t\tBit:  ML_PHY_UPAT_MIN_PATS_FOR_LOCK [0, 3]\n",
      "\t[Register] ML_PHY_UPAT_CTRL_1\n",
      "\t\tBit:  ML_PHY_UPAT_WORD1 [0, 31]\n",
      "\t[Register] ML_PHY_UPAT_CTRL_0\n",
      "\t\tBit:  ML_PHY_UPAT_WORD0 [0, 31]\n",
      "\t[Register] ML_PHY_OVERSAMPLING_MODE\n",
      "\t\tBit:  ML_PHY_CLK_CYCLE_THREE_BITS [10]\n",
      "\t\tBit:  ML_PHY_CLK_CYCLE_CHOOSE_EN_8X [9]\n",
      "\t\tBit:  ML_PHY_ADD_INDEX [8]\n",
      "\t\tBit:  ML_PHY_INDEX_OFFSET [4, 6]\n",
      "\t\tBit:  ML_PHY_CLK_DIV [0, 1]\n",
      "\t[Register] ML_PHY_OVERSAMPLING_4X_ERRS\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_4X_LN3 [24, 28]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_4X_LN2 [16, 20]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_4X_LN1 [8, 12]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_4X_LN0 [0, 4]\n",
      "\t[Register] ML_PHY_OVERSAMPLING_8X_ERRS\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_8X_LN3 [12, 15]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_8X_LN2 [8, 11]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_8X_LN1 [4, 7]\n",
      "\t\tBit:  ML_PHY_SAMPLING_ERR_8X_LN0 [0, 3]\n",
      "\t[Register] ML_PHY_LINK_TRAINING\n",
      "\t\tBit:  ML_PHY_WAIT_TO_START_TRAINING [16, 31]\n",
      "\t\tBit:  ML_PHY_RST_ON_REDGE_AFE_TP1_RDY_EN [15]\n",
      "\t\tBit:  ML_PHY_RST_ON_FULL_TP1_EN_FROM_PHY [14]\n",
      "\t\tBit:  ML_PHY_USE_AFE_TP23_RDY [13]\n",
      "\t\tBit:  ML_PHY_USE_AFE_TP1_RDY [12]\n",
      "\t\tBit:  ML_PHY_PROG_COUNTER_WAIT_BEFORE_TP1_EN_SET [11]\n",
      "\t\tBit:  ML_PHY_RST_ON_REDGE_AFE_TP0_RDY_EN [10]\n",
      "\t\tBit:  ML_PHY_RST_ON_REDGE_DATAVALID_EN [9]\n",
      "\t\tBit:  ML_PHY_TOGGLE_TP2_FOR_NOTRAINING [8]\n",
      "\t\tBit:  ML_PHY_NO_TP23_LOCK_REQ_FOR_ALPM [7]\n",
      "\t\tBit:  ML_PHY_USE_BOTH_LANES_FOR_DATAVALID [5, 6]\n",
      "\t\tBit:  ML_PHY_NO_TRAINING_EN [4]\n",
      "\t\tBit:  ML_PHY_FAST_TRAINING_SM_HW_RST_EN [3]\n",
      "\t\tBit:  ML_PHY_FAST_TP3_SET [2]\n",
      "\t\tBit:  ML_PHY_FAST_TP2_SET [1]\n",
      "\t\tBit:  ML_PHY_FAST_TRAINING_EN [0]\n",
      "\t[Register] ML_PHY_RESET\n",
      "\t\tBit:  ML_PHY_LANE_ALIGN_AUTO_RST [1]\n",
      "\t\tBit:  ML_PHY_FAST_TRAINING_SM_RST [0]\n",
      "\t[Register] ML_PHY_LINK_TRAINING_CTRL\n",
      "\t\tBit:  ML_PHY_WAIT_TO_START_TRAINING_IN_STDBY [20, 31]\n",
      "\t\tBit:  ML_PHY_CLR_SYM_ERR_CNT_ON_TIC_TOC_CLR [19]\n",
      "\t\tBit:  ML_PHY_AFE_GLUE_RST_ON_PHY_SOFT_RST [18]\n",
      "\t\tBit:  ML_PHY_AFE_GLUE_RST_ON_TP23_FROM_SM [17]\n",
      "\t\tBit:  ML_PHY_FORCE_LANE_ALIGN [16]\n",
      "\t\tBit:  ML_PHY_FORCE_SYM_ALIGN [12, 15]\n",
      "\t\tBit:  ML_PHY_FORCE_TP23 [8, 11]\n",
      "\t\tBit:  ML_PHY_FORCE_TP1 [4, 7]\n",
      "\t\tBit:  ML_PHY_SOFT_RST_FOR_NON_RESETABLE_FLOPS [3]\n",
      "\t\tBit:  ML_PHY_RST_ON_REDGE_AFE_TP2_RDY_EN [2]\n",
      "\t\tBit:  ML_PHY_RST_PHY_FROM_FAST_SM_EN [1]\n",
      "\t\tBit:  ML_PHY_TRAINING_SM_RST_ON_DPCD_WR [0]\n",
      "\t[Register] ML_PHY_INVALID_SR_DET_CTRL\n",
      "\t\tBit:  ML_PHY_BS_CNT_FOR_LATE_SR [16, 25]\n",
      "\t\tBit:  ML_PHY_BS_CNT_FOR_EARLY_SR [4, 13]\n",
      "\t\tBit:  ML_PHY_DETECT_SR_CORRUPT_EN [3]\n",
      "\t\tBit:  ML_PHY_RST_BS_COUNT [2]\n",
      "\t\tBit:  ML_PHY_INVALID_SR_MASK_ENABLE_WO_ERR [1]\n",
      "\t\tBit:  ML_PHY_INVALID_SR_MASK_ENABLE [0]\n",
      "\t[Register] ML_PHY_BS_COUNT_CONFIG\n",
      "\t\tBit:  ML_PHY_BS_COUNT_FOR_SR [0, 9]\n",
      "\t[Register] ML_PHY_TRAINING_CTRL_2\n",
      "\t\tBit:  ML_PHY_TP4_MIN_ERRS_FOR_UNLK [16, 19]\n",
      "\t\tBit:  ML_PHY_TP4_MIN_PATS_FOR_LOCK [12, 15]\n",
      "\t\tBit:  ML_PHY_SOFT_RST_CNT_FOR_CDC [5, 10]\n",
      "\t\tBit:  ML_PHY_WAIT_CNT_INIT_DISABLED [4]\n",
      "\t\tBit:  ML_PHY_RST_FAST_SM_WHEN_UNLOCK [3]\n",
      "\t\tBit:  ML_PHY_FAST_TRAIN_ONLY_WHEN_UNLOCK [2]\n",
      "\t\tBit:  ML_PHY_RST_FAST_SM_ON_ALPM_SLEEP_STDBY [1]\n",
      "\t\tBit:  ML_PHY_RST_PHY_IN_STDBY [0]\n",
      "\t[Register] ML_PHY_TP4_CTRL\n",
      "\t\tBit:  ML_PHY_TP4_UNLOCK_INT_CTRL [2]\n",
      "\t\tBit:  ML_PHY_TP4_LOCK_INT_CTRL [1]\n",
      "\t\tBit:  ML_PHY_TP4_EN [0]\n",
      "\t[Register] ML_PHY_FEC_CONFIG\n",
      "\t\tBit:  ML_PHY_FEC_SOFT_RST [31]\n",
      "\t\tBit:  ML_PHY_FEC_ENABLE_STAT [28]\n",
      "\t\tBit:  ML_PHY_FEC_DBG_SEL [24, 26]\n",
      "\t\tBit:  ML_PHY_FEC_POST_RD_ERR_UNCORR [21]\n",
      "\t\tBit:  ML_PHY_FEC_POST_SYM_ERR_UNCORR [20]\n",
      "\t\tBit:  ML_PHY_FEC_PARITY_ZEROS_ERR [19]\n",
      "\t\tBit:  ML_PHY_FEC_BIT_REV [18]\n",
      "\t\tBit:  ML_PHY_FEC_SEQ_MODE [17]\n",
      "\t\tBit:  ML_PHY_FEC_HDCP_IGNORE_PM [16]\n",
      "\t\tBit:  ML_PHY_FEC_DONT_FIX_UNCORR_ERR [15]\n",
      "\t\tBit:  ML_PHY_FEC_PM_RESYNC_THRESHOLD [11, 14]\n",
      "\t\tBit:  ML_PHY_FEC_PM_RESYNC_MODE [10]\n",
      "\t\tBit:  ML_PHY_FEC_FORCE_DISABLE [9]\n",
      "\t\tBit:  ML_PHY_FEC_FORCE_ENABLE [8]\n",
      "\t\tBit:  ML_PHY_FEC_CNT_LANE_SEL [6, 7]\n",
      "\t\tBit:  ML_PHY_FEC_CNT_RST [5]\n",
      "\t\tBit:  ML_PHY_FEC_MEM_RETN [4]\n",
      "\t\tBit:  ML_PHY_FEC_CONSIDER_RD_ERR [3]\n",
      "\t\tBit:  ML_PHY_FEC_ZERO_ERR_DATA [2]\n",
      "\t\tBit:  ML_PHY_FEC_HANDLE_ERASURES [1]\n",
      "\t\tBit:  ML_PHY_FEC_READY [0]\n",
      "\t[Register] ML_PHY_FEC_ERR_CNT_0\n",
      "\t\tBit:  ML_PHY_FEC_CORR_BLK_ERR_CNT0 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_UNCORR_BLK_ERR_CNT0 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_BIT_ERR_CNT_0\n",
      "\t\tBit:  ML_PHY_FEC_BIT_ERR_CNT0 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_PAR_ERR_CNT_0\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BIT_ERR_CNT0 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BLK_ERR_CNT0 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_ERR_CNT_1\n",
      "\t\tBit:  ML_PHY_FEC_CORR_BLK_ERR_CNT1 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_UNCORR_BLK_ERR_CNT1 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_BIT_ERR_CNT_1\n",
      "\t\tBit:  ML_PHY_FEC_BIT_ERR_CNT1 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_PAR_ERR_CNT_1\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BIT_ERR_CNT1 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BLK_ERR_CNT1 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_ERR_CNT_2\n",
      "\t\tBit:  ML_PHY_FEC_CORR_BLK_ERR_CNT2 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_UNCORR_BLK_ERR_CNT2 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_BIT_ERR_CNT_2\n",
      "\t\tBit:  ML_PHY_FEC_BIT_ERR_CNT2 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_PAR_ERR_CNT_2\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BIT_ERR_CNT2 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BLK_ERR_CNT2 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_ERR_CNT_3\n",
      "\t\tBit:  ML_PHY_FEC_CORR_BLK_ERR_CNT3 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_UNCORR_BLK_ERR_CNT3 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_BIT_ERR_CNT_3\n",
      "\t\tBit:  ML_PHY_FEC_BIT_ERR_CNT3 [0, 14]\n",
      "\t[Register] ML_PHY_FEC_PAR_ERR_CNT_3\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BIT_ERR_CNT3 [16, 30]\n",
      "\t\tBit:  ML_PHY_FEC_PAR_BLK_ERR_CNT3 [0, 14]\n",
      "\t[Register] ML_VC_CTRL\n",
      "\t\tBit:  ML_VC_USE_FEC_RDY_2_MASK_PH_PM [3]\n",
      "\t\tBit:  ML_VC_SWITCH_MST2SST [2]\n",
      "\t\tBit:  ML_VC_CLK_GATE [1]\n",
      "\t\tBit:  ML_VC_SOFT_RST [0]\n",
      "\t[Register] ML_VC_ACT_DWT\n",
      "\t\tBit:  ML_VC_ACT_STATUS [4]\n",
      "\t\tBit:  ML_VC_ACT_EN_CMD [0, 3]\n",
      "\t[Register] ML_VC_SLOT_USE_0\n",
      "\t\tBit:  ML_VC_SLOT03_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT02_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT01_VCID [8, 14]\n",
      "\t[Register] ML_VC_SLOT_USE_1\n",
      "\t\tBit:  ML_VC_SLOT07_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT06_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT05_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT04_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_2\n",
      "\t\tBit:  ML_VC_SLOT11_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT10_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT09_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT08_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_3\n",
      "\t\tBit:  ML_VC_SLOT15_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT14_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT13_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT12_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_4\n",
      "\t\tBit:  ML_VC_SLOT19_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT18_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT17_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT16_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_5\n",
      "\t\tBit:  ML_VC_SLOT23_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT22_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT21_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT20_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_6\n",
      "\t\tBit:  ML_VC_SLOT27_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT26_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT25_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT24_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_7\n",
      "\t\tBit:  ML_VC_SLOT31_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT30_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT29_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT28_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_8\n",
      "\t\tBit:  ML_VC_SLOT35_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT34_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT33_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT32_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_9\n",
      "\t\tBit:  ML_VC_SLOT39_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT38_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT37_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT36_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_A\n",
      "\t\tBit:  ML_VC_SLOT43_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT42_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT41_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT40_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_B\n",
      "\t\tBit:  ML_VC_SLOT47_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT46_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT45_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT44_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_C\n",
      "\t\tBit:  ML_VC_SLOT51_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT50_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT49_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT48_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_D\n",
      "\t\tBit:  ML_VC_SLOT55_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT54_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT53_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT52_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_E\n",
      "\t\tBit:  ML_VC_SLOT59_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT58_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT57_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT56_VCID [0, 6]\n",
      "\t[Register] ML_VC_SLOT_USE_F\n",
      "\t\tBit:  ML_VC_SLOT63_VCID [24, 30]\n",
      "\t\tBit:  ML_VC_SLOT62_VCID [16, 22]\n",
      "\t\tBit:  ML_VC_SLOT61_VCID [8, 14]\n",
      "\t\tBit:  ML_VC_SLOT60_VCID [0, 6]\n",
      "\t[Register] ML_VC_DFRM0_DFRM_VCID0\n",
      "\t\tBit:  ML_VC_DFRM0_VCID [0, 5]\n",
      "\t[Register] ML_VC_DFRM1_DFRM_VCID0\n",
      "\t\tBit:  ML_VC_DFRM1_VCID [0, 5]\n",
      "[Cateroty] EDP_LS_SST0\n",
      "\t[Register] ML_FRM0_CTRL\n",
      "\t\tBit:  ML_FRM0_SDP_SPLITTING_EN_IN_SST [30]\n",
      "\t\tBit:  ML_FRM0_HDMI_RX_EN [29]\n",
      "\t\tBit:  ML_FRM0_RD_CLK_HARD_RST_N [28]\n",
      "\t\tBit:  ML_FRM0_EFM [27]\n",
      "\t\tBit:  ML_FRM0_FRM_DBG_BUS_SEL [8, 10]\n",
      "\t\tBit:  ML_FRM0_LANE_CNT [5, 7]\n",
      "\t\tBit:  ML_FRM0_RD_CLK_GATE [3]\n",
      "\t\tBit:  ML_FRM0_RD_SOFT_RST [2]\n",
      "\t\tBit:  ML_FRM0_CLK_GATE [1]\n",
      "\t\tBit:  ML_FRM0_SOFT_RST [0]\n",
      "\t[Register] ML_FRM0_MEASUREMENT_CTRL\n",
      "\t\tBit:  ML_FRM0_USE_VIF_FOR_CLOCK_ADJUSTMENT [25]\n",
      "\t\tBit:  ML_FRM0_USE_LINES_FOR_CLOCK_ADJUSTMENT [24]\n",
      "\t\tBit:  ML_FRM0_FRAMES_MOVING_WINDOW_SIZE [0, 7]\n",
      "\t[Register] ML_FRM0_MEASURED0\n",
      "\t\tBit:  ML_FRM0_MEASURED_HTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM0_MEASURED_VTOTAL [0, 15]\n",
      "\t[Register] ML_FRM0_MEASURED1\n",
      "\t\tBit:  ML_FRM0_MEASURED_HACTIVE [16, 31]\n",
      "\t\tBit:  ML_FRM0_MEASURED_VACTIVE [0, 15]\n",
      "\t[Register] ML_FRM0_MEASURED2\n",
      "\t\tBit:  ML_FRM0_LS_CLKS_IN_A_FEW_FRAMES [0, 31]\n",
      "\t[Register] ML_FRM0_MEASURED3\n",
      "\t\tBit:  ML_FRM0_REG_CLKS_IN_A_FEW_FRAMES [0, 31]\n",
      "\t[Register] ML_FRM0_MEASURED4\n",
      "\t\tBit:  ML_FRM0_ACTIVE_SYM_PER_LINE [0, 15]\n",
      "\t[Register] ML_FRM0_VBID\n",
      "\t\tBit:  ML_FRM0_VBID_RESERVED_BIT7 [7]\n",
      "\t\tBit:  ML_FRM0_VBID_COMPRESSED_STREAM [6]\n",
      "\t\tBit:  ML_FRM0_VBID_HDCP_SYNC_DETECT [5]\n",
      "\t\tBit:  ML_FRM0_VBID_AUD_MUTE [4]\n",
      "\t\tBit:  ML_FRM0_VBID_NOVID [3]\n",
      "\t\tBit:  ML_FRM0_VBID_INTERLACE_EN [2]\n",
      "\t\tBit:  ML_FRM0_VBID_FIELD_ID [1]\n",
      "\t\tBit:  ML_FRM0_VBID_VBLANK [0]\n",
      "\t[Register] ML_FRM0_MVID0\n",
      "\t\tBit:  ML_FRM0_RECEIVED_MSA_MVID [0, 23]\n",
      "\t[Register] ML_FRM0_MVID1\n",
      "\t\tBit:  ML_FRM0_RECEIVED_LINE_MVID [24, 31]\n",
      "\t[Register] ML_FRM0_MVID2\n",
      "\t\tBit:  ML_FRM0_FILTERED_MVID [0, 31]\n",
      "\t[Register] ML_FRM0_NVID\n",
      "\t\tBit:  ML_FRM0_MSA_NVID [0, 23]\n",
      "\t[Register] ML_FRM0_MSA_TOTALS\n",
      "\t\tBit:  ML_FRM0_MSA_VTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM0_MSA_HTOTAL [0, 15]\n",
      "\t[Register] ML_FRM0_MSA_STARTS\n",
      "\t\tBit:  ML_FRM0_MSA_VSTART [16, 31]\n",
      "\t\tBit:  ML_FRM0_MSA_HSTART [0, 15]\n",
      "\t[Register] ML_FRM0_MSA_DIMENSIONS\n",
      "\t\tBit:  ML_FRM0_MSA_VHEIGHT [16, 31]\n",
      "\t\tBit:  ML_FRM0_MSA_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM0_MSA_HS_VS\n",
      "\t\tBit:  ML_FRM0_MSA_VS_POL [31]\n",
      "\t\tBit:  ML_FRM0_MSA_VS_WID [16, 30]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_POL [15]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_WID [0, 14]\n",
      "\t[Register] ML_FRM0_MSA_MISC\n",
      "\t\tBit:  ML_FRM0_MSA_MISC1 [24, 31]\n",
      "\t\tBit:  ML_FRM0_MSA_MISC0 [16, 23]\n",
      "\t\tBit:  ML_FRM0_MSA_STEREO_VID [9, 10]\n",
      "\t\tBit:  ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN [8]\n",
      "\t\tBit:  ML_FRM0_MSA_BPC [5, 7]\n",
      "\t\tBit:  ML_FRM0_MSA_YCC_COLORIMETRY [4]\n",
      "\t\tBit:  ML_FRM0_MSA_DYN_RANGE [3]\n",
      "\t\tBit:  ML_FRM0_MSA_COMP_FMT [1, 2]\n",
      "\t\tBit:  ML_FRM0_MSA_SYNC_CLK_MODE [0]\n",
      "\t[Register] ML_FRM0_ACTUAL_TOTALS\n",
      "\t\tBit:  ML_FRM0_VTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM0_HTOTAL [0, 15]\n",
      "\t[Register] ML_FRM0_ACTUAL_STARTS\n",
      "\t\tBit:  ML_FRM0_VSTART [16, 31]\n",
      "\t\tBit:  ML_FRM0_HSTART [0, 15]\n",
      "\t[Register] ML_FRM0_ACTUAL_DIMENSIONS\n",
      "\t\tBit:  ML_FRM0_VHEIGHT [16, 31]\n",
      "\t\tBit:  ML_FRM0_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM0_ACTUAL_HS_VS\n",
      "\t\tBit:  ML_FRM0_VS_POL [31]\n",
      "\t\tBit:  ML_FRM0_VS_WID [16, 30]\n",
      "\t\tBit:  ML_FRM0_HS_POL [15]\n",
      "\t\tBit:  ML_FRM0_HS_WID [0, 14]\n",
      "\t[Register] ML_FRM0_ACTUAL_MISC\n",
      "\t\tBit:  ML_FRM0_FLUSH_LINES [8, 9]\n",
      "\t\tBit:  ML_FRM0_VTE [6]\n",
      "\t\tBit:  ML_FRM0_YCC422_MODE [5]\n",
      "\t\tBit:  ML_FRM0_BPC [0, 4]\n",
      "\t[Register] ML_FRM0_ACTUAL_VIEW_XPAND\n",
      "\t\tBit:  ML_FRM0_HORZ_VIEW_XPAND_LAST_PIXEL [16, 31]\n",
      "\t\tBit:  ML_FRM0_HORZ_VIEW_XPAND_FIRST_PIXEL [0, 15]\n",
      "\t[Register] ML_FRM0_ACTUAL_VERT_VIEW_XPAND\n",
      "\t\tBit:  ML_FRM0_VERT_VIEW_XPAND_LAST_LINE [16, 31]\n",
      "\t\tBit:  ML_FRM0_VERT_VIEW_XPAND_FIRST_LINE [0, 15]\n",
      "\t[Register] ML_FRM0_ACTUAL_DYN_RANGE_CTRL0\n",
      "\t\tBit:  ML_FRM0_MIN_R_CR_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM0_MAX_R_CR_VAL [0, 11]\n",
      "\t[Register] ML_FRM0_ACTUAL_DYN_RANGE_CTRL1\n",
      "\t\tBit:  ML_FRM0_MIN_G_Y_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM0_MAX_G_Y_VAL [0, 11]\n",
      "\t[Register] ML_FRM0_ACTUAL_DYN_RANGE_CTRL2\n",
      "\t\tBit:  ML_FRM0_MIN_B_CB_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM0_MAX_B_CB_VAL [0, 11]\n",
      "\t[Register] ML_FRM0_VIEWXPAND_CFG\n",
      "\t\tBit:  ML_FRM0_VIEWXPAND_ALLOW_VERT [17]\n",
      "\t\tBit:  ML_FRM0_VIEWXPAND_EN [16]\n",
      "\t\tBit:  ML_FRM0_VIEWXPAND_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM0_CHANGE_THRESH_CFG\n",
      "\t\tBit:  ML_FRM0_ACTIVE_SYM_CHANGE_THRESH [16, 23]\n",
      "\t\tBit:  ML_FRM0_VTOTAL_CHANGE_THRESH [8, 15]\n",
      "\t\tBit:  ML_FRM0_HTOTAL_CHANGE_THRESH [0, 7]\n",
      "\t[Register] ML_FRM0_VIF_PIX_CTRL0\n",
      "\t\tBit:  ML_FRM0_HFILL [16, 31]\n",
      "\t\tBit:  ML_FRM0_BLACK_SCREEN_ALWAYS [15]\n",
      "\t\tBit:  ML_FRM0_VIF_SINK_RDY_PAUSE_BLANK [14]\n",
      "\t\tBit:  ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST2 [12, 13]\n",
      "\t\tBit:  ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST1 [10, 11]\n",
      "\t\tBit:  ML_FRM0_VID_REGEN_COMP_SEL_FOR_POST0 [8, 9]\n",
      "\t\tBit:  ML_FRM0_VIF_FRAME_START_RD_SOFT_RST_EN [7]\n",
      "\t\tBit:  ML_FRM0_WAIT_FOR_FLUSH_TIL_WR_RST [6]\n",
      "\t\tBit:  ML_FRM0_VIF_PIX_PER_CLK [3, 5]\n",
      "\t\tBit:  ML_FRM0_HFILL_ON_RIGHT [2]\n",
      "\t\tBit:  ML_FRM0_HFILL_ON_LEFT [1]\n",
      "\t\tBit:  ML_FRM0_BLACK_SCREEN_IF_CP_ON [0]\n",
      "\t[Register] ML_FRM0_PTG0\n",
      "\t\tBit:  ML_FRM0_PTG_B [24, 31]\n",
      "\t\tBit:  ML_FRM0_PTG_G [16, 23]\n",
      "\t\tBit:  ML_FRM0_PTG_R [8, 15]\n",
      "\t\tBit:  ML_FRM0_PTG_HIGH_CONTRAST_COLOR_EN [4]\n",
      "\t\tBit:  ML_FRM0_PTG_LOW_CONTRAST [3]\n",
      "\t\tBit:  ML_FRM0_PTG_PAT_SEL [1, 2]\n",
      "\t\tBit:  ML_FRM0_PTG_EN [0]\n",
      "\t[Register] ML_FRM0_PTG1\n",
      "\t\tBit:  ML_FRM0_PTG_VSTRIP_SIZE [16, 31]\n",
      "\t\tBit:  ML_FRM0_PTG_HSTRIP_SIZE [0, 15]\n",
      "\t[Register] ML_FRM0_PIX_CRC0\n",
      "\t\tBit:  ML_FRM0_CRC1 [16, 31]\n",
      "\t\tBit:  ML_FRM0_CRC0 [0, 15]\n",
      "\t[Register] ML_FRM0_PIX_CRC1\n",
      "\t\tBit:  ML_FRM0_CRC_UPDATE_CNT [16, 19]\n",
      "\t\tBit:  ML_FRM0_CRC2 [0, 15]\n",
      "\t[Register] ML_FRM0_PTG_RFR_CTRL\n",
      "\t\tBit:  ML_FRM0_PTG_FRM_CNT_FOR_RFR_RATE_TRIG [4, 9]\n",
      "\t\tBit:  ML_FRM0_PTG_RFR_RATE_CHNG_EVERY_FRM [1]\n",
      "\t\tBit:  ML_FRM0_PTG_RFR_RATE_CHNG_TRIGGER_DIS [0]\n",
      "\t[Register] ML_FRM0_MISC_CTRL0\n",
      "\t\tBit:  ML_FRM0_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT [6]\n",
      "\t\tBit:  ML_FRM0_RELEASE_SOFT_RST_ON_MSA_RCVD [5]\n",
      "\t\tBit:  ML_FRM0_RST_ON_ENTERING_PSR_STATE2 [4]\n",
      "\t\tBit:  ML_FRM0_DISALLOW_POSEDGE_RST_FOR_SU [3]\n",
      "\t\tBit:  ML_FRM0_RST_ON_END_OF_SU_IN_PSR [2]\n",
      "\t\tBit:  ML_FRM0_FORCE_SYM_LOCK_FOR_PSR [1]\n",
      "\t\tBit:  ML_FRM0_PSR_SU_SM_IN_RST [0]\n",
      "\t[Register] ML_FRM0_MISC_CTRL1\n",
      "\t\tBit:  ML_FRM0_THROTTLE_FLUSH_LN [19]\n",
      "\t\tBit:  ML_FRM0_THROTTLE_VACTIVE [18]\n",
      "\t\tBit:  ML_FRM0_THROTTLE_VBLANK [17]\n",
      "\t\tBit:  ML_FRM0_THROTTLE_EN [16]\n",
      "\t\tBit:  ML_FRM0_LINE_CNT_IN_ACT_DLY [14, 15]\n",
      "\t\tBit:  ML_FRM0_FRM_RESYNC_VBLANK_EDGE [13]\n",
      "\t\tBit:  ML_FRM0_FRM_RESYNC_OFFSET [8, 12]\n",
      "\t\tBit:  ML_FRM0_FRM_RESYNC_VFP_FOLLOW_MODE [7]\n",
      "\t\tBit:  ML_FRM0_CRC_EN [6]\n",
      "\t\tBit:  ML_FRM0_ADD_ONE_LINE [5]\n",
      "\t\tBit:  ML_FRM0_FRM_RESYNC_EN [4]\n",
      "\t\tBit:  ML_FRM0_USE_VSYNC_FOR_CRC_FRAME [3]\n",
      "\t\tBit:  ML_FRM0_CLR_CRC_CNT_WHEN_SINK_START_LOW [2]\n",
      "\t\tBit:  ML_FRM0_TEST_SINK_START [1]\n",
      "\t\tBit:  ML_FRM0_SET_VSC_CRC_VALID [0]\n",
      "\t[Register] ML_FRM0_MISC_CTRL2\n",
      "\t\tBit:  ML_FRM0_THROTTLE_N [16, 31]\n",
      "\t\tBit:  ML_FRM0_THROTTLE_M [0, 15]\n",
      "\t[Register] ML_FRM0_BUFFER_CTRL0\n",
      "\t\tBit:  ML_FRM0_MAX_RW_PHASE_DIFF [16, 31]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_UFLOW_SEL [15]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_OFLOW_SEL [14]\n",
      "\t\tBit:  ML_FRM0_ALLOW_POSEDGE_PHASE_RST [13]\n",
      "\t\tBit:  ML_FRM0_NO_BUBBLES [12]\n",
      "\t\tBit:  ML_FRM0_LINE_END_FLUSH_EN [11]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_MIN_MAX_MARGIN [0, 10]\n",
      "\t[Register] ML_FRM0_BUFFER_CTRL1\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_DIS_WRAP [31]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_FTG_EVENT [30]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_FTG_MODE [29]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_FLUSH_THRES [16, 28]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_FTG_LINE_CNT [14, 15]\n",
      "\t\tBit:  ML_FRM0_ALLOW_NEGEDGE_PHASE_RST [13]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_RDY_THRES [0, 11]\n",
      "\t[Register] ML_FRM0_BUFFER_STATUS\n",
      "\t\tBit:  ML_FRM0_DBG_RD_PTR [16, 27]\n",
      "\t\tBit:  ML_FRM0_DBG_WR_PTR [0, 11]\n",
      "\t[Register] ML_FRM0_BUFFER_CTRL3\n",
      "\t\tBit:  ML_FRM0_PHASE_PIX_CNT_MIN_MARGIN [16, 31]\n",
      "\t\tBit:  ML_FRM0_PHASE_PIX_CNT_MAX_MARGIN [0, 15]\n",
      "\t[Register] ML_FRM0_BUFFER_CTRL4\n",
      "\t\tBit:  ML_FRM0_PIX_HCNT_AT_PHASE_RST [16, 31]\n",
      "\t\tBit:  ML_FRM0_FORCE_CNT_SET [14]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_PTR_LIMIT_HI [8, 13]\n",
      "\t\tBit:  ML_FRM0_PIX_BUFF_PTR_LIMIT_LO [0, 5]\n",
      "\t[Register] ML_FRM0_BUFFER_CTRL5\n",
      "\t\tBit:  ML_FRM0_RESYNC_VFP_DLY [17, 31]\n",
      "\t\tBit:  ML_FRM0_IGNORE_SINK_RDY_ON_EOL [16]\n",
      "\t\tBit:  ML_FRM0_PIX_VCNT_AT_PHASE_RST [0, 15]\n",
      "\t[Register] ML_FRM0_MSA_CHANGE_CTRL0\n",
      "\t\tBit:  ML_FRM0_MSA_CHANGE_REPEAT_CNT [24, 27]\n",
      "\t\tBit:  ML_FRM0_MSA_STEREO_VID_CHANGE_MASK_EN [20]\n",
      "\t\tBit:  ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN [19]\n",
      "\t\tBit:  ML_FRM0_MSA_BPC_CHANGE_MASK_EN [18]\n",
      "\t\tBit:  ML_FRM0_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN [17]\n",
      "\t\tBit:  ML_FRM0_MSA_DYN_RANGE_CHANGE_MASK_EN [16]\n",
      "\t\tBit:  ML_FRM0_MSA_COMP_FMT_CHANGE_MASK_EN [15]\n",
      "\t\tBit:  ML_FRM0_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN [14]\n",
      "\t\tBit:  ML_FRM0_MSA_MISC1_CHANGE_MASK_EN [13]\n",
      "\t\tBit:  ML_FRM0_MSA_MISC0_CHANGE_MASK_EN [12]\n",
      "\t\tBit:  ML_FRM0_MSA_NVID_CHANGE_MASK_EN [11]\n",
      "\t\tBit:  ML_FRM0_MSA_VHEIGHT_CHANGE_MASK_EN [10]\n",
      "\t\tBit:  ML_FRM0_MSA_HWIDTH_CHANGE_MASK_EN [9]\n",
      "\t\tBit:  ML_FRM0_MSA_VS_WID_CHANGE_MASK_EN [8]\n",
      "\t\tBit:  ML_FRM0_MSA_VS_POL_CHANGE_MASK_EN [7]\n",
      "\t\tBit:  ML_FRM0_MSA_VSTART_CHANGE_MASK_EN [6]\n",
      "\t\tBit:  ML_FRM0_MSA_HSTART_CHANGE_MASK_EN [5]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_WID_CHANGE_MASK_EN [4]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_POL_CHANGE_MASK_EN [3]\n",
      "\t\tBit:  ML_FRM0_MSA_VTOTAL_CHANGE_MASK_EN [2]\n",
      "\t\tBit:  ML_FRM0_MSA_HTOTAL_CHANGE_MASK_EN [1]\n",
      "\t\tBit:  ML_FRM0_MSA_MVID_CHANGE_MASK_EN [0]\n",
      "\t[Register] ML_FRM0_MSA_CHANGE_CTRL1\n",
      "\t\tBit:  ML_FRM0_MSA_MVID_CHANGE_THRESH [0, 23]\n",
      "\t[Register] ML_FRM0_MSA_CHANGE_STATUS\n",
      "\t\tBit:  ML_FRM0_MSA_STEREO_VID_CHANGED [20]\n",
      "\t\tBit:  ML_FRM0_MSA_INTERLACE_VTOTAL_EVEN_CHANGED [19]\n",
      "\t\tBit:  ML_FRM0_MSA_BPC_CHANGED [18]\n",
      "\t\tBit:  ML_FRM0_MSA_YCC_COLORIMETRY_CHANGED [17]\n",
      "\t\tBit:  ML_FRM0_MSA_DYN_RANGE_CHANGED [16]\n",
      "\t\tBit:  ML_FRM0_MSA_COMP_FMT_CHANGED [15]\n",
      "\t\tBit:  ML_FRM0_MSA_SYNC_CLK_MODE_CHANGED [14]\n",
      "\t\tBit:  ML_FRM0_MSA_MISC1_CHANGED [13]\n",
      "\t\tBit:  ML_FRM0_MSA_MISC0_CHANGED [12]\n",
      "\t\tBit:  ML_FRM0_MSA_NVID_CHANGED [11]\n",
      "\t\tBit:  ML_FRM0_MSA_VHEIGHT_CHANGED [10]\n",
      "\t\tBit:  ML_FRM0_MSA_HWIDTH_CHANGED [9]\n",
      "\t\tBit:  ML_FRM0_MSA_VS_WID_CHANGED [8]\n",
      "\t\tBit:  ML_FRM0_MSA_VS_POL_CHANGED [7]\n",
      "\t\tBit:  ML_FRM0_MSA_VSTART_CHANGED [6]\n",
      "\t\tBit:  ML_FRM0_MSA_HSTART_CHANGED [5]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_WID_CHANGED [4]\n",
      "\t\tBit:  ML_FRM0_MSA_HS_POL_CHANGED [3]\n",
      "\t\tBit:  ML_FRM0_MSA_VTOTAL_CHANGED [2]\n",
      "\t\tBit:  ML_FRM0_MSA_HTOTAL_CHANGED [1]\n",
      "\t\tBit:  ML_FRM0_MSA_MVID_CHANGED [0]\n",
      "\t[Register] ML_FRM0_COMP_RX_CTRL0\n",
      "\t\tBit:  ML_FRM0_COMP_RX_CHUNK_SIZE [16, 31]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_LANE_FILL [10, 11]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_CRC_CHUNK [9]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_16BIT_CRC [8]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_NUM_SLICE [5, 7]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_BYTES_FILL [2, 4]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_ADD_PIX [1]\n",
      "\t\tBit:  ML_FRM0_COMP_RX_FRAME_EN [0]\n",
      "\t[Register] ML_FRM0_COMP_RX_STATUS\n",
      "\t\tBit:  ML_FRM0_COMP_RX_CHUNK_SIZE_ERR_CNT [0, 15]\n",
      "\t[Register] ML_FRM0_LINK_PWR_DN_CTRL\n",
      "\t\tBit:  ML_FRM0_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK [12]\n",
      "\t[Register] ML_FRM0_FRM_PWR_UP_CTRL\n",
      "\t\tBit:  ML_FRM0_RELEASE_RESET_ON_PSR_PWR_UP [1]\n",
      "\t\tBit:  ML_FRM0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST [0]\n",
      "\t[Register] ML_FRM0_BS_MASK_CTRL1\n",
      "\t\tBit:  ML_FRM0_BS_COUNT_FOR_STABLE_BS_AGE [4, 7]\n",
      "\t\tBit:  ML_FRM0_INVALID_BS_MASK_ENABLE_WO_ERR [3]\n",
      "\t\tBit:  ML_FRM0_INVALID_BS_MASK_ENABLE [2]\n",
      "\t\tBit:  ML_FRM0_USE_CONFIG_BS_AGE [1]\n",
      "\t\tBit:  ML_FRM0_RST_BS_FILT_SM [0]\n",
      "\t[Register] ML_FRM0_BS_MASK_CTRL2\n",
      "\t\tBit:  ML_FRM0_EARLY_BS_THRESH [16, 24]\n",
      "\t\tBit:  ML_FRM0_LATE_BS_THRESH [0, 8]\n",
      "\t[Register] ML_FRM0_BS_MASK_CTRL3\n",
      "\t\tBit:  ML_FRM0_BS_AGE_DURING_VIDEO [16, 31]\n",
      "\t\tBit:  ML_FRM0_BS_AGE_DURING_IDLE [0, 15]\n",
      "\t[Register] ML_FRM0_BS_STATUS\n",
      "\t\tBit:  ML_FRM0_MEASURED_BS_AGE [0, 15]\n",
      "\t[Register] ML_FRM0_BE_MASK_CTRL1\n",
      "\t\tBit:  ML_FRM0_HTOTAL_IN_CLK_CYCLES [16, 31]\n",
      "\t\tBit:  ML_FRM0_USE_CONFIG_LINE_WIDTH [8]\n",
      "\t\tBit:  ML_FRM0_BE_COUNT_FOR_STABLE_BE_AGE [4, 7]\n",
      "\t\tBit:  ML_FRM0_INVALID_BE_MASK_ENABLE_WO_ERR [3]\n",
      "\t\tBit:  ML_FRM0_INVALID_BE_MASK_ENABLE [2]\n",
      "\t\tBit:  ML_FRM0_USE_CONFIG_BE_AGE [1]\n",
      "\t\tBit:  ML_FRM0_RST_BE_FILT_SM [0]\n",
      "\t[Register] ML_FRM0_BE_MASK_CTRL2\n",
      "\t\tBit:  ML_FRM0_EARLY_BE_THRESH [16, 24]\n",
      "\t\tBit:  ML_FRM0_LATE_BE_THRESH [0, 8]\n",
      "\t[Register] ML_FRM0_BE_MASK_CTRL3\n",
      "\t\tBit:  ML_FRM0_BE_AGE_DURING_VBLANK [16, 31]\n",
      "\t\tBit:  ML_FRM0_BE_AGE_DURING_ACTIVE [0, 15]\n",
      "\t[Register] ML_FRM0_BE_STATUS\n",
      "\t\tBit:  ML_FRM0_MEASURED_BE_AGE [0, 15]\n",
      "\t[Register] ML_FRM0_FEC_CTRL\n",
      "\t\tBit:  ML_FRM0_USE_FEC_RDY_2_MASK_PH_PM [0]\n",
      "\t[Register] ML_FRM0_RBIF_CTRL\n",
      "\t\tBit:  ML_FRM0_LS_SST_RBIF_FORCE_CLK_EN [0]\n",
      "\t[Register] AUD_LSCLK0_ECC_CONTROL\n",
      "\t\tBit:  AUD_LSCLK0_RELEASE_RESET_ON_PSR_PWR_UP [31]\n",
      "\t\tBit:  AUD_LSCLK0_USE_SYM_LOCK_OR_VID_RDY_FOR_RST [30]\n",
      "\t\tBit:  AUD_LSCLK0_ALLOW_CTL_FIFO_RST_IN_HW [29]\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_CORR_ERROR_CNT [28]\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_FAIL_ERROR_CNT [27]\n",
      "\t\tBit:  AUD_LSCLK0_CORR_ECC_ERROR_THRESH [18, 25]\n",
      "\t\tBit:  AUD_LSCLK0_CORR_ECC_ERROR_DETECT_EN [17]\n",
      "\t\tBit:  AUD_LSCLK0_TEST_DE_NIBBLE_DEBUG [16]\n",
      "\t\tBit:  AUD_LSCLK0_ECC_FAIL_THRESH [8, 15]\n",
      "\t\tBit:  AUD_LSCLK0_ECC_TEST_SEL [2, 7]\n",
      "\t\tBit:  AUD_LSCLK0_ECC_FAIL_DETECT_EN [1]\n",
      "\t\tBit:  AUD_LSCLK0_BYPASS_RSDEC [0]\n",
      "\t[Register] AUD_LSCLK0_ECC_ERR_CNT\n",
      "\t\tBit:  AUD_LSCLK0_CORR_ECC_ERR_CNT [16, 31]\n",
      "\t\tBit:  AUD_LSCLK0_ECC_FAIL_CNT [0, 15]\n",
      "\t[Register] AUD_LSCLK0_MN_CONTROL_A\n",
      "\t\tBit:  AUD_LSCLK0_MAUD_LSB_UPDATE_EN [25]\n",
      "\t\tBit:  AUD_LSCLK0_MAUD_CARRY_EN [24]\n",
      "\t\tBit:  AUD_LSCLK0_MAUD_CARRY_THRESHOLD [16, 23]\n",
      "\t\tBit:  AUD_LSCLK0_NAUD_INT_THRESHOLD [8, 15]\n",
      "\t\tBit:  AUD_LSCLK0_MAUD_INT_THRESHOLD [0, 7]\n",
      "\t[Register] AUD_LSCLK0_CONTROL_RSVD\n",
      "\t\tBit:  AUD_LSCLK0_RSVD [0, 31]\n",
      "\t[Register] AUD_LSCLK0_AUDIO_EN\n",
      "\t\tBit:  AUD_LSCLK0_EXTEND_VSC_HDR_FOR_B2B_PKT [7]\n",
      "\t\tBit:  AUD_LSCLK0_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK [5]\n",
      "\t\tBit:  AUD_LSCLK0_VSC_PSR_SM_EN [4]\n",
      "\t\tBit:  AUD_LSCLK0_DPRX_AUDIO_CLK_GATE [3]\n",
      "\t\tBit:  AUD_LSCLK0_SPLITTING_EN [2]\n",
      "\t\tBit:  AUD_LSCLK0_DPRX_AUDIO_EN [0]\n",
      "\t[Register] AUD_LSCLK0_MAUD_VALUE\n",
      "\t\tBit:  AUD_LSCLK0_VAL_MAUD [0, 23]\n",
      "\t[Register] AUD_LSCLK0_NAUD_VALUE\n",
      "\t\tBit:  AUD_LSCLK0_VAL_NAUD [0, 23]\n",
      "\t[Register] AUD_LSCLK0_INFO_MISC_FIFO_CFG\n",
      "\t\tBit:  AUD_LSCLK0_STORE_NTSC_VBI_PKT [12]\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_OVERWRITE_EN [11]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_DYN_RANGE_PKT [9]\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_WR_LOCK [8]\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_RD_ACCESS_EN [7]\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_WR_ACCESS_EN [6]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_MS_PKT [5]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_AUDIO_PKT [4]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_SPD_PKT [3]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_AVI_PKT [2]\n",
      "\t\tBit:  AUD_LSCLK0_STORE_VS_PKT [1]\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_CLR [0]\n",
      "\t[Register] AUD_LSCLK0_INFO_FIFO_DATA\n",
      "\t\tBit:  AUD_LSCLK0_INFO_FIFO_DATA [0, 31]\n",
      "\t[Register] AUD_LSCLK0_ACM_PKT_DATA\n",
      "\t\tBit:  AUD_LSCLK0_ACM_AUDIO_TRANS [7]\n",
      "\t\tBit:  AUD_LSCLK0_ACM_COPY_NUM [4, 6]\n",
      "\t\tBit:  AUD_LSCLK0_ACM_COPY_PERM [2, 3]\n",
      "\t\tBit:  AUD_LSCLK0_ACM_AUDIO_QUALITY [0, 1]\n",
      "\t[Register] AUD_LSCLK0_VSC_PKT_DATA\n",
      "\t\tBit:  AUD_LSCLK0_CONTENT_TYPE_FROM_VSC_PKT [24, 31]\n",
      "\t\tBit:  AUD_LSCLK0_DYNAMIC_RANGE_FROM_VSC_PKT [19, 23]\n",
      "\t\tBit:  AUD_LSCLK0_BPC_FROM_VSC_PKT [16, 18]\n",
      "\t\tBit:  AUD_LSCLK0_PIXEL_ENCODING_FROM_VSC_PKT [8, 15]\n",
      "\t\tBit:  AUD_LSCLK0_VSC_PKT_DATA [0, 7]\n",
      "\t[Register] AUD_LSCLK0_EXT_FIFO_DATA\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_DATA [0, 31]\n",
      "\t[Register] AUD_LSCLK0_EXT_FIFO_CTRL\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_HDMI_USER_PROG_EN [24]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_HDMI_GMD_EN [20]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_HDMI_ACP_EN [16]\n",
      "\t\tBit:  AUD_LSCLK0_USER_PROG_HDR_BYTE [5, 12]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_USER_PROG_EN [4]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_WR_LOCK [3]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_CLR [2]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_RD_ACCESS_EN [1]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_WR_ACCESS_EN [0]\n",
      "\t[Register] AUD_LSCLK0_AUDIO_ID_VIA_INFOFRAM\n",
      "\t\tBit:  AUD_LSCLK0_ASP_FORMAT_EXT_INFO [16, 20]\n",
      "\t\tBit:  AUD_LSCLK0_ASP_SMPL_SIZE_INFO [11, 12]\n",
      "\t\tBit:  AUD_LSCLK0_ASP_FREQ_INFO [8, 10]\n",
      "\t\tBit:  AUD_LSCLK0_ASP_CH_CNT_INFO [4, 6]\n",
      "\t\tBit:  AUD_LSCLK0_ASP_FORMAT_INFO [0, 3]\n",
      "\t[Register] AUD_LSCLK0_SYMBOL_NIBBLE_SWAP_CONFIG\n",
      "\t\tBit:  AUD_LSCLK0_FLIP_SYMBOL_ORDER [2]\n",
      "\t\tBit:  AUD_LSCLK0_FLIP_POLARITY [1]\n",
      "\t\tBit:  AUD_LSCLK0_FLIP_BIT_ORDER [0]\n",
      "\t[Register] AUD_LSCLK0_RESET_CTRL\n",
      "\t\tBit:  AUD_LSCLK0_CTL_FIFO_SOFT_RST [2]\n",
      "\t\tBit:  AUD_LSCLK0_LS_CLK_HARD_RST_N [1]\n",
      "\t\tBit:  AUD_LSCLK0_RD_CLK_HARD_RST_N [0]\n",
      "\t[Register] AUD_LSCLK0_CTRL_FIFO_STATUS\n",
      "\t\tBit:  AUD_LSCLK0_CTL_FIFO_SM [0, 2]\n",
      "\t[Register] AUD_LSCLK0_CTL_FIFO_PKT_CNT\n",
      "\t\tBit:  AUD_LSCLK0_CTL_FIFO_PKT_CNT [0, 15]\n",
      "\t[Register] AUD_LSCLK0_ECC_ERR_CLR\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_FAIL_ON_PKT_CNT_MAX [3]\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_CORR_ON_PKT_CNT_MAX [2]\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_FAIL_ON_ERR_FLAG [1]\n",
      "\t\tBit:  AUD_LSCLK0_CLR_ECC_CORR_ON_ERR_FLAG [0]\n",
      "\t[Register] AUD_LSCLK0_VSC_EXT_FIFO_CTRL\n",
      "\t\tBit:  AUD_LSCLK0_VSC_EXT_FIFO_WR_LOCK [3]\n",
      "\t[Register] AUD_LSCLK0_FRM_ADP_SYNC_CFG\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE3 [24, 31]\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE2 [16, 23]\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE1 [8, 15]\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_HDR_BYTE0 [0, 7]\n",
      "\t[Register] AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTES_0_3\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_MSB [16, 23]\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_MIN_VTOTAL_LSB [8, 15]\n",
      "\t\tBit:  AUD_LSCLK0_FRM_ADP_SYNC_DATA_BYTE0 [0, 7]\n",
      "\t[Register] AUD_LSCLK0_EXT_FIFO_CTRL2\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_BYTES_TO_STORE [3, 9]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT [2]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_PKT_READ_DONE [1]\n",
      "\t\tBit:  AUD_LSCLK0_EXT_FIFO_ONLY_WR_ONE_PKT [0]\n",
      "\t[Register] AUD_LSCLK0_SDP_EXTRACTION_CTRL\n",
      "\t\tBit:  AUD_LSCLK0_RST_ADP_SYNC_DAT_LATCH_SM [1]\n",
      "\t\tBit:  AUD_LSCLK0_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3 [0]\n",
      "\t[Register] AUD_LSCLK0_SPARE0\n",
      "\t\tBit:  AUD_LSCLK0_SPARE0 [0, 31]\n",
      "\t[Register] DEC0_CTRL\n",
      "\t\tBit:  DEC0_CLK_GATE [31]\n",
      "\t\tBit:  DEC0_SOFT_RESET [30]\n",
      "\t\tBit:  DEC0_ENABLE [29]\n",
      "\t\tBit:  DEC0_LINE_CNT_IN_ACTIVE_BYP [28]\n",
      "\t\tBit:  DEC0_RESYNC_ON_LINE_CNT_IN_ACT [27]\n",
      "\t\tBit:  DEC0_IGNORE_VBID_COMP_STREAM [26]\n",
      "\t\tBit:  DEC0_STRICT_LINE_START [25]\n",
      "\t\tBit:  DEC0_IGNORE_SDP [24]\n",
      "\t\tBit:  DEC0_EXTRA_DEC_DELAY [16, 23]\n",
      "\t\tBit:  DEC0_EXTRA_LINE_DLY [14, 15]\n",
      "\t\tBit:  DEC0_SYMBOL_EOC_FILL [11, 13]\n",
      "\t\tBit:  DEC0_SYMBOLS_PACKED [10]\n",
      "\t\tBit:  DEC0_SYM_DROP_ON_EOC_EN [9]\n",
      "\t\tBit:  DEC0_USE_RESYNC_VTOTAL [8]\n",
      "\t\tBit:  DEC0_CORE1_CLK_GATE [4]\n",
      "\t\tBit:  DEC0_IGNORE_SYM_RD [3]\n",
      "\t\tBit:  DEC0_MAINTAIN_LBUF_FULLNESS [2]\n",
      "\t\tBit:  DEC0_MEM_RETN [1]\n",
      "\t\tBit:  DEC0_USE_STREAM_HSYNC [0]\n",
      "\t[Register] DEC0_STAT\n",
      "\t\tBit:  DEC0_PHASE_RESYNC [24]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_7 [23]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_6 [22]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_5 [21]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_4 [20]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_3 [19]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_2 [18]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_1 [17]\n",
      "\t\tBit:  DEC0_LBUF_UNDERFLOW_0 [16]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_7 [15]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_6 [14]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_5 [13]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_4 [12]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_3 [11]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_2 [10]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_1 [9]\n",
      "\t\tBit:  DEC0_BITBUF_UNDERFLOW_0 [8]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_7 [7]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_6 [6]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_5 [5]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_4 [4]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_3 [3]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_2 [2]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_1 [1]\n",
      "\t\tBit:  DEC0_BITBUF_OVERFLOW_0 [0]\n",
      "\t[Register] DEC0_PPS0\n",
      "\t\tBit:  DEC0_DSC_VERSION_MAJOR [28, 31]\n",
      "\t\tBit:  DEC0_DSC_VERSION_MINOR [24, 27]\n",
      "\t\tBit:  DEC0_PPS_IDENTIFIER [16, 23]\n",
      "\t\tBit:  DEC0_BITS_PER_COMPONENT [4, 7]\n",
      "\t\tBit:  DEC0_LINEBUF_DEPTH [0, 3]\n",
      "\t[Register] DEC0_PPS1\n",
      "\t\tBit:  DEC0_BLOCK_PRED_ENABLE [29]\n",
      "\t\tBit:  DEC0_CONVERT_RGB [28]\n",
      "\t\tBit:  DEC0_SIMPLE_422 [27]\n",
      "\t\tBit:  DEC0_VBR_ENABLE [26]\n",
      "\t\tBit:  DEC0_BITS_PER_PIXEL [16, 25]\n",
      "\t\tBit:  DEC0_PIC_HEIGHT [0, 15]\n",
      "\t[Register] DEC0_PPS2\n",
      "\t\tBit:  DEC0_PIC_WIDTH [16, 31]\n",
      "\t\tBit:  DEC0_SLICE_HEIGHT [0, 15]\n",
      "\t[Register] DEC0_PPS3\n",
      "\t\tBit:  DEC0_SLICE_WIDTH [16, 31]\n",
      "\t\tBit:  DEC0_CHUNK_SIZE [0, 15]\n",
      "\t[Register] DEC0_PPS4\n",
      "\t\tBit:  DEC0_INITIAL_XMIT_DELAY [16, 25]\n",
      "\t\tBit:  DEC0_INITIAL_DEC_DELAY [0, 15]\n",
      "\t[Register] DEC0_PPS5\n",
      "\t\tBit:  DEC0_INITIAL_SCALE_VALUE [16, 21]\n",
      "\t\tBit:  DEC0_SCALE_INCREMENT_INTERVAL [0, 15]\n",
      "\t[Register] DEC0_PPS6\n",
      "\t\tBit:  DEC0_SCALE_DECREMENT_INTERVAL [16, 27]\n",
      "\t\tBit:  DEC0_FIRST_LINE_BPG_OFFSET [0, 4]\n",
      "\t[Register] DEC0_PPS7\n",
      "\t\tBit:  DEC0_NFL_BPG_OFFSET [16, 31]\n",
      "\t\tBit:  DEC0_SLICE_BPG_OFFSET [0, 15]\n",
      "\t[Register] DEC0_PPS8\n",
      "\t\tBit:  DEC0_INITIAL_OFFSET [16, 31]\n",
      "\t\tBit:  DEC0_FINAL_OFFSET [0, 15]\n",
      "\t[Register] DEC0_PPS9\n",
      "\t\tBit:  DEC0_FLATNESS_MIN_QP [24, 28]\n",
      "\t\tBit:  DEC0_FLATNESS_MAX_QP [16, 20]\n",
      "\t\tBit:  DEC0_RC_MODEL_SIZE [0, 15]\n",
      "\t[Register] DEC0_PPS10\n",
      "\t\tBit:  DEC0_RC_EDGE_FACTOR [24, 27]\n",
      "\t\tBit:  DEC0_RC_QUANT_INCR_LIMIT0 [16, 20]\n",
      "\t\tBit:  DEC0_RC_QUANT_INCR_LIMIT1 [8, 12]\n",
      "\t\tBit:  DEC0_RC_TGT_OFFSET_HI [4, 7]\n",
      "\t\tBit:  DEC0_RC_TGT_OFFSET_LO [0, 3]\n",
      "\t[Register] DEC0_PPS11\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_0 [24, 31]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_1 [16, 23]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_2 [8, 15]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_3 [0, 7]\n",
      "\t[Register] DEC0_PPS12\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_4 [24, 31]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_5 [16, 23]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_6 [8, 15]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_7 [0, 7]\n",
      "\t[Register] DEC0_PPS13\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_8 [24, 31]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_9 [16, 23]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_10 [8, 15]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_11 [0, 7]\n",
      "\t[Register] DEC0_PPS14\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_12 [24, 31]\n",
      "\t\tBit:  DEC0_RC_BUF_THRESH_13 [16, 23]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_0 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_0 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_0 [0, 5]\n",
      "\t[Register] DEC0_PPS15\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_1 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_1 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_1 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_2 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_2 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_2 [0, 5]\n",
      "\t[Register] DEC0_PPS16\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_3 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_3 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_3 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_4 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_4 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_4 [0, 5]\n",
      "\t[Register] DEC0_PPS17\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_5 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_5 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_5 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_6 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_6 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_6 [0, 5]\n",
      "\t[Register] DEC0_PPS18\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_7 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_7 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_7 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_8 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_8 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_8 [0, 5]\n",
      "\t[Register] DEC0_PPS19\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_9 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_9 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_9 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_10 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_10 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_10 [0, 5]\n",
      "\t[Register] DEC0_PPS20\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_11 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_11 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_11 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_12 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_12 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_12 [0, 5]\n",
      "\t[Register] DEC0_PPS21\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_13 [27, 31]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_13 [22, 26]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_13 [16, 21]\n",
      "\t\tBit:  DEC0_RANGE_MIN_QP_14 [11, 15]\n",
      "\t\tBit:  DEC0_RANGE_MAX_QP_14 [6, 10]\n",
      "\t\tBit:  DEC0_RANGE_BPG_OFFSET_14 [0, 5]\n",
      "\t[Register] DEC0_PPS22\n",
      "\t\tBit:  DEC0_NATIVE_420 [25]\n",
      "\t\tBit:  DEC0_NATIVE_422 [24]\n",
      "\t\tBit:  DEC0_SECOND_LINE_BPG_OFS [16, 20]\n",
      "\t\tBit:  DEC0_NSL_BPG_OFFSET [0, 15]\n",
      "\t[Register] DEC0_PPS23\n",
      "\t\tBit:  DEC0_SECOND_LINE_OFS_ADJ [16, 31]\n",
      "\t[Register] DEC0_ACTUAL_TOTALS\n",
      "\t\tBit:  DEC0_VTOTAL [16, 31]\n",
      "\t\tBit:  DEC0_HTOTAL [0, 15]\n",
      "\t[Register] DEC0_ACTUAL_STARTS\n",
      "\t\tBit:  DEC0_VSTART [16, 31]\n",
      "\t\tBit:  DEC0_HSTART [0, 15]\n",
      "\t[Register] DEC0_ACTUAL_DIMENSIONS\n",
      "\t\tBit:  DEC0_VHEIGHT [16, 31]\n",
      "\t\tBit:  DEC0_HWIDTH [0, 15]\n",
      "\t[Register] DEC0_ACTUAL_HS_VS\n",
      "\t\tBit:  DEC0_VS_POL [28]\n",
      "\t\tBit:  DEC0_VS_WID [16, 27]\n",
      "\t\tBit:  DEC0_HS_POL [15]\n",
      "\t\tBit:  DEC0_HS_WID [0, 14]\n",
      "\t[Register] DEC0_START_DLY\n",
      "\t\tBit:  DEC0_OUTPUT_DLY [16, 31]\n",
      "\t\tBit:  DEC0_STRICT_LINE_START_DLY [0, 15]\n",
      "\t[Register] DEC0_FRM_CTRL\n",
      "\t\tBit:  DEC0_PHASE_DIFF_MARGIN [16, 31]\n",
      "\t\tBit:  DEC0_VIF_PIX_PER_CLK [12, 15]\n",
      "\t\tBit:  DEC0_USE_HWIDTH_FOR_PIC_WIDTH [11]\n",
      "\t\tBit:  DEC0_PPS_DBUF_ENABLE [10]\n",
      "\t\tBit:  DEC0_HSTART_MOD [8, 9]\n",
      "\t\tBit:  DEC0_SINGLE_CORE_MODE [7]\n",
      "\t\tBit:  DEC0_BLANK_PIX_THROTTLE_4PPC [6]\n",
      "\t\tBit:  DEC0_LINE_CNT_IN_ACT_MODE [5]\n",
      "\t\tBit:  DEC0_GEN_FLUSH_LINE_STARTS [4]\n",
      "\t\tBit:  DEC0_OUT_FOLLOWS_INP_LINES [3]\n",
      "\t\tBit:  DEC0_BLANK_PIX_USES_SINK_RDY [2]\n",
      "\t\tBit:  DEC0_IGNORE_SINK_RDY [1]\n",
      "\t\tBit:  DEC0_PHASE_DIFF_RESYNC_EN [0]\n",
      "\t[Register] DEC0_DBL_RATE_CTRL\n",
      "\t\tBit:  DEC0_FLUSH_LINES [20, 21]\n",
      "\t\tBit:  DEC0_PIX_PREFETCH_MODE [16]\n",
      "\t\tBit:  DEC0_DBL_RATE_RDY_THRESH [8, 15]\n",
      "\t\tBit:  DEC0_DEBUG_CORE_MULT_SEL [6]\n",
      "\t\tBit:  DEC0_DEBUG_SEL [1, 5]\n",
      "\t\tBit:  DEC0_DBL_RATE_EN [0]\n",
      "\t[Register] DEC0_CRC_CTRL\n",
      "\t\tBit:  DEC0_CRC_POLY [16, 31]\n",
      "\t\tBit:  DEC0_CRC_S422_AS_444 [11]\n",
      "\t\tBit:  DEC0_CRC_OUT_POL_INV [10]\n",
      "\t\tBit:  DEC0_CRC_OUT_RST [9]\n",
      "\t\tBit:  DEC0_CRC_OUT_EN [8]\n",
      "\t\tBit:  DEC0_CRC_IN_RST [1]\n",
      "\t\tBit:  DEC0_CRC_IN_EN [0]\n",
      "\t[Register] DEC0_CRC_CNT\n",
      "\t\tBit:  DEC0_CRC_OUT_CNT [16, 19]\n",
      "\t\tBit:  DEC0_CRC_IN_CNT [0, 3]\n",
      "\t[Register] DEC0_CRC_STAT0\n",
      "\t\tBit:  DEC0_CRC_IN1 [16, 31]\n",
      "\t\tBit:  DEC0_CRC_IN0 [0, 15]\n",
      "\t[Register] DEC0_CRC_STAT1\n",
      "\t\tBit:  DEC0_CRC_OUT0 [16, 31]\n",
      "\t\tBit:  DEC0_CRC_IN2 [0, 15]\n",
      "\t[Register] DEC0_CRC_STAT2\n",
      "\t\tBit:  DEC0_CRC_OUT2 [16, 31]\n",
      "\t\tBit:  DEC0_CRC_OUT1 [0, 15]\n",
      "\t[Register] DEC0_DEBUG_CTRL\n",
      "\t\tBit:  DEC0_DBG_MASK [12, 31]\n",
      "\t\tBit:  DEC0_DBG_ROTR [4, 8]\n",
      "[Cateroty] EDP_LS_SST1\n",
      "\t[Register] ML_FRM1_CTRL\n",
      "\t\tBit:  ML_FRM1_SDP_SPLITTING_EN_IN_SST [30]\n",
      "\t\tBit:  ML_FRM1_HDMI_RX_EN [29]\n",
      "\t\tBit:  ML_FRM1_RD_CLK_HARD_RST_N [28]\n",
      "\t\tBit:  ML_FRM1_EFM [27]\n",
      "\t\tBit:  ML_FRM1_FRM_DBG_BUS_SEL [8, 10]\n",
      "\t\tBit:  ML_FRM1_LANE_CNT [5, 7]\n",
      "\t\tBit:  ML_FRM1_RD_CLK_GATE [3]\n",
      "\t\tBit:  ML_FRM1_RD_SOFT_RST [2]\n",
      "\t\tBit:  ML_FRM1_CLK_GATE [1]\n",
      "\t\tBit:  ML_FRM1_SOFT_RST [0]\n",
      "\t[Register] ML_FRM1_MEASUREMENT_CTRL\n",
      "\t\tBit:  ML_FRM1_USE_VIF_FOR_CLOCK_ADJUSTMENT [25]\n",
      "\t\tBit:  ML_FRM1_USE_LINES_FOR_CLOCK_ADJUSTMENT [24]\n",
      "\t\tBit:  ML_FRM1_FRAMES_MOVING_WINDOW_SIZE [0, 7]\n",
      "\t[Register] ML_FRM1_MEASURED0\n",
      "\t\tBit:  ML_FRM1_MEASURED_HTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM1_MEASURED_VTOTAL [0, 15]\n",
      "\t[Register] ML_FRM1_MEASURED1\n",
      "\t\tBit:  ML_FRM1_MEASURED_HACTIVE [16, 31]\n",
      "\t\tBit:  ML_FRM1_MEASURED_VACTIVE [0, 15]\n",
      "\t[Register] ML_FRM1_MEASURED2\n",
      "\t\tBit:  ML_FRM1_LS_CLKS_IN_A_FEW_FRAMES [0, 31]\n",
      "\t[Register] ML_FRM1_MEASURED3\n",
      "\t\tBit:  ML_FRM1_REG_CLKS_IN_A_FEW_FRAMES [0, 31]\n",
      "\t[Register] ML_FRM1_MEASURED4\n",
      "\t\tBit:  ML_FRM1_ACTIVE_SYM_PER_LINE [0, 15]\n",
      "\t[Register] ML_FRM1_VBID\n",
      "\t\tBit:  ML_FRM1_VBID_RESERVED_BIT7 [7]\n",
      "\t\tBit:  ML_FRM1_VBID_COMPRESSED_STREAM [6]\n",
      "\t\tBit:  ML_FRM1_VBID_HDCP_SYNC_DETECT [5]\n",
      "\t\tBit:  ML_FRM1_VBID_AUD_MUTE [4]\n",
      "\t\tBit:  ML_FRM1_VBID_NOVID [3]\n",
      "\t\tBit:  ML_FRM1_VBID_INTERLACE_EN [2]\n",
      "\t\tBit:  ML_FRM1_VBID_FIELD_ID [1]\n",
      "\t\tBit:  ML_FRM1_VBID_VBLANK [0]\n",
      "\t[Register] ML_FRM1_MVID0\n",
      "\t\tBit:  ML_FRM1_RECEIVED_MSA_MVID [0, 23]\n",
      "\t[Register] ML_FRM1_MVID1\n",
      "\t\tBit:  ML_FRM1_RECEIVED_LINE_MVID [24, 31]\n",
      "\t[Register] ML_FRM1_MVID2\n",
      "\t\tBit:  ML_FRM1_FILTERED_MVID [0, 31]\n",
      "\t[Register] ML_FRM1_NVID\n",
      "\t\tBit:  ML_FRM1_MSA_NVID [0, 23]\n",
      "\t[Register] ML_FRM1_MSA_TOTALS\n",
      "\t\tBit:  ML_FRM1_MSA_VTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM1_MSA_HTOTAL [0, 15]\n",
      "\t[Register] ML_FRM1_MSA_STARTS\n",
      "\t\tBit:  ML_FRM1_MSA_VSTART [16, 31]\n",
      "\t\tBit:  ML_FRM1_MSA_HSTART [0, 15]\n",
      "\t[Register] ML_FRM1_MSA_DIMENSIONS\n",
      "\t\tBit:  ML_FRM1_MSA_VHEIGHT [16, 31]\n",
      "\t\tBit:  ML_FRM1_MSA_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM1_MSA_HS_VS\n",
      "\t\tBit:  ML_FRM1_MSA_VS_POL [31]\n",
      "\t\tBit:  ML_FRM1_MSA_VS_WID [16, 30]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_POL [15]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_WID [0, 14]\n",
      "\t[Register] ML_FRM1_MSA_MISC\n",
      "\t\tBit:  ML_FRM1_MSA_MISC1 [24, 31]\n",
      "\t\tBit:  ML_FRM1_MSA_MISC0 [16, 23]\n",
      "\t\tBit:  ML_FRM1_MSA_STEREO_VID [9, 10]\n",
      "\t\tBit:  ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN [8]\n",
      "\t\tBit:  ML_FRM1_MSA_BPC [5, 7]\n",
      "\t\tBit:  ML_FRM1_MSA_YCC_COLORIMETRY [4]\n",
      "\t\tBit:  ML_FRM1_MSA_DYN_RANGE [3]\n",
      "\t\tBit:  ML_FRM1_MSA_COMP_FMT [1, 2]\n",
      "\t\tBit:  ML_FRM1_MSA_SYNC_CLK_MODE [0]\n",
      "\t[Register] ML_FRM1_ACTUAL_TOTALS\n",
      "\t\tBit:  ML_FRM1_VTOTAL [16, 31]\n",
      "\t\tBit:  ML_FRM1_HTOTAL [0, 15]\n",
      "\t[Register] ML_FRM1_ACTUAL_STARTS\n",
      "\t\tBit:  ML_FRM1_VSTART [16, 31]\n",
      "\t\tBit:  ML_FRM1_HSTART [0, 15]\n",
      "\t[Register] ML_FRM1_ACTUAL_DIMENSIONS\n",
      "\t\tBit:  ML_FRM1_VHEIGHT [16, 31]\n",
      "\t\tBit:  ML_FRM1_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM1_ACTUAL_HS_VS\n",
      "\t\tBit:  ML_FRM1_VS_POL [31]\n",
      "\t\tBit:  ML_FRM1_VS_WID [16, 30]\n",
      "\t\tBit:  ML_FRM1_HS_POL [15]\n",
      "\t\tBit:  ML_FRM1_HS_WID [0, 14]\n",
      "\t[Register] ML_FRM1_ACTUAL_MISC\n",
      "\t\tBit:  ML_FRM1_FLUSH_LINES [8, 9]\n",
      "\t\tBit:  ML_FRM1_VTE [6]\n",
      "\t\tBit:  ML_FRM1_YCC422_MODE [5]\n",
      "\t\tBit:  ML_FRM1_BPC [0, 4]\n",
      "\t[Register] ML_FRM1_ACTUAL_VIEW_XPAND\n",
      "\t\tBit:  ML_FRM1_HORZ_VIEW_XPAND_LAST_PIXEL [16, 31]\n",
      "\t\tBit:  ML_FRM1_HORZ_VIEW_XPAND_FIRST_PIXEL [0, 15]\n",
      "\t[Register] ML_FRM1_ACTUAL_VERT_VIEW_XPAND\n",
      "\t\tBit:  ML_FRM1_VERT_VIEW_XPAND_LAST_LINE [16, 31]\n",
      "\t\tBit:  ML_FRM1_VERT_VIEW_XPAND_FIRST_LINE [0, 15]\n",
      "\t[Register] ML_FRM1_ACTUAL_DYN_RANGE_CTRL0\n",
      "\t\tBit:  ML_FRM1_MIN_R_CR_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM1_MAX_R_CR_VAL [0, 11]\n",
      "\t[Register] ML_FRM1_ACTUAL_DYN_RANGE_CTRL1\n",
      "\t\tBit:  ML_FRM1_MIN_G_Y_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM1_MAX_G_Y_VAL [0, 11]\n",
      "\t[Register] ML_FRM1_ACTUAL_DYN_RANGE_CTRL2\n",
      "\t\tBit:  ML_FRM1_MIN_B_CB_VAL [16, 27]\n",
      "\t\tBit:  ML_FRM1_MAX_B_CB_VAL [0, 11]\n",
      "\t[Register] ML_FRM1_VIEWXPAND_CFG\n",
      "\t\tBit:  ML_FRM1_VIEWXPAND_ALLOW_VERT [17]\n",
      "\t\tBit:  ML_FRM1_VIEWXPAND_EN [16]\n",
      "\t\tBit:  ML_FRM1_VIEWXPAND_HWIDTH [0, 15]\n",
      "\t[Register] ML_FRM1_CHANGE_THRESH_CFG\n",
      "\t\tBit:  ML_FRM1_ACTIVE_SYM_CHANGE_THRESH [16, 23]\n",
      "\t\tBit:  ML_FRM1_VTOTAL_CHANGE_THRESH [8, 15]\n",
      "\t\tBit:  ML_FRM1_HTOTAL_CHANGE_THRESH [0, 7]\n",
      "\t[Register] ML_FRM1_VIF_PIX_CTRL0\n",
      "\t\tBit:  ML_FRM1_HFILL [16, 31]\n",
      "\t\tBit:  ML_FRM1_BLACK_SCREEN_ALWAYS [15]\n",
      "\t\tBit:  ML_FRM1_VIF_SINK_RDY_PAUSE_BLANK [14]\n",
      "\t\tBit:  ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST2 [12, 13]\n",
      "\t\tBit:  ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST1 [10, 11]\n",
      "\t\tBit:  ML_FRM1_VID_REGEN_COMP_SEL_FOR_POST0 [8, 9]\n",
      "\t\tBit:  ML_FRM1_VIF_FRAME_START_RD_SOFT_RST_EN [7]\n",
      "\t\tBit:  ML_FRM1_WAIT_FOR_FLUSH_TIL_WR_RST [6]\n",
      "\t\tBit:  ML_FRM1_VIF_PIX_PER_CLK [3, 5]\n",
      "\t\tBit:  ML_FRM1_HFILL_ON_RIGHT [2]\n",
      "\t\tBit:  ML_FRM1_HFILL_ON_LEFT [1]\n",
      "\t\tBit:  ML_FRM1_BLACK_SCREEN_IF_CP_ON [0]\n",
      "\t[Register] ML_FRM1_PTG0\n",
      "\t\tBit:  ML_FRM1_PTG_B [24, 31]\n",
      "\t\tBit:  ML_FRM1_PTG_G [16, 23]\n",
      "\t\tBit:  ML_FRM1_PTG_R [8, 15]\n",
      "\t\tBit:  ML_FRM1_PTG_HIGH_CONTRAST_COLOR_EN [4]\n",
      "\t\tBit:  ML_FRM1_PTG_LOW_CONTRAST [3]\n",
      "\t\tBit:  ML_FRM1_PTG_PAT_SEL [1, 2]\n",
      "\t\tBit:  ML_FRM1_PTG_EN [0]\n",
      "\t[Register] ML_FRM1_PTG1\n",
      "\t\tBit:  ML_FRM1_PTG_VSTRIP_SIZE [16, 31]\n",
      "\t\tBit:  ML_FRM1_PTG_HSTRIP_SIZE [0, 15]\n",
      "\t[Register] ML_FRM1_PIX_CRC0\n",
      "\t\tBit:  ML_FRM1_CRC1 [16, 31]\n",
      "\t\tBit:  ML_FRM1_CRC0 [0, 15]\n",
      "\t[Register] ML_FRM1_PIX_CRC1\n",
      "\t\tBit:  ML_FRM1_CRC_UPDATE_CNT [16, 19]\n",
      "\t\tBit:  ML_FRM1_CRC2 [0, 15]\n",
      "\t[Register] ML_FRM1_PTG_RFR_CTRL\n",
      "\t\tBit:  ML_FRM1_PTG_FRM_CNT_FOR_RFR_RATE_TRIG [4, 9]\n",
      "\t\tBit:  ML_FRM1_PTG_RFR_RATE_CHNG_EVERY_FRM [1]\n",
      "\t\tBit:  ML_FRM1_PTG_RFR_RATE_CHNG_TRIGGER_DIS [0]\n",
      "\t[Register] ML_FRM1_MISC_CTRL0\n",
      "\t\tBit:  ML_FRM1_RELEASE_SOFT_RST_ON_PSR_STATE2_EXIT [6]\n",
      "\t\tBit:  ML_FRM1_RELEASE_SOFT_RST_ON_MSA_RCVD [5]\n",
      "\t\tBit:  ML_FRM1_RST_ON_ENTERING_PSR_STATE2 [4]\n",
      "\t\tBit:  ML_FRM1_DISALLOW_POSEDGE_RST_FOR_SU [3]\n",
      "\t\tBit:  ML_FRM1_RST_ON_END_OF_SU_IN_PSR [2]\n",
      "\t\tBit:  ML_FRM1_FORCE_SYM_LOCK_FOR_PSR [1]\n",
      "\t\tBit:  ML_FRM1_PSR_SU_SM_IN_RST [0]\n",
      "\t[Register] ML_FRM1_MISC_CTRL1\n",
      "\t\tBit:  ML_FRM1_THROTTLE_FLUSH_LN [19]\n",
      "\t\tBit:  ML_FRM1_THROTTLE_VACTIVE [18]\n",
      "\t\tBit:  ML_FRM1_THROTTLE_VBLANK [17]\n",
      "\t\tBit:  ML_FRM1_THROTTLE_EN [16]\n",
      "\t\tBit:  ML_FRM1_LINE_CNT_IN_ACT_DLY [14, 15]\n",
      "\t\tBit:  ML_FRM1_FRM_RESYNC_VBLANK_EDGE [13]\n",
      "\t\tBit:  ML_FRM1_FRM_RESYNC_OFFSET [8, 12]\n",
      "\t\tBit:  ML_FRM1_FRM_RESYNC_VFP_FOLLOW_MODE [7]\n",
      "\t\tBit:  ML_FRM1_CRC_EN [6]\n",
      "\t\tBit:  ML_FRM1_ADD_ONE_LINE [5]\n",
      "\t\tBit:  ML_FRM1_FRM_RESYNC_EN [4]\n",
      "\t\tBit:  ML_FRM1_USE_VSYNC_FOR_CRC_FRAME [3]\n",
      "\t\tBit:  ML_FRM1_CLR_CRC_CNT_WHEN_SINK_START_LOW [2]\n",
      "\t\tBit:  ML_FRM1_TEST_SINK_START [1]\n",
      "\t\tBit:  ML_FRM1_SET_VSC_CRC_VALID [0]\n",
      "\t[Register] ML_FRM1_MISC_CTRL2\n",
      "\t\tBit:  ML_FRM1_THROTTLE_N [16, 31]\n",
      "\t\tBit:  ML_FRM1_THROTTLE_M [0, 15]\n",
      "\t[Register] ML_FRM1_BUFFER_CTRL0\n",
      "\t\tBit:  ML_FRM1_MAX_RW_PHASE_DIFF [16, 31]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_UFLOW_SEL [15]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_OFLOW_SEL [14]\n",
      "\t\tBit:  ML_FRM1_ALLOW_POSEDGE_PHASE_RST [13]\n",
      "\t\tBit:  ML_FRM1_NO_BUBBLES [12]\n",
      "\t\tBit:  ML_FRM1_LINE_END_FLUSH_EN [11]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_MIN_MAX_MARGIN [0, 10]\n",
      "\t[Register] ML_FRM1_BUFFER_CTRL1\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_DIS_WRAP [31]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_FTG_EVENT [30]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_FTG_MODE [29]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_FLUSH_THRES [16, 28]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_FTG_LINE_CNT [14, 15]\n",
      "\t\tBit:  ML_FRM1_ALLOW_NEGEDGE_PHASE_RST [13]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_RDY_THRES [0, 11]\n",
      "\t[Register] ML_FRM1_BUFFER_STATUS\n",
      "\t\tBit:  ML_FRM1_DBG_RD_PTR [16, 27]\n",
      "\t\tBit:  ML_FRM1_DBG_WR_PTR [0, 11]\n",
      "\t[Register] ML_FRM1_BUFFER_CTRL3\n",
      "\t\tBit:  ML_FRM1_PHASE_PIX_CNT_MIN_MARGIN [16, 31]\n",
      "\t\tBit:  ML_FRM1_PHASE_PIX_CNT_MAX_MARGIN [0, 15]\n",
      "\t[Register] ML_FRM1_BUFFER_CTRL4\n",
      "\t\tBit:  ML_FRM1_PIX_HCNT_AT_PHASE_RST [16, 31]\n",
      "\t\tBit:  ML_FRM1_FORCE_CNT_SET [14]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_PTR_LIMIT_HI [8, 13]\n",
      "\t\tBit:  ML_FRM1_PIX_BUFF_PTR_LIMIT_LO [0, 5]\n",
      "\t[Register] ML_FRM1_BUFFER_CTRL5\n",
      "\t\tBit:  ML_FRM1_RESYNC_VFP_DLY [17, 31]\n",
      "\t\tBit:  ML_FRM1_IGNORE_SINK_RDY_ON_EOL [16]\n",
      "\t\tBit:  ML_FRM1_PIX_VCNT_AT_PHASE_RST [0, 15]\n",
      "\t[Register] ML_FRM1_MSA_CHANGE_CTRL0\n",
      "\t\tBit:  ML_FRM1_MSA_CHANGE_REPEAT_CNT [24, 27]\n",
      "\t\tBit:  ML_FRM1_MSA_STEREO_VID_CHANGE_MASK_EN [20]\n",
      "\t\tBit:  ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGE_MASK_EN [19]\n",
      "\t\tBit:  ML_FRM1_MSA_BPC_CHANGE_MASK_EN [18]\n",
      "\t\tBit:  ML_FRM1_MSA_YCC_COLORIMETRY_CHANGE_MASK_EN [17]\n",
      "\t\tBit:  ML_FRM1_MSA_DYN_RANGE_CHANGE_MASK_EN [16]\n",
      "\t\tBit:  ML_FRM1_MSA_COMP_FMT_CHANGE_MASK_EN [15]\n",
      "\t\tBit:  ML_FRM1_MSA_SYNC_CLK_MODE_CHANGE_MASK_EN [14]\n",
      "\t\tBit:  ML_FRM1_MSA_MISC1_CHANGE_MASK_EN [13]\n",
      "\t\tBit:  ML_FRM1_MSA_MISC0_CHANGE_MASK_EN [12]\n",
      "\t\tBit:  ML_FRM1_MSA_NVID_CHANGE_MASK_EN [11]\n",
      "\t\tBit:  ML_FRM1_MSA_VHEIGHT_CHANGE_MASK_EN [10]\n",
      "\t\tBit:  ML_FRM1_MSA_HWIDTH_CHANGE_MASK_EN [9]\n",
      "\t\tBit:  ML_FRM1_MSA_VS_WID_CHANGE_MASK_EN [8]\n",
      "\t\tBit:  ML_FRM1_MSA_VS_POL_CHANGE_MASK_EN [7]\n",
      "\t\tBit:  ML_FRM1_MSA_VSTART_CHANGE_MASK_EN [6]\n",
      "\t\tBit:  ML_FRM1_MSA_HSTART_CHANGE_MASK_EN [5]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_WID_CHANGE_MASK_EN [4]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_POL_CHANGE_MASK_EN [3]\n",
      "\t\tBit:  ML_FRM1_MSA_VTOTAL_CHANGE_MASK_EN [2]\n",
      "\t\tBit:  ML_FRM1_MSA_HTOTAL_CHANGE_MASK_EN [1]\n",
      "\t\tBit:  ML_FRM1_MSA_MVID_CHANGE_MASK_EN [0]\n",
      "\t[Register] ML_FRM1_MSA_CHANGE_CTRL1\n",
      "\t\tBit:  ML_FRM1_MSA_MVID_CHANGE_THRESH [0, 23]\n",
      "\t[Register] ML_FRM1_MSA_CHANGE_STATUS\n",
      "\t\tBit:  ML_FRM1_MSA_STEREO_VID_CHANGED [20]\n",
      "\t\tBit:  ML_FRM1_MSA_INTERLACE_VTOTAL_EVEN_CHANGED [19]\n",
      "\t\tBit:  ML_FRM1_MSA_BPC_CHANGED [18]\n",
      "\t\tBit:  ML_FRM1_MSA_YCC_COLORIMETRY_CHANGED [17]\n",
      "\t\tBit:  ML_FRM1_MSA_DYN_RANGE_CHANGED [16]\n",
      "\t\tBit:  ML_FRM1_MSA_COMP_FMT_CHANGED [15]\n",
      "\t\tBit:  ML_FRM1_MSA_SYNC_CLK_MODE_CHANGED [14]\n",
      "\t\tBit:  ML_FRM1_MSA_MISC1_CHANGED [13]\n",
      "\t\tBit:  ML_FRM1_MSA_MISC0_CHANGED [12]\n",
      "\t\tBit:  ML_FRM1_MSA_NVID_CHANGED [11]\n",
      "\t\tBit:  ML_FRM1_MSA_VHEIGHT_CHANGED [10]\n",
      "\t\tBit:  ML_FRM1_MSA_HWIDTH_CHANGED [9]\n",
      "\t\tBit:  ML_FRM1_MSA_VS_WID_CHANGED [8]\n",
      "\t\tBit:  ML_FRM1_MSA_VS_POL_CHANGED [7]\n",
      "\t\tBit:  ML_FRM1_MSA_VSTART_CHANGED [6]\n",
      "\t\tBit:  ML_FRM1_MSA_HSTART_CHANGED [5]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_WID_CHANGED [4]\n",
      "\t\tBit:  ML_FRM1_MSA_HS_POL_CHANGED [3]\n",
      "\t\tBit:  ML_FRM1_MSA_VTOTAL_CHANGED [2]\n",
      "\t\tBit:  ML_FRM1_MSA_HTOTAL_CHANGED [1]\n",
      "\t\tBit:  ML_FRM1_MSA_MVID_CHANGED [0]\n",
      "\t[Register] ML_FRM1_COMP_RX_CTRL0\n",
      "\t\tBit:  ML_FRM1_COMP_RX_CHUNK_SIZE [16, 31]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_LANE_FILL [10, 11]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_CRC_CHUNK [9]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_16BIT_CRC [8]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_NUM_SLICE [5, 7]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_BYTES_FILL [2, 4]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_ADD_PIX [1]\n",
      "\t\tBit:  ML_FRM1_COMP_RX_FRAME_EN [0]\n",
      "\t[Register] ML_FRM1_COMP_RX_STATUS\n",
      "\t\tBit:  ML_FRM1_COMP_RX_CHUNK_SIZE_ERR_CNT [0, 15]\n",
      "\t[Register] ML_FRM1_LINK_PWR_DN_CTRL\n",
      "\t\tBit:  ML_FRM1_ALLOW_RST_ON_FEDGE_OF_SYM_LOCK [12]\n",
      "\t[Register] ML_FRM1_FRM_PWR_UP_CTRL\n",
      "\t\tBit:  ML_FRM1_RELEASE_RESET_ON_PSR_PWR_UP [1]\n",
      "\t\tBit:  ML_FRM1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST [0]\n",
      "\t[Register] ML_FRM1_BS_MASK_CTRL1\n",
      "\t\tBit:  ML_FRM1_BS_COUNT_FOR_STABLE_BS_AGE [4, 7]\n",
      "\t\tBit:  ML_FRM1_INVALID_BS_MASK_ENABLE_WO_ERR [3]\n",
      "\t\tBit:  ML_FRM1_INVALID_BS_MASK_ENABLE [2]\n",
      "\t\tBit:  ML_FRM1_USE_CONFIG_BS_AGE [1]\n",
      "\t\tBit:  ML_FRM1_RST_BS_FILT_SM [0]\n",
      "\t[Register] ML_FRM1_BS_MASK_CTRL2\n",
      "\t\tBit:  ML_FRM1_EARLY_BS_THRESH [16, 24]\n",
      "\t\tBit:  ML_FRM1_LATE_BS_THRESH [0, 8]\n",
      "\t[Register] ML_FRM1_BS_MASK_CTRL3\n",
      "\t\tBit:  ML_FRM1_BS_AGE_DURING_VIDEO [16, 31]\n",
      "\t\tBit:  ML_FRM1_BS_AGE_DURING_IDLE [0, 15]\n",
      "\t[Register] ML_FRM1_BS_STATUS\n",
      "\t\tBit:  ML_FRM1_MEASURED_BS_AGE [0, 15]\n",
      "\t[Register] ML_FRM1_BE_MASK_CTRL1\n",
      "\t\tBit:  ML_FRM1_HTOTAL_IN_CLK_CYCLES [16, 31]\n",
      "\t\tBit:  ML_FRM1_USE_CONFIG_LINE_WIDTH [8]\n",
      "\t\tBit:  ML_FRM1_BE_COUNT_FOR_STABLE_BE_AGE [4, 7]\n",
      "\t\tBit:  ML_FRM1_INVALID_BE_MASK_ENABLE_WO_ERR [3]\n",
      "\t\tBit:  ML_FRM1_INVALID_BE_MASK_ENABLE [2]\n",
      "\t\tBit:  ML_FRM1_USE_CONFIG_BE_AGE [1]\n",
      "\t\tBit:  ML_FRM1_RST_BE_FILT_SM [0]\n",
      "\t[Register] ML_FRM1_BE_MASK_CTRL2\n",
      "\t\tBit:  ML_FRM1_EARLY_BE_THRESH [16, 24]\n",
      "\t\tBit:  ML_FRM1_LATE_BE_THRESH [0, 8]\n",
      "\t[Register] ML_FRM1_BE_MASK_CTRL3\n",
      "\t\tBit:  ML_FRM1_BE_AGE_DURING_VBLANK [16, 31]\n",
      "\t\tBit:  ML_FRM1_BE_AGE_DURING_ACTIVE [0, 15]\n",
      "\t[Register] ML_FRM1_BE_STATUS\n",
      "\t\tBit:  ML_FRM1_MEASURED_BE_AGE [0, 15]\n",
      "\t[Register] ML_FRM1_FEC_CTRL\n",
      "\t\tBit:  ML_FRM1_USE_FEC_RDY_2_MASK_PH_PM [0]\n",
      "\t[Register] ML_FRM1_RBIF_CTRL\n",
      "\t\tBit:  ML_FRM1_LS_SST_RBIF_FORCE_CLK_EN [0]\n",
      "\t[Register] AUD_LSCLK1_ECC_CONTROL\n",
      "\t\tBit:  AUD_LSCLK1_RELEASE_RESET_ON_PSR_PWR_UP [31]\n",
      "\t\tBit:  AUD_LSCLK1_USE_SYM_LOCK_OR_VID_RDY_FOR_RST [30]\n",
      "\t\tBit:  AUD_LSCLK1_ALLOW_CTL_FIFO_RST_IN_HW [29]\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_CORR_ERROR_CNT [28]\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_FAIL_ERROR_CNT [27]\n",
      "\t\tBit:  AUD_LSCLK1_CORR_ECC_ERROR_THRESH [18, 25]\n",
      "\t\tBit:  AUD_LSCLK1_CORR_ECC_ERROR_DETECT_EN [17]\n",
      "\t\tBit:  AUD_LSCLK1_TEST_DE_NIBBLE_DEBUG [16]\n",
      "\t\tBit:  AUD_LSCLK1_ECC_FAIL_THRESH [8, 15]\n",
      "\t\tBit:  AUD_LSCLK1_ECC_TEST_SEL [2, 7]\n",
      "\t\tBit:  AUD_LSCLK1_ECC_FAIL_DETECT_EN [1]\n",
      "\t\tBit:  AUD_LSCLK1_BYPASS_RSDEC [0]\n",
      "\t[Register] AUD_LSCLK1_ECC_ERR_CNT\n",
      "\t\tBit:  AUD_LSCLK1_CORR_ECC_ERR_CNT [16, 31]\n",
      "\t\tBit:  AUD_LSCLK1_ECC_FAIL_CNT [0, 15]\n",
      "\t[Register] AUD_LSCLK1_MN_CONTROL_A\n",
      "\t\tBit:  AUD_LSCLK1_MAUD_LSB_UPDATE_EN [25]\n",
      "\t\tBit:  AUD_LSCLK1_MAUD_CARRY_EN [24]\n",
      "\t\tBit:  AUD_LSCLK1_MAUD_CARRY_THRESHOLD [16, 23]\n",
      "\t\tBit:  AUD_LSCLK1_NAUD_INT_THRESHOLD [8, 15]\n",
      "\t\tBit:  AUD_LSCLK1_MAUD_INT_THRESHOLD [0, 7]\n",
      "\t[Register] AUD_LSCLK1_CONTROL_RSVD\n",
      "\t\tBit:  AUD_LSCLK1_RSVD [0, 31]\n",
      "\t[Register] AUD_LSCLK1_AUDIO_EN\n",
      "\t\tBit:  AUD_LSCLK1_EXTEND_VSC_HDR_FOR_B2B_PKT [7]\n",
      "\t\tBit:  AUD_LSCLK1_ALLOW_HARD_RST_ON_FEDGE_SYM_LOCK [5]\n",
      "\t\tBit:  AUD_LSCLK1_VSC_PSR_SM_EN [4]\n",
      "\t\tBit:  AUD_LSCLK1_DPRX_AUDIO_CLK_GATE [3]\n",
      "\t\tBit:  AUD_LSCLK1_SPLITTING_EN [2]\n",
      "\t\tBit:  AUD_LSCLK1_DPRX_AUDIO_EN [0]\n",
      "\t[Register] AUD_LSCLK1_MAUD_VALUE\n",
      "\t\tBit:  AUD_LSCLK1_VAL_MAUD [0, 23]\n",
      "\t[Register] AUD_LSCLK1_NAUD_VALUE\n",
      "\t\tBit:  AUD_LSCLK1_VAL_NAUD [0, 23]\n",
      "\t[Register] AUD_LSCLK1_INFO_MISC_FIFO_CFG\n",
      "\t\tBit:  AUD_LSCLK1_STORE_NTSC_VBI_PKT [12]\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_OVERWRITE_EN [11]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_DYN_RANGE_PKT [9]\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_WR_LOCK [8]\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_RD_ACCESS_EN [7]\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_WR_ACCESS_EN [6]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_MS_PKT [5]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_AUDIO_PKT [4]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_SPD_PKT [3]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_AVI_PKT [2]\n",
      "\t\tBit:  AUD_LSCLK1_STORE_VS_PKT [1]\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_CLR [0]\n",
      "\t[Register] AUD_LSCLK1_INFO_FIFO_DATA\n",
      "\t\tBit:  AUD_LSCLK1_INFO_FIFO_DATA [0, 31]\n",
      "\t[Register] AUD_LSCLK1_ACM_PKT_DATA\n",
      "\t\tBit:  AUD_LSCLK1_ACM_AUDIO_TRANS [7]\n",
      "\t\tBit:  AUD_LSCLK1_ACM_COPY_NUM [4, 6]\n",
      "\t\tBit:  AUD_LSCLK1_ACM_COPY_PERM [2, 3]\n",
      "\t\tBit:  AUD_LSCLK1_ACM_AUDIO_QUALITY [0, 1]\n",
      "\t[Register] AUD_LSCLK1_VSC_PKT_DATA\n",
      "\t\tBit:  AUD_LSCLK1_CONTENT_TYPE_FROM_VSC_PKT [24, 31]\n",
      "\t\tBit:  AUD_LSCLK1_DYNAMIC_RANGE_FROM_VSC_PKT [19, 23]\n",
      "\t\tBit:  AUD_LSCLK1_BPC_FROM_VSC_PKT [16, 18]\n",
      "\t\tBit:  AUD_LSCLK1_PIXEL_ENCODING_FROM_VSC_PKT [8, 15]\n",
      "\t\tBit:  AUD_LSCLK1_VSC_PKT_DATA [0, 7]\n",
      "\t[Register] AUD_LSCLK1_EXT_FIFO_DATA\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_DATA [0, 31]\n",
      "\t[Register] AUD_LSCLK1_EXT_FIFO_CTRL\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_HDMI_USER_PROG_EN [24]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_HDMI_GMD_EN [20]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_HDMI_ACP_EN [16]\n",
      "\t\tBit:  AUD_LSCLK1_USER_PROG_HDR_BYTE [5, 12]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_USER_PROG_EN [4]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_WR_LOCK [3]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_CLR [2]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_RD_ACCESS_EN [1]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_WR_ACCESS_EN [0]\n",
      "\t[Register] AUD_LSCLK1_AUDIO_ID_VIA_INFOFRAM\n",
      "\t\tBit:  AUD_LSCLK1_ASP_FORMAT_EXT_INFO [16, 20]\n",
      "\t\tBit:  AUD_LSCLK1_ASP_SMPL_SIZE_INFO [11, 12]\n",
      "\t\tBit:  AUD_LSCLK1_ASP_FREQ_INFO [8, 10]\n",
      "\t\tBit:  AUD_LSCLK1_ASP_CH_CNT_INFO [4, 6]\n",
      "\t\tBit:  AUD_LSCLK1_ASP_FORMAT_INFO [0, 3]\n",
      "\t[Register] AUD_LSCLK1_SYMBOL_NIBBLE_SWAP_CONFIG\n",
      "\t\tBit:  AUD_LSCLK1_FLIP_SYMBOL_ORDER [2]\n",
      "\t\tBit:  AUD_LSCLK1_FLIP_POLARITY [1]\n",
      "\t\tBit:  AUD_LSCLK1_FLIP_BIT_ORDER [0]\n",
      "\t[Register] AUD_LSCLK1_RESET_CTRL\n",
      "\t\tBit:  AUD_LSCLK1_CTL_FIFO_SOFT_RST [2]\n",
      "\t\tBit:  AUD_LSCLK1_LS_CLK_HARD_RST_N [1]\n",
      "\t\tBit:  AUD_LSCLK1_RD_CLK_HARD_RST_N [0]\n",
      "\t[Register] AUD_LSCLK1_CTRL_FIFO_STATUS\n",
      "\t\tBit:  AUD_LSCLK1_CTL_FIFO_SM [0, 2]\n",
      "\t[Register] AUD_LSCLK1_CTL_FIFO_PKT_CNT\n",
      "\t\tBit:  AUD_LSCLK1_CTL_FIFO_PKT_CNT [0, 15]\n",
      "\t[Register] AUD_LSCLK1_ECC_ERR_CLR\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_FAIL_ON_PKT_CNT_MAX [3]\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_CORR_ON_PKT_CNT_MAX [2]\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_FAIL_ON_ERR_FLAG [1]\n",
      "\t\tBit:  AUD_LSCLK1_CLR_ECC_CORR_ON_ERR_FLAG [0]\n",
      "\t[Register] AUD_LSCLK1_VSC_EXT_FIFO_CTRL\n",
      "\t\tBit:  AUD_LSCLK1_VSC_EXT_FIFO_WR_LOCK [3]\n",
      "\t[Register] AUD_LSCLK1_FRM_ADP_SYNC_CFG\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE3 [24, 31]\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE2 [16, 23]\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE1 [8, 15]\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_HDR_BYTE0 [0, 7]\n",
      "\t[Register] AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTES_0_3\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_MSB [16, 23]\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_MIN_VTOTAL_LSB [8, 15]\n",
      "\t\tBit:  AUD_LSCLK1_FRM_ADP_SYNC_DATA_BYTE0 [0, 7]\n",
      "\t[Register] AUD_LSCLK1_EXT_FIFO_CTRL2\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_BYTES_TO_STORE [3, 9]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_ALLOW_WR_AGAIN_WHEN_MT [2]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_PKT_READ_DONE [1]\n",
      "\t\tBit:  AUD_LSCLK1_EXT_FIFO_ONLY_WR_ONE_PKT [0]\n",
      "\t[Register] AUD_LSCLK1_SDP_EXTRACTION_CTRL\n",
      "\t\tBit:  AUD_LSCLK1_RST_ADP_SYNC_DAT_LATCH_SM [1]\n",
      "\t\tBit:  AUD_LSCLK1_ADP_SYNC_IGN_VALID_DAT_BYTES_HDR3 [0]\n",
      "\t[Register] AUD_LSCLK1_SPARE0\n",
      "\t\tBit:  AUD_LSCLK1_SPARE0 [0, 31]\n",
      "\t[Register] DEC1_CTRL\n",
      "\t\tBit:  DEC1_CLK_GATE [31]\n",
      "\t\tBit:  DEC1_SOFT_RESET [30]\n",
      "\t\tBit:  DEC1_ENABLE [29]\n",
      "\t\tBit:  DEC1_LINE_CNT_IN_ACTIVE_BYP [28]\n",
      "\t\tBit:  DEC1_RESYNC_ON_LINE_CNT_IN_ACT [27]\n",
      "\t\tBit:  DEC1_IGNORE_VBID_COMP_STREAM [26]\n",
      "\t\tBit:  DEC1_STRICT_LINE_START [25]\n",
      "\t\tBit:  DEC1_IGNORE_SDP [24]\n",
      "\t\tBit:  DEC1_EXTRA_DEC_DELAY [16, 23]\n",
      "\t\tBit:  DEC1_EXTRA_LINE_DLY [14, 15]\n",
      "\t\tBit:  DEC1_SYMBOL_EOC_FILL [11, 13]\n",
      "\t\tBit:  DEC1_SYMBOLS_PACKED [10]\n",
      "\t\tBit:  DEC1_SYM_DROP_ON_EOC_EN [9]\n",
      "\t\tBit:  DEC1_USE_RESYNC_VTOTAL [8]\n",
      "\t\tBit:  DEC1_CORE1_CLK_GATE [4]\n",
      "\t\tBit:  DEC1_IGNORE_SYM_RD [3]\n",
      "\t\tBit:  DEC1_MAINTAIN_LBUF_FULLNESS [2]\n",
      "\t\tBit:  DEC1_MEM_RETN [1]\n",
      "\t\tBit:  DEC1_USE_STREAM_HSYNC [0]\n",
      "\t[Register] DEC1_STAT\n",
      "\t\tBit:  DEC1_PHASE_RESYNC [24]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_7 [23]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_6 [22]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_5 [21]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_4 [20]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_3 [19]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_2 [18]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_1 [17]\n",
      "\t\tBit:  DEC1_LBUF_UNDERFLOW_0 [16]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_7 [15]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_6 [14]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_5 [13]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_4 [12]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_3 [11]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_2 [10]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_1 [9]\n",
      "\t\tBit:  DEC1_BITBUF_UNDERFLOW_0 [8]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_7 [7]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_6 [6]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_5 [5]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_4 [4]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_3 [3]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_2 [2]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_1 [1]\n",
      "\t\tBit:  DEC1_BITBUF_OVERFLOW_0 [0]\n",
      "\t[Register] DEC1_PPS0\n",
      "\t\tBit:  DEC1_DSC_VERSION_MAJOR [28, 31]\n",
      "\t\tBit:  DEC1_DSC_VERSION_MINOR [24, 27]\n",
      "\t\tBit:  DEC1_PPS_IDENTIFIER [16, 23]\n",
      "\t\tBit:  DEC1_BITS_PER_COMPONENT [4, 7]\n",
      "\t\tBit:  DEC1_LINEBUF_DEPTH [0, 3]\n",
      "\t[Register] DEC1_PPS1\n",
      "\t\tBit:  DEC1_BLOCK_PRED_ENABLE [29]\n",
      "\t\tBit:  DEC1_CONVERT_RGB [28]\n",
      "\t\tBit:  DEC1_SIMPLE_422 [27]\n",
      "\t\tBit:  DEC1_VBR_ENABLE [26]\n",
      "\t\tBit:  DEC1_BITS_PER_PIXEL [16, 25]\n",
      "\t\tBit:  DEC1_PIC_HEIGHT [0, 15]\n",
      "\t[Register] DEC1_PPS2\n",
      "\t\tBit:  DEC1_PIC_WIDTH [16, 31]\n",
      "\t\tBit:  DEC1_SLICE_HEIGHT [0, 15]\n",
      "\t[Register] DEC1_PPS3\n",
      "\t\tBit:  DEC1_SLICE_WIDTH [16, 31]\n",
      "\t\tBit:  DEC1_CHUNK_SIZE [0, 15]\n",
      "\t[Register] DEC1_PPS4\n",
      "\t\tBit:  DEC1_INITIAL_XMIT_DELAY [16, 25]\n",
      "\t\tBit:  DEC1_INITIAL_DEC_DELAY [0, 15]\n",
      "\t[Register] DEC1_PPS5\n",
      "\t\tBit:  DEC1_INITIAL_SCALE_VALUE [16, 21]\n",
      "\t\tBit:  DEC1_SCALE_INCREMENT_INTERVAL [0, 15]\n",
      "\t[Register] DEC1_PPS6\n",
      "\t\tBit:  DEC1_SCALE_DECREMENT_INTERVAL [16, 27]\n",
      "\t\tBit:  DEC1_FIRST_LINE_BPG_OFFSET [0, 4]\n",
      "\t[Register] DEC1_PPS7\n",
      "\t\tBit:  DEC1_NFL_BPG_OFFSET [16, 31]\n",
      "\t\tBit:  DEC1_SLICE_BPG_OFFSET [0, 15]\n",
      "\t[Register] DEC1_PPS8\n",
      "\t\tBit:  DEC1_INITIAL_OFFSET [16, 31]\n",
      "\t\tBit:  DEC1_FINAL_OFFSET [0, 15]\n",
      "\t[Register] DEC1_PPS9\n",
      "\t\tBit:  DEC1_FLATNESS_MIN_QP [24, 28]\n",
      "\t\tBit:  DEC1_FLATNESS_MAX_QP [16, 20]\n",
      "\t\tBit:  DEC1_RC_MODEL_SIZE [0, 15]\n",
      "\t[Register] DEC1_PPS10\n",
      "\t\tBit:  DEC1_RC_EDGE_FACTOR [24, 27]\n",
      "\t\tBit:  DEC1_RC_QUANT_INCR_LIMIT0 [16, 20]\n",
      "\t\tBit:  DEC1_RC_QUANT_INCR_LIMIT1 [8, 12]\n",
      "\t\tBit:  DEC1_RC_TGT_OFFSET_HI [4, 7]\n",
      "\t\tBit:  DEC1_RC_TGT_OFFSET_LO [0, 3]\n",
      "\t[Register] DEC1_PPS11\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_0 [24, 31]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_1 [16, 23]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_2 [8, 15]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_3 [0, 7]\n",
      "\t[Register] DEC1_PPS12\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_4 [24, 31]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_5 [16, 23]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_6 [8, 15]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_7 [0, 7]\n",
      "\t[Register] DEC1_PPS13\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_8 [24, 31]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_9 [16, 23]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_10 [8, 15]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_11 [0, 7]\n",
      "\t[Register] DEC1_PPS14\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_12 [24, 31]\n",
      "\t\tBit:  DEC1_RC_BUF_THRESH_13 [16, 23]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_0 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_0 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_0 [0, 5]\n",
      "\t[Register] DEC1_PPS15\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_1 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_1 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_1 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_2 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_2 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_2 [0, 5]\n",
      "\t[Register] DEC1_PPS16\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_3 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_3 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_3 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_4 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_4 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_4 [0, 5]\n",
      "\t[Register] DEC1_PPS17\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_5 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_5 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_5 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_6 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_6 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_6 [0, 5]\n",
      "\t[Register] DEC1_PPS18\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_7 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_7 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_7 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_8 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_8 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_8 [0, 5]\n",
      "\t[Register] DEC1_PPS19\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_9 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_9 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_9 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_10 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_10 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_10 [0, 5]\n",
      "\t[Register] DEC1_PPS20\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_11 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_11 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_11 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_12 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_12 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_12 [0, 5]\n",
      "\t[Register] DEC1_PPS21\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_13 [27, 31]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_13 [22, 26]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_13 [16, 21]\n",
      "\t\tBit:  DEC1_RANGE_MIN_QP_14 [11, 15]\n",
      "\t\tBit:  DEC1_RANGE_MAX_QP_14 [6, 10]\n",
      "\t\tBit:  DEC1_RANGE_BPG_OFFSET_14 [0, 5]\n",
      "\t[Register] DEC1_PPS22\n",
      "\t\tBit:  DEC1_NATIVE_420 [25]\n",
      "\t\tBit:  DEC1_NATIVE_422 [24]\n",
      "\t\tBit:  DEC1_SECOND_LINE_BPG_OFS [16, 20]\n",
      "\t\tBit:  DEC1_NSL_BPG_OFFSET [0, 15]\n",
      "\t[Register] DEC1_PPS23\n",
      "\t\tBit:  DEC1_SECOND_LINE_OFS_ADJ [16, 31]\n",
      "\t[Register] DEC1_ACTUAL_TOTALS\n",
      "\t\tBit:  DEC1_VTOTAL [16, 31]\n",
      "\t\tBit:  DEC1_HTOTAL [0, 15]\n",
      "\t[Register] DEC1_ACTUAL_STARTS\n",
      "\t\tBit:  DEC1_VSTART [16, 31]\n",
      "\t\tBit:  DEC1_HSTART [0, 15]\n",
      "\t[Register] DEC1_ACTUAL_DIMENSIONS\n",
      "\t\tBit:  DEC1_VHEIGHT [16, 31]\n",
      "\t\tBit:  DEC1_HWIDTH [0, 15]\n",
      "\t[Register] DEC1_ACTUAL_HS_VS\n",
      "\t\tBit:  DEC1_VS_POL [28]\n",
      "\t\tBit:  DEC1_VS_WID [16, 27]\n",
      "\t\tBit:  DEC1_HS_POL [15]\n",
      "\t\tBit:  DEC1_HS_WID [0, 14]\n",
      "\t[Register] DEC1_START_DLY\n",
      "\t\tBit:  DEC1_OUTPUT_DLY [16, 31]\n",
      "\t\tBit:  DEC1_STRICT_LINE_START_DLY [0, 15]\n",
      "\t[Register] DEC1_FRM_CTRL\n",
      "\t\tBit:  DEC1_PHASE_DIFF_MARGIN [16, 31]\n",
      "\t\tBit:  DEC1_VIF_PIX_PER_CLK [12, 15]\n",
      "\t\tBit:  DEC1_USE_HWIDTH_FOR_PIC_WIDTH [11]\n",
      "\t\tBit:  DEC1_PPS_DBUF_ENABLE [10]\n",
      "\t\tBit:  DEC1_HSTART_MOD [8, 9]\n",
      "\t\tBit:  DEC1_SINGLE_CORE_MODE [7]\n",
      "\t\tBit:  DEC1_BLANK_PIX_THROTTLE_4PPC [6]\n",
      "\t\tBit:  DEC1_LINE_CNT_IN_ACT_MODE [5]\n",
      "\t\tBit:  DEC1_GEN_FLUSH_LINE_STARTS [4]\n",
      "\t\tBit:  DEC1_OUT_FOLLOWS_INP_LINES [3]\n",
      "\t\tBit:  DEC1_BLANK_PIX_USES_SINK_RDY [2]\n",
      "\t\tBit:  DEC1_IGNORE_SINK_RDY [1]\n",
      "\t\tBit:  DEC1_PHASE_DIFF_RESYNC_EN [0]\n",
      "\t[Register] DEC1_DBL_RATE_CTRL\n",
      "\t\tBit:  DEC1_FLUSH_LINES [20, 21]\n",
      "\t\tBit:  DEC1_PIX_PREFETCH_MODE [16]\n",
      "\t\tBit:  DEC1_DBL_RATE_RDY_THRESH [8, 15]\n",
      "\t\tBit:  DEC1_DEBUG_CORE_MULT_SEL [6]\n",
      "\t\tBit:  DEC1_DEBUG_SEL [1, 5]\n",
      "\t\tBit:  DEC1_DBL_RATE_EN [0]\n",
      "\t[Register] DEC1_CRC_CTRL\n",
      "\t\tBit:  DEC1_CRC_POLY [16, 31]\n",
      "\t\tBit:  DEC1_CRC_S422_AS_444 [11]\n",
      "\t\tBit:  DEC1_CRC_OUT_POL_INV [10]\n",
      "\t\tBit:  DEC1_CRC_OUT_RST [9]\n",
      "\t\tBit:  DEC1_CRC_OUT_EN [8]\n",
      "\t\tBit:  DEC1_CRC_IN_RST [1]\n",
      "\t\tBit:  DEC1_CRC_IN_EN [0]\n",
      "\t[Register] DEC1_CRC_CNT\n",
      "\t\tBit:  DEC1_CRC_OUT_CNT [16, 19]\n",
      "\t\tBit:  DEC1_CRC_IN_CNT [0, 3]\n",
      "\t[Register] DEC1_CRC_STAT0\n",
      "\t\tBit:  DEC1_CRC_IN1 [16, 31]\n",
      "\t\tBit:  DEC1_CRC_IN0 [0, 15]\n",
      "\t[Register] DEC1_CRC_STAT1\n",
      "\t\tBit:  DEC1_CRC_OUT0 [16, 31]\n",
      "\t\tBit:  DEC1_CRC_IN2 [0, 15]\n",
      "\t[Register] DEC1_CRC_STAT2\n",
      "\t\tBit:  DEC1_CRC_OUT2 [16, 31]\n",
      "\t\tBit:  DEC1_CRC_OUT1 [0, 15]\n",
      "\t[Register] DEC1_DEBUG_CTRL\n",
      "\t\tBit:  DEC1_DBG_MASK [12, 31]\n",
      "\t\tBit:  DEC1_DBG_ROTR [4, 8]\n",
      "[Cateroty] EDP_AUX\n",
      "\t[Register] AUX_CTRL\n",
      "\t\tBit:  AUX_CLKS_PER_USEC [16, 25]\n",
      "\t\tBit:  AUX_DBG_TAP_SEL [8, 11]\n",
      "\t\tBit:  AUX_AUX_RBIF_FORCE_CLK_EN [4]\n",
      "\t\tBit:  AUX_LS_HARD_RSTN [3]\n",
      "\t\tBit:  AUX_LS_CLK_GATE [2]\n",
      "\t\tBit:  AUX_HARD_RSTN [1]\n",
      "\t\tBit:  AUX_CLK_GATE [0]\n",
      "\t[Register] AUX_INT_STATUS\n",
      "\t\tBit:  AUX_GTC_RECEPTION_ERR_INT_STATUS [22]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_FIFO_OFLOW_INT_STATUS [21]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_FIFO_UFLOW_INT_STATUS [20]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_FIFO_OFLOW_INT_STATUS [19]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_FIFO_UFLOW_INT_STATUS [18]\n",
      "\t\tBit:  AUX_AUTO_REPLY_EVENT_INT_STATUS [17]\n",
      "\t\tBit:  AUX_TIMEOUT_EVENT_INT_STATUS [16]\n",
      "\t\tBit:  AUX_MAUX_RX_PHY_WAKE_INT_STATUS [15]\n",
      "\t\tBit:  AUX_XUSB_TX_EOF_INT_STATUS [14]\n",
      "\t\tBit:  AUX_FAUX_TX_EOF_INT_STATUS [13]\n",
      "\t\tBit:  AUX_MAUX_TX_EOF_INT_STATUS [12]\n",
      "\t\tBit:  AUX_XUSB_TX_SOF_INT_STATUS [11]\n",
      "\t\tBit:  AUX_FAUX_TX_SOF_INT_STATUS [10]\n",
      "\t\tBit:  AUX_MAUX_TX_SOF_INT_STATUS [9]\n",
      "\t\tBit:  AUX_XUSB_RX_ERR_INT_STATUS [8]\n",
      "\t\tBit:  AUX_FAUX_RX_ERR_INT_STATUS [7]\n",
      "\t\tBit:  AUX_MAUX_RX_ERR_INT_STATUS [6]\n",
      "\t\tBit:  AUX_XUSB_RX_EOF_INT_STATUS [5]\n",
      "\t\tBit:  AUX_FAUX_RX_EOF_INT_STATUS [4]\n",
      "\t\tBit:  AUX_MAUX_RX_EOF_INT_STATUS [3]\n",
      "\t\tBit:  AUX_XUSB_RX_SOF_INT_STATUS [2]\n",
      "\t\tBit:  AUX_FAUX_RX_SOF_INT_STATUS [1]\n",
      "\t\tBit:  AUX_MAUX_RX_SOF_INT_STATUS [0]\n",
      "\t[Register] AUX_INT_EN\n",
      "\t\tBit:  AUX_GTC_RECEPTION_ERR_INT_EN [22]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_FIFO_OFLOW_INT_EN [21]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_FIFO_UFLOW_INT_EN [20]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_FIFO_OFLOW_INT_EN [19]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_FIFO_UFLOW_INT_EN [18]\n",
      "\t\tBit:  AUX_AUTO_REPLY_EVENT_INT_EN [17]\n",
      "\t\tBit:  AUX_TIMEOUT_EVENT_INT_EN [16]\n",
      "\t\tBit:  AUX_MAUX_RX_PHY_WAKE_INT_EN [15]\n",
      "\t\tBit:  AUX_XUSB_TX_EOF_INT_EN [14]\n",
      "\t\tBit:  AUX_FAUX_TX_EOF_INT_EN [13]\n",
      "\t\tBit:  AUX_MAUX_TX_EOF_INT_EN [12]\n",
      "\t\tBit:  AUX_XUSB_TX_SOF_INT_EN [11]\n",
      "\t\tBit:  AUX_FAUX_TX_SOF_INT_EN [10]\n",
      "\t\tBit:  AUX_MAUX_TX_SOF_INT_EN [9]\n",
      "\t\tBit:  AUX_XUSB_RX_ERR_INT_EN [8]\n",
      "\t\tBit:  AUX_FAUX_RX_ERR_INT_EN [7]\n",
      "\t\tBit:  AUX_MAUX_RX_ERR_INT_EN [6]\n",
      "\t\tBit:  AUX_XUSB_RX_EOF_INT_EN [5]\n",
      "\t\tBit:  AUX_FAUX_RX_EOF_INT_EN [4]\n",
      "\t\tBit:  AUX_MAUX_RX_EOF_INT_EN [3]\n",
      "\t\tBit:  AUX_XUSB_RX_SOF_INT_EN [2]\n",
      "\t\tBit:  AUX_FAUX_RX_SOF_INT_EN [1]\n",
      "\t\tBit:  AUX_MAUX_RX_SOF_INT_EN [0]\n",
      "\t[Register] AUX_SPARE0\n",
      "\t\tBit:  AUX_SPARE0 [0, 31]\n",
      "\t[Register] AUX_ANALOG_PORT_STATUS\n",
      "\t\tBit:  AUX_ANALOG_SQREFCTL_VAL [11, 15]\n",
      "\t\tBit:  AUX_ANALOG_SQDET_STOP_VAL [10]\n",
      "\t\tBit:  AUX_ANALOG_SQDET_VAL [9]\n",
      "\t\tBit:  AUX_ANALOG_PI_FREEZE_EN_VAL [8]\n",
      "\t\tBit:  AUX_ANALOG_CDR_INIT_N_VAL [7]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_RX_DATA_VAL [6]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_TX_DATA_VAL [5]\n",
      "\t\tBit:  AUX_ANALOG_TX_MAUXMODE_VAL [4]\n",
      "\t\tBit:  AUX_ANALOG_TX_OE_VAL [3]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_RX_OE_VAL [2]\n",
      "\t\tBit:  AUX_ANALOG_TERM_EN_VAL [1]\n",
      "\t\tBit:  AUX_ANALOG_VCMEN_N_VAL [0]\n",
      "\t[Register] AUX_ANALOG_FAUX_PI_CDR_CTRL\n",
      "\t\tBit:  AUX_ANALOG_FORCE_CDR_INIT_N [3]\n",
      "\t\tBit:  AUX_ANALOG_FORCE_PI_FREEZE_EN [2]\n",
      "\t\tBit:  AUX_ANALOG_PI_CTRL_MODE [0, 1]\n",
      "\t[Register] AUX_ANALOG_SQREFCTL_LEVELS\n",
      "\t\tBit:  AUX_ANALOG_FORCE_SQDET_STOP [16]\n",
      "\t\tBit:  AUX_ANALOG_FORCE_SQREFCTL [15]\n",
      "\t\tBit:  AUX_ANALOG_MAX_SQREFCTL [10, 14]\n",
      "\t\tBit:  AUX_ANALOG_MIN_SQREFCTL [5, 9]\n",
      "\t\tBit:  AUX_ANALOG_DFLT_SQREFCTL [0, 4]\n",
      "\t[Register] AUX_ANALOG_POLARITY_CTRL\n",
      "\t\tBit:  AUX_ANALOG_SQDET_STOP_POL [10]\n",
      "\t\tBit:  AUX_ANALOG_SQDET_POL [9]\n",
      "\t\tBit:  AUX_ANALOG_PI_FREEZE_EN_POL [8]\n",
      "\t\tBit:  AUX_ANALOG_CDR_INIT_N_POL [7]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_RX_DATA_POL [6]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_TX_DATA_POL [5]\n",
      "\t\tBit:  AUX_ANALOG_TX_MAUXMODE_POL [4]\n",
      "\t\tBit:  AUX_ANALOG_TX_OE_POL [3]\n",
      "\t\tBit:  AUX_ANALOG_MAUX_RX_OE_POL [2]\n",
      "\t\tBit:  AUX_ANALOG_TERM_EN_POL [1]\n",
      "\t\tBit:  AUX_ANALOG_VCMEN_N_POL [0]\n",
      "\t[Register] AUX_ANALOG_BUS_TURNAROUND_CTRL\n",
      "\t\tBit:  AUX_ANALOG_FORCE_VCMEN_N [31]\n",
      "\t\tBit:  AUX_ANALOG_FORCE_TERM_EN [30]\n",
      "\t\tBit:  AUX_ANALOG_RX_VCMEN_CNT [21, 25]\n",
      "\t\tBit:  AUX_ANALOG_TX_DISABLE_CNT [16, 20]\n",
      "\t\tBit:  AUX_ANALOG_TX_TERM_CNT [10, 14]\n",
      "\t\tBit:  AUX_ANALOG_TURNAROUND_CNT [5, 9]\n",
      "\t\tBit:  AUX_ANALOG_RX_DISABLE_CNT [0, 4]\n",
      "\t[Register] AUX_ANALOG_HW_BUS_TURNAROUND_CTRL\n",
      "\t\tBit:  AUX_ANALOG_HW_TURNAROUND_CNT [0, 15]\n",
      "\t[Register] AUX_MAUX_PHY_CONTROL_0\n",
      "\t\tBit:  AUX_MAUX_HALF_UI_PERIOD_LP [28, 31]\n",
      "\t\tBit:  AUX_MAUX_SEND_PHY_WAKE [27]\n",
      "\t\tBit:  AUX_MAUX_SEND_PHY_WAKE_ACK [26]\n",
      "\t\tBit:  AUX_MAUX_ALPM_EN [25]\n",
      "\t\tBit:  AUX_MAUX_RX_EN [24]\n",
      "\t\tBit:  AUX_MAUX_DETECT_PHY_WAKE_EARLY [21]\n",
      "\t\tBit:  AUX_MAUX_TX_SYNC_COUNT [16, 20]\n",
      "\t\tBit:  AUX_MAUX_DEBOUNCE_LEN [8, 11]\n",
      "\t\tBit:  AUX_MAUX_HALF_UI_PERIOD [0, 7]\n",
      "\t[Register] AUX_MAUX_PHY_STATUS_0\n",
      "\t\tBit:  AUX_MAUX_MEAS_HALF_UI_PERIOD [0, 7]\n",
      "\t[Register] AUX_FAUX_PHY_STATUS_0\n",
      "\t\tBit:  AUX_FAUX_BIT_INVERT_RSLT [1]\n",
      "\t\tBit:  AUX_FAUX_BIT_REVERSE_RSLT [0]\n",
      "\t[Register] AUX_FAUX_PHY_CONTROL_0\n",
      "\t\tBit:  AUX_FAUX_RX_EN [16]\n",
      "\t\tBit:  AUX_FAUX_SCRAMBLER_EN [15]\n",
      "\t\tBit:  AUX_FAUX_CRC16_EN [14]\n",
      "\t\tBit:  AUX_FAUX_COMMA_SYMBOL [4, 13]\n",
      "\t\tBit:  AUX_FAUX_BIT_INVERT [3]\n",
      "\t\tBit:  AUX_FAUX_BIT_REVERSE [2]\n",
      "\t\tBit:  AUX_FAUX_BIT_INVERT_DETECT [1]\n",
      "\t\tBit:  AUX_FAUX_BIT_REVERSE_DETECT [0]\n",
      "\t[Register] AUX_FRAMER_SOURCE_MODE\n",
      "\t\tBit:  AUX_FRAMER_REPEATER_MODE_EN [1]\n",
      "\t\tBit:  AUX_FRAMER_SOURCE_MODE [0]\n",
      "\t[Register] AUX_FRAMER_XMT_CONTROL\n",
      "\t\tBit:  AUX_FRAMER_FW_RD_AUTORPLY_EN [19]\n",
      "\t\tBit:  AUX_FRAMER_TIMER_ELAPSED [17]\n",
      "\t\tBit:  AUX_FRAMER_MASK_XMT_FRM_RD [16]\n",
      "\t\tBit:  AUX_FRAMER_IGNORE_MB_START_FOR_REPEATER [15]\n",
      "\t\tBit:  AUX_FRAMER_IGNORE_MB_START_WHEN_ESM_EN [14]\n",
      "\t\tBit:  AUX_FRAMER_IGNORE_MAILBOX_START [13]\n",
      "\t\tBit:  AUX_FRAMER_XMT_DBG_SEL [11, 12]\n",
      "\t\tBit:  AUX_FRAMER_USE_DPCD_HW_PROC [10]\n",
      "\t\tBit:  AUX_FRAMER_TIMER_ELAPSED_TRANSMIT_EN [9]\n",
      "\t\tBit:  AUX_FRAMER_TRANSMIT_INPROGRESS [8]\n",
      "\t\tBit:  AUX_FRAMER_AUTO_TX_AT_EOF [2]\n",
      "\t\tBit:  AUX_FRAMER_TX_MAUXMODE [1]\n",
      "\t\tBit:  AUX_FRAMER_DO_TRANSMIT [0]\n",
      "\t[Register] AUX_FRAMER_RCV_CONTROL\n",
      "\t\tBit:  AUX_FRAMER_RCV_DBG_SEL [12, 13]\n",
      "\t\tBit:  AUX_FRAMER_ENABLE_RECEIVE_FLAGS [11]\n",
      "\t\tBit:  AUX_FRAMER_XUSB_RECEIVE_INPROGRESS [10]\n",
      "\t\tBit:  AUX_FRAMER_FAUX_RECEIVE_INPROGRESS [9]\n",
      "\t\tBit:  AUX_FRAMER_MAUX_RECEIVE_INPROGRESS [8]\n",
      "\t\tBit:  AUX_FRAMER_CHECK_BAD_REPLY_COMMAND [5]\n",
      "\t\tBit:  AUX_FRAMER_ALLOW_LARGE_MAUX_TRANSACTIONS [4]\n",
      "\t\tBit:  AUX_FRAMER_TRASH_FIRST_N_BYTES [0, 2]\n",
      "\t[Register] AUX_FRAMER_REQUEST_COMMAND\n",
      "\t\tBit:  AUX_FRAMER_REQ_COMMAND [28, 31]\n",
      "\t\tBit:  AUX_FRAMER_REQ_ADDRESS_B2 [24, 27]\n",
      "\t\tBit:  AUX_FRAMER_REQ_ADDRESS_B1 [16, 23]\n",
      "\t\tBit:  AUX_FRAMER_REQ_ADDRESS_B0 [8, 15]\n",
      "\t\tBit:  AUX_FRAMER_REQ_LEN [0, 7]\n",
      "\t[Register] AUX_FRAMER_REPLY_STATUS\n",
      "\t\tBit:  AUX_FRAMER_AUTO_REPLY_FLAG [16]\n",
      "\t\tBit:  AUX_FRAMER_REP_RSLT [12, 15]\n",
      "\t\tBit:  AUX_FRAMER_REP_LEN [0, 7]\n",
      "\t[Register] AUX_FRAMER_TIMEOUT_CONTROL\n",
      "\t\tBit:  AUX_FRAMER_AUTO_ACK_LATE_READ_REQ [31]\n",
      "\t\tBit:  AUX_FRAMER_TIMEOUT_ACTION [28, 30]\n",
      "\t\tBit:  AUX_FRAMER_NATIVE_AUTO_REPLY_ONLY [27]\n",
      "\t\tBit:  AUX_FRAMER_NATURAL_TIMEOUT_EN [26]\n",
      "\t\tBit:  AUX_FRAMER_FAUX_TIMER [16, 25]\n",
      "\t\tBit:  AUX_FRAMER_MAUX_TIMER [6, 15]\n",
      "\t\tBit:  AUX_FRAMER_TIMER_STOP_TRG [2, 3]\n",
      "\t\tBit:  AUX_FRAMER_TIMER_START_TRG [0, 1]\n",
      "\t[Register] AUX_FRAMER_TRANSACTION_ID\n",
      "\t\tBit:  AUX_FRAMER_XMT_TRANS_ID [8, 11]\n",
      "\t\tBit:  AUX_FRAMER_RCV_TRANS_ID [0, 3]\n",
      "\t[Register] AUX_FRAMER_SBMSG_POLYNOMIALS\n",
      "\t\tBit:  AUX_FRAMER_CRC4_ERROR [29]\n",
      "\t\tBit:  AUX_FRAMER_CRC8_ERROR [28]\n",
      "\t\tBit:  AUX_FRAMER_CRC4_VALUE [24, 27]\n",
      "\t\tBit:  AUX_FRAMER_CRC8_VALUE [16, 23]\n",
      "\t\tBit:  AUX_FRAMER_CRC_XMT_EN [13]\n",
      "\t\tBit:  AUX_FRAMER_CRC_RCV_EN [12]\n",
      "\t[Register] AUX_FRAMER_XMT_AUTOREPLY_CFG\n",
      "\t\tBit:  AUX_FRAMER_CLR_XMT_FIFO_REPEAT_RD_NOTRDY [12]\n",
      "\t\tBit:  AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_RD [11]\n",
      "\t\tBit:  AUX_FRAMER_ALWYS_CLR_RCV_FIFO_FOR_WR [10]\n",
      "\t\tBit:  AUX_FRAMER_CLR_RCV_FIFO_ON_AUTOREPLY [9]\n",
      "\t\tBit:  AUX_FRAMER_CLR_XMT_FIFO_ON_AUTOREPLY [8]\n",
      "\t\tBit:  AUX_FRAMER_RST_FW_RD_ON_TIMEOUT [7]\n",
      "\t\tBit:  AUX_FRAMER_RCV_SOF_2_RST_TIMER [6]\n",
      "\t\tBit:  AUX_FRAMER_USE_MB_SAYS_START_2_RST_TIMER [5]\n",
      "\t\tBit:  AUX_FRAMER_REP_DEFER_FOR_WR_NOFWRD [4]\n",
      "\t\tBit:  AUX_FRAMER_ALWAYS_REP_ACK_FOR_WR [3]\n",
      "\t\tBit:  AUX_FRAMER_RELEASE_CLR_ON_RCV_SOF [2]\n",
      "\t\tBit:  AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_WR [1]\n",
      "\t\tBit:  AUX_FRAMER_ALWYS_CLR_XMT_FIFO_FOR_RD [0]\n",
      "\t[Register] AUX_XMT_MAILBOX_REG_CTRL\n",
      "\t\tBit:  AUX_XMT_MAILBOX_SPIF_THRESH [16, 23]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_FIFO_LEVEL [8, 15]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_NO_RD_WHEN_MT [4]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_DBG_SEL [2, 3]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_REG_RD_CTRL [1]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_REG_WR_CTRL [0]\n",
      "\t[Register] AUX_XMT_MAILBOX_DATA\n",
      "\t\tBit:  AUX_XMT_MAILBOX_RDACK [10]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_EOF [9]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_SOF [8]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_DAT [0, 7]\n",
      "\t[Register] AUX_XMT_MAILBOX_CLR_CTRL\n",
      "\t\tBit:  AUX_XMT_MAILBOX_SET_ON_WT [6]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_RST_ON_WT [5]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_CLR_ON_WT [4]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_RD_SET [2]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_RD_RST [1]\n",
      "\t\tBit:  AUX_XMT_MAILBOX_CLR [0]\n",
      "\t[Register] AUX_RCV_MAILBOX_REG_CTRL\n",
      "\t\tBit:  AUX_RCV_MAILBOX_SPIF_THRESH [16, 23]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_FIFO_LEVEL [8, 15]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_NO_RD_WHEN_MT [4]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_DBG_SEL [2, 3]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_REG_RD_CTRL [1]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_REG_WR_CTRL [0]\n",
      "\t[Register] AUX_RCV_MAILBOX_DATA\n",
      "\t\tBit:  AUX_RCV_MAILBOX_RDACK [10]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_EOF [9]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_SOF [8]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_DAT [0, 7]\n",
      "\t[Register] AUX_RCV_MAILBOX_CLR_CTRL\n",
      "\t\tBit:  AUX_RCV_MAILBOX_SET_ON_WT [6]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_RST_ON_WT [5]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_CLR_ON_WT [4]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_RD_SET [2]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_RD_RST [1]\n",
      "\t\tBit:  AUX_RCV_MAILBOX_CLR [0]\n",
      "\t[Register] AUX_GTC_STEP_SIZE\n",
      "\t\tBit:  AUX_GTC_STEP_SIZE [0, 31]\n",
      "\t[Register] AUX_GTC_VALUE\n",
      "\t\tBit:  AUX_GTC_VALUE [0, 31]\n",
      "\t[Register] AUX_GTC_FIRST_COMMAND_EDGE\n",
      "\t\tBit:  AUX_GTC_FIRST_COMMAND_EDGE [0, 31]\n",
      "\t[Register] AUX_GTC_RECEPTION\n",
      "\t\tBit:  AUX_GTC_RECEPTION [0, 31]\n",
      "\t[Register] AUX_GTC_PHASE_OFFSET\n",
      "\t\tBit:  AUX_GTC_PHASE_OFFSET [0, 31]\n",
      "\t[Register] AUX_GTC_CONFIG\n",
      "\t\tBit:  AUX_GTC_LSCLK_PHASE_OFFSET [16, 23]\n",
      "\t\tBit:  AUX_GTC_SKEW_OFFSET_ALLOWED [14]\n",
      "\t\tBit:  AUX_GTC_NO_DEB_FIRST_EDGE_EN [13]\n",
      "\t\tBit:  AUX_GTC_RESET_EN [12]\n",
      "\t\tBit:  AUX_GTC_APPLY_XMT_FAUX_OFFSET [11]\n",
      "\t\tBit:  AUX_GTC_APPLY_XMT_MAUX_OFFSET [10]\n",
      "\t\tBit:  AUX_GTC_APPLY_RCV_FAUX_OFFSET [9]\n",
      "\t\tBit:  AUX_GTC_APPLY_RCV_MAUX_OFFSET [8]\n",
      "\t\tBit:  AUX_GTC_USE_FW_RESET_VALUE [7]\n",
      "\t\tBit:  AUX_GTC_FIRST_EDGE_OF_REPLY_EN [6]\n",
      "\t\tBit:  AUX_GTC_USE_REFERENCE_CNTR [5]\n",
      "\t\tBit:  AUX_GTC_XMT_EN [4]\n",
      "\t\tBit:  AUX_GTC_RECEPTION_EN [3]\n",
      "\t\tBit:  AUX_GTC_FIRST_EDGE_EN [2]\n",
      "\t\tBit:  AUX_GTC_DEN [1]\n",
      "\t\tBit:  AUX_GTC_CNT_EN [0]\n",
      "\t[Register] AUX_GTC_GTC_RESET_VALUE\n",
      "\t\tBit:  AUX_GTC_RX_RESET_VALUE_FW [0, 31]\n",
      "\t[Register] AUX_GTC_GTC_RECEPTION_THRESH\n",
      "\t\tBit:  AUX_GTC_RECEPTION_THRESH_MIN [16, 31]\n",
      "\t\tBit:  AUX_GTC_RECEPTION_THRESH_MAX [0, 15]\n",
      "\t[Register] AUX_GTC_GTC_OFFSET\n",
      "\t\tBit:  AUX_GTC_EDGE_CAPTURE_OFFSET [0, 15]\n",
      "\t[Register] AUX_GTC_GTX_TX_VALUE\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_VALUE_3 [24, 31]\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_VALUE_2 [16, 23]\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_VALUE_1 [8, 15]\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_VALUE_0 [0, 7]\n",
      "\t[Register] AUX_GTC_GTX_PHASE_CTRL\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_1 [16, 23]\n",
      "\t\tBit:  AUX_GTC_DPCD_TX_PHASE_SKEW_OFFSET_0 [8, 15]\n",
      "\t\tBit:  AUX_GTC_DPCD_RX_VALUE_PHASE_SKEW_CTRL [0, 7]\n",
      "\t[Register] AUX_LTTPR_EVENT_TRIGGER\n",
      "\t\tBit:  AUX_LTTPR_WR_DONE [2]\n",
      "\t\tBit:  AUX_LTTPR_RD_DONE [1]\n",
      "\t\tBit:  AUX_LTTPR_FW_CONFIG_CAP_UPDATED [0]\n",
      "\t[Register] AUX_LTTPR_CTRL\n",
      "\t\tBit:  AUX_LTTPR_RESPONSE_TIMEOUT_VAL [16, 31]\n",
      "\t\tBit:  AUX_LTTPR_PASS_CMD [15]\n",
      "\t\tBit:  AUX_LTTPR_UFP_RX_DBG_SEL [13, 14]\n",
      "\t\tBit:  AUX_LTTPR_NONTRANSP_MODE_EN [12]\n",
      "\t\tBit:  AUX_LTTPR_ACK_CAP_DPCD_WO_WR_DONE [11]\n",
      "\t\tBit:  AUX_LTTPR_IGNORE_DAT_RDY_EN [10]\n",
      "\t\tBit:  AUX_LTTPR_SEND_DEFER_IN_ERROR [9]\n",
      "\t\tBit:  AUX_LTTPR_PASS_NON_ACK_RD_REPLY [8]\n",
      "\t\tBit:  AUX_LTTPR_MISSED_DAT_RDY_ALLOWED [7]\n",
      "\t\tBit:  AUX_LTTPR_WR_REPLY_PASS_THRU [6]\n",
      "\t\tBit:  AUX_LTTPR_SEND_DEFER_WHEN_NOT_RDY [5]\n",
      "\t\tBit:  AUX_LTTPR_USE_MAILBOX [4]\n",
      "\t\tBit:  AUX_LTTPR_REPEATER_EN [3]\n",
      "\t\tBit:  AUX_LTTPR_USE_FW_CONFIG_CAPABILITY [2]\n",
      "\t\tBit:  AUX_LTTPR_CLK_GATE [1]\n",
      "\t\tBit:  AUX_LTTPR_SOFT_RST [0]\n",
      "\t[Register] AUX_LTTPR_DATA_BYTES_0_3\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE3 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE2 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE1 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE0 [0, 7]\n",
      "\t[Register] AUX_LTTPR_DATA_BYTES_4_7\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE7 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE6 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE5 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE4 [0, 7]\n",
      "\t[Register] AUX_LTTPR_DATA_BYTES_11_8\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE11 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE10 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE9 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE8 [0, 7]\n",
      "\t[Register] AUX_LTTPR_DATA_BYTES_15_12\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE15 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE14 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE13 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_RD_DATA_BYTE12 [0, 7]\n",
      "\t[Register] AUX_LTTPR_CAP_ID_BYTES_0_3\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE3 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE2 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE1 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE0 [0, 7]\n",
      "\t[Register] AUX_LTTPR_CAP_ID_BYTES_4_7\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE7 [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE6 [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE5 [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_CAP_ID_DATA_BYTE4 [0, 7]\n",
      "\t[Register] AUX_LTTPR_RPTR_CTRL1\n",
      "\t\tBit:  AUX_LTTPR_PHY_RPTR_MAX_LANE_CNT [24, 31]\n",
      "\t\tBit:  AUX_LTTPR_PHY_RPTR_MAX_LINK_RATE [16, 23]\n",
      "\t\tBit:  AUX_LTTPR_PHY_RPTR_MODE [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_PHY_RPTR_CNT [0, 7]\n",
      "\t[Register] AUX_LTTPR_UFP_CTRL\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_9PLUS_ADDR [29]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_8_ADDR [28]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_7_ADDR [27]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_6_ADDR [26]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_5_ADDR [25]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_4_ADDR [24]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_3_ADDR [23]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_2_ADDR [22]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_1_ADDR [21]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_CAPABILITY_ADDR [20]\n",
      "\t\tBit:  AUX_LTTPR_RST_AUX_PEND_ON_NEW_REQ [19]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RST_AUX_PEND [18]\n",
      "\t\tBit:  AUX_LTTPR_LEN_CALC_BIT [16, 17]\n",
      "\t\tBit:  AUX_LTTPR_FORCE_RPTR_CNT [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_PHY_RPTR_EXT_WAIT_TIMEOUT [0, 7]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_1\n",
      "\t\tBit:  AUX_LTTPR_RPTR_CAPABILITY_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_2\n",
      "\t\tBit:  AUX_LTTPR_RPTR_CAPABILITY_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_3\n",
      "\t\tBit:  AUX_LTTPR_RPTR_1_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_4\n",
      "\t\tBit:  AUX_LTTPR_RPTR_1_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_5\n",
      "\t\tBit:  AUX_LTTPR_RPTR_2_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_6\n",
      "\t\tBit:  AUX_LTTPR_RPTR_2_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_7\n",
      "\t\tBit:  AUX_LTTPR_RPTR_3_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_8\n",
      "\t\tBit:  AUX_LTTPR_RPTR_3_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_9\n",
      "\t\tBit:  AUX_LTTPR_RPTR_4_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_10\n",
      "\t\tBit:  AUX_LTTPR_RPTR_4_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_11\n",
      "\t\tBit:  AUX_LTTPR_RPTR_5_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_12\n",
      "\t\tBit:  AUX_LTTPR_RPTR_5_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_13\n",
      "\t\tBit:  AUX_LTTPR_RPTR_6_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_14\n",
      "\t\tBit:  AUX_LTTPR_RPTR_6_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_15\n",
      "\t\tBit:  AUX_LTTPR_RPTR_7_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_16\n",
      "\t\tBit:  AUX_LTTPR_RPTR_7_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_17\n",
      "\t\tBit:  AUX_LTTPR_RPTR_8_START_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_RPTR_ADDR_CONFIG_18\n",
      "\t\tBit:  AUX_LTTPR_RPTR_8_END_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_LTTPR_UFP_STATUS0\n",
      "\t\tBit:  AUX_LTTPR_AUX_PEND_REQ_LEN [8, 15]\n",
      "\t\tBit:  AUX_LTTPR_RD_REQ_RCVD [2]\n",
      "\t\tBit:  AUX_LTTPR_WR_REQ_RCVD [1]\n",
      "\t\tBit:  AUX_LTTPR_AUX_PEND [0]\n",
      "\t[Register] AUX_LTTPR_LTTPR_UFP_STATUS1\n",
      "\t\tBit:  AUX_LTTPR_AUX_PEND_ADDR [0, 19]\n",
      "\t[Register] AUX_LTTPR_DFP_CTRL\n",
      "\t\tBit:  AUX_LTTPR_RST_LTTPR_DONE [0]\n",
      "[Cateroty] DISP_CTRL\n",
      "\t[Register] PROTECT_REG\n",
      "\t\tBit:  EMS_RST [0, 31]\n",
      "\t[Register] DISP_STATE_CTRL\n",
      "\t\tBit:  MODE_MST [7]\n",
      "\t\tBit:  DISPON [2]\n",
      "\t\tBit:  SLEEPOUT [1]\n",
      "\t\tBit:  DISP_READY [0]\n",
      "\t[Register] RD_DISP_STATUS\n",
      "\t\tBit:  RD_DISP_FAIL_DET [6]\n",
      "\t\tBit:  RD_APO_IN [4, 5]\n",
      "\t\tBit:  RD_FAIL_DET_IN [2, 3]\n",
      "\t\tBit:  RD_DBIST [1]\n",
      "\t\tBit:  RD_DISPON [0]\n",
      "\t[Register] DISP_INT_CLR\n",
      "\t\tBit:  DISP_INT_CLR [0, 7]\n",
      "\t[Register] FAIL_DET_CTRL\n",
      "\t\tBit:  LED_DRV_FAILB [2, 3]\n",
      "\t\tBit:  EDP_LOCK_FLG [1]\n",
      "\t\tBit:  FAIL_DET_JUDGE [0]\n",
      "\t[Register] FAIL_DET_RST\n",
      "\t\tBit:  RST_FAIL_DET [0]\n",
      "\t[Register] RD_FAIL_DET_P0\n",
      "\t\tBit:  RD_FAIL_DET0 [0, 31]\n",
      "\t[Register] RD_FAIL_DET_P1\n",
      "\t\tBit:  RD_FAIL_DET1 [0, 31]\n",
      "\t[Register] TEST_MON_CTRL\n",
      "\t\tBit:  T_TMXSEL [8, 15]\n",
      "\t\tBit:  T_TOM_EN [7]\n",
      "\t\tBit:  T_TOM_BIT_SEL [5, 6]\n",
      "\t\tBit:  T_TOM [0, 4]\n",
      "\t[Register] CLK_CTRL_P0\n",
      "\t\tBit:  T_CEN [8, 18]\n",
      "\t\tBit:  RCLK_DIVRST [7]\n",
      "\t\tBit:  RCLK_DIV [0, 2]\n",
      "\t[Register] CLK_CTRL_P1\n",
      "\t\tBit:  T_CEN_PIX0 [0, 31]\n",
      "\t[Register] CLK_CTRL_P2\n",
      "\t\tBit:  T_CEN_PIX1 [0, 23]\n",
      "\t[Register] CLK_CTRL_P3\n",
      "\t\tBit:  T_CEN_LVDS [0, 23]\n",
      "\t[Register] CLK_CTRL_P4\n",
      "\t\tBit:  T_CGT [0, 10]\n",
      "\t[Register] CLK_CTRL_P5\n",
      "\t\tBit:  T_CGT_PIX0 [0, 31]\n",
      "\t[Register] CLK_CTRL_P6\n",
      "\t\tBit:  T_CGT_PIX1 [0, 23]\n",
      "\t[Register] CLK_CTRL_P7\n",
      "\t\tBit:  T_CGT_LVDS [0, 23]\n",
      "\t[Register] LED_GSCLK_EN\n",
      "\t\tBit:  LED_VSYNC1_EN [3]\n",
      "\t\tBit:  LED_VSYNC0_EN [2]\n",
      "\t\tBit:  LED_GSCLK1_EN [1]\n",
      "\t\tBit:  LED_GSCLK0_EN [0]\n",
      "\t[Register] FAIL_DET_EN_P0\n",
      "\t\tBit:  FAIL_DET_EN0 [0, 31]\n",
      "\t[Register] FAIL_DET_EN_P1\n",
      "\t\tBit:  FAIL_DET_EN1 [0, 31]\n",
      "\t[Register] FAIL_DET_PIN_CTRL\n",
      "\t\tBit:  APO_FILT_ADJ [20, 23]\n",
      "\t\tBit:  FAIL_DET_FILT_ADJ [16, 19]\n",
      "\t\tBit:  FAIL_DET_HI_LOCKOFF [12, 15]\n",
      "\t\tBit:  FAIL_DET_HI_LOCK [8, 11]\n",
      "\t\tBit:  EDP_LOCK_FLG_FIX [6, 7]\n",
      "\t\tBit:  FAIL_DET_FIX [4, 5]\n",
      "\t\tBit:  FAIL_DET_POL2 [2]\n",
      "\t\tBit:  FAIL_DET_POL1 [1]\n",
      "\t\tBit:  FAIL_DET_WAVE_MODE [0]\n",
      "\t[Register] LED_GPIO_CTRL\n",
      "\t\tBit:  LEDPWM_VSYNC_SEL [16, 17]\n",
      "\t\tBit:  LED_VSYNC1_WIDTH [12, 15]\n",
      "\t\tBit:  LED_VSYNC0_WIDTH [8, 11]\n",
      "\t\tBit:  LED_GSCLK1_DIV [4, 7]\n",
      "\t\tBit:  LED_GSCLK0_DIV [0, 3]\n",
      "\t[Register] LVDS_MAP_P0\n",
      "\t\tBit:  LVDS_PORT_EN_P0 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P0 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P0 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P0 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P0 [0, 12]\n",
      "\t[Register] LVDS_MAP_P1\n",
      "\t\tBit:  LVDS_PORT_EN_P1 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P1 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P1 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P1 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P1 [0, 12]\n",
      "\t[Register] LVDS_MAP_P2\n",
      "\t\tBit:  LVDS_PORT_EN_P2 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P2 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P2 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P2 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P2 [0, 12]\n",
      "\t[Register] LVDS_MAP_P3\n",
      "\t\tBit:  LVDS_PORT_EN_P3 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P3 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P3 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P3 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P3 [0, 12]\n",
      "\t[Register] LVDS_MAP_P4\n",
      "\t\tBit:  LVDS_PORT_EN_P4 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P4 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P4 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P4 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P4 [0, 12]\n",
      "\t[Register] LVDS_MAP_P5\n",
      "\t\tBit:  LVDS_PORT_EN_P5 [31]\n",
      "\t\tBit:  LVDS_ST_SEL_P5 [30]\n",
      "\t\tBit:  LVDS_MAP_TYPE_P5 [29]\n",
      "\t\tBit:  LVDS_ED_PIX_P5 [16, 28]\n",
      "\t\tBit:  LVDS_ST_PIX_P5 [0, 12]\n",
      "\t[Register] LVDS_LINK_P0\n",
      "\t\tBit:  LVDS_FORMAT_P0 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P0 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P0 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P0_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P0_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P0_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P0_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P0_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P0_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P0_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P0_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P0_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P0_L0 [0, 2]\n",
      "\t[Register] LVDS_LINK_P1\n",
      "\t\tBit:  LVDS_FORMAT_P1 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P1 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P1 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P1_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P1_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P1_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P1_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P1_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P1_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P1_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P1_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P1_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P1_L0 [0, 2]\n",
      "\t[Register] LVDS_LINK_P2\n",
      "\t\tBit:  LVDS_FORMAT_P2 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P2 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P2 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P2_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P2_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P2_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P2_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P2_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P2_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P2_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P2_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P2_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P2_L0 [0, 2]\n",
      "\t[Register] LVDS_LINK_P3\n",
      "\t\tBit:  LVDS_FORMAT_P3 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P3 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P3 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P3_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P3_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P3_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P3_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P3_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P3_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P3_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P3_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P3_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P3_L0 [0, 2]\n",
      "\t[Register] LVDS_LINK_P4\n",
      "\t\tBit:  LVDS_FORMAT_P4 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P4 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P4 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P4_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P4_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P4_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P4_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P4_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P4_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P4_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P4_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P4_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P4_L0 [0, 2]\n",
      "\t[Register] LVDS_LINK_P5\n",
      "\t\tBit:  LVDS_FORMAT_P5 [31]\n",
      "\t\tBit:  LVDS_CLKPTN_P5 [24, 30]\n",
      "\t\tBit:  LVDS_LANE_BIT_P5 [23]\n",
      "\t\tBit:  LVDS_LANE_INV_P5_L4 [19]\n",
      "\t\tBit:  LVDS_LANE_MUX_P5_L4 [16, 18]\n",
      "\t\tBit:  LVDS_LANE_INV_P5_L3 [15]\n",
      "\t\tBit:  LVDS_LANE_MUX_P5_L3 [12, 14]\n",
      "\t\tBit:  LVDS_LANE_INV_P5_L2 [11]\n",
      "\t\tBit:  LVDS_LANE_MUX_P5_L2 [8, 10]\n",
      "\t\tBit:  LVDS_LANE_INV_P5_L1 [7]\n",
      "\t\tBit:  LVDS_LANE_MUX_P5_L1 [4, 6]\n",
      "\t\tBit:  LVDS_LANE_INV_P5_L0 [3]\n",
      "\t\tBit:  LVDS_LANE_MUX_P5_L0 [0, 2]\n",
      "\t[Register] LVDS_H_SYNC_ST0\n",
      "\t\tBit:  ST0_LVDS_HBP [16, 23]\n",
      "\t\tBit:  ST0_LVDS_HSW [0, 7]\n",
      "\t[Register] LVDS_H_SYNC_ST1\n",
      "\t\tBit:  ST1_LVDS_HBP [16, 23]\n",
      "\t\tBit:  ST1_LVDS_HSW [0, 7]\n",
      "\t[Register] LVDS_TPG\n",
      "\t\tBit:  TPG_FIXDATA [16, 22]\n",
      "\t\tBit:  TPG_TOGL_SEL [12]\n",
      "\t\tBit:  TPG_SYNC_SEL [10, 11]\n",
      "\t\tBit:  TPG_INV_SEL [9]\n",
      "\t\tBit:  TPG_PAT_SEL [8]\n",
      "\t\tBit:  LVDS_TPGEN [0, 5]\n",
      "\t[Register] LVDS_CRC_CONT\n",
      "\t\tBit:  LVDS_CRC_ON [0, 5]\n",
      "\t[Register] LVDS_CRC_P0\n",
      "\t\tBit:  LVDS_CRC_P0 [0, 31]\n",
      "\t[Register] LVDS_CRC_P1\n",
      "\t\tBit:  LVDS_CRC_P1 [0, 31]\n",
      "\t[Register] LVDS_CRC_P2\n",
      "\t\tBit:  LVDS_CRC_P2 [0, 31]\n",
      "\t[Register] LVDS_CRC_P3\n",
      "\t\tBit:  LVDS_CRC_P3 [0, 31]\n",
      "\t[Register] LVDS_CRC_P4\n",
      "\t\tBit:  LVDS_CRC_P4 [0, 31]\n",
      "\t[Register] LVDS_CRC_P5\n",
      "\t\tBit:  LVDS_CRC_P5 [0, 31]\n",
      "\t[Register] ST0_DISP_TIMING_P0\n",
      "\t\tBit:  ST0_NL [16, 27]\n",
      "\t\tBit:  ST0_RTN [0, 11]\n",
      "\t[Register] ST0_DISP_TIMING_P1\n",
      "\t\tBit:  ST0_VS_SYNC_MASK [26]\n",
      "\t\tBit:  ST0_VBP [16, 23]\n",
      "\t\tBit:  ST0_VFP [0, 15]\n",
      "\t[Register] ST0_LVDS_SET\n",
      "\t\tBit:  ST0_LVDS_VBP [8, 15]\n",
      "\t\tBit:  ST0_LVDS_VSW [0, 7]\n",
      "\t[Register] ST0_VID_SET\n",
      "\t\tBit:  ST0_VID_VS_DELAY [0, 11]\n",
      "\t[Register] ST0_DISP_FUNC_P0\n",
      "\t\tBit:  ST0_EDP_RECOVER_TIME [4, 7]\n",
      "\t\tBit:  ST0_EDP_RESTART_DELAY [2, 3]\n",
      "\t\tBit:  ST0_EDP_RESTART_SYNC [1]\n",
      "\t\tBit:  ST0_EDP_RECOVER_ON [0]\n",
      "\t[Register] ST0_DISP_FUNC_P1\n",
      "\t\tBit:  ST0_VV_LPF [0, 11]\n",
      "\t[Register] ST0_DISP_FUNC_P2\n",
      "\t\tBit:  ST0_VS_SYNC_SEL_VID [31]\n",
      "\t\tBit:  ST0_VID_LEARN_ON [30]\n",
      "\t\tBit:  ST0_VS_SYNC_SEL_DISP1 [24, 25]\n",
      "\t\tBit:  ST0_VV_VBP [12, 23]\n",
      "\t\tBit:  ST0_VV_CPL [0, 11]\n",
      "\t[Register] ST0_DISP_FUNC_P3\n",
      "\t\tBit:  ST0_EDP_ABD_DISPOFF [7]\n",
      "\t\tBit:  ST0_EDP_ABD_MODE [5, 6]\n",
      "\t\tBit:  ST0_V2C_RECOVER_CLKS [3, 4]\n",
      "\t\tBit:  ST0_V2C_RECOVER_ON [2]\n",
      "\t\tBit:  ST0_VS_SYNC_SEL_PD1 [0, 1]\n",
      "\t[Register] ST0_DISP_TIMING_P2\n",
      "\t\tBit:  ST0_VS_SYNC_LINE_2ND_FW [16, 27]\n",
      "\t\tBit:  ST0_VS_SYNC_LINE_1ST_FW [0, 11]\n",
      "\t[Register] ST0_TCON_TEST\n",
      "\t\tBit:  ST0_TCON_TEST [0, 15]\n",
      "\t[Register] ST0_RD_SCAN_LINE\n",
      "\t\tBit:  ST0_RD_GTS [0, 16]\n",
      "\t[Register] ST0_RD_VID_SET\n",
      "\t\tBit:  ST0_VID_LEARNED_CPL [16, 31]\n",
      "\t\tBit:  ST0_VID_LEARNED_CPL_DITH [0, 15]\n",
      "\t[Register] ST0_VSYNC_INT\n",
      "\t\tBit:  ST0_VSYNC_INT_WIDTH [24, 27]\n",
      "\t\tBit:  ST0_VSYNC_INT_LINE [0, 16]\n",
      "\t[Register] ST1_DISP_TIMING_P0\n",
      "\t\tBit:  ST1_NL [16, 27]\n",
      "\t\tBit:  ST1_RTN [0, 11]\n",
      "\t[Register] ST1_DISP_TIMING_P1\n",
      "\t\tBit:  ST1_VS_SYNC_MASK [26]\n",
      "\t\tBit:  ST1_VBP [16, 23]\n",
      "\t\tBit:  ST1_VFP [0, 15]\n",
      "\t[Register] ST1_LVDS_SET\n",
      "\t\tBit:  ST1_LVDS_VBP [8, 15]\n",
      "\t\tBit:  ST1_LVDS_VSW [0, 7]\n",
      "\t[Register] ST1_VID_SET\n",
      "\t\tBit:  ST1_VID_VS_DELAY [0, 11]\n",
      "\t[Register] ST1_DISP_FUNC_P0\n",
      "\t\tBit:  ST1_EDP_RECOVER_TIME [4, 7]\n",
      "\t\tBit:  ST1_EDP_RESTART_DELAY [2, 3]\n",
      "\t\tBit:  ST1_EDP_RESTART_SYNC [1]\n",
      "\t\tBit:  ST1_EDP_RECOVER_ON [0]\n",
      "\t[Register] ST1_DISP_FUNC_P1\n",
      "\t\tBit:  ST1_VV_LPF [0, 11]\n",
      "\t[Register] ST1_DISP_FUNC_P2\n",
      "\t\tBit:  ST1_VS_SYNC_SEL_VID [31]\n",
      "\t\tBit:  ST1_VID_LEARN_ON [30]\n",
      "\t\tBit:  ST1_VS_SYNC_SEL_DISP1 [24, 25]\n",
      "\t\tBit:  ST1_VV_VBP [12, 23]\n",
      "\t\tBit:  ST1_VV_CPL [0, 11]\n",
      "\t[Register] ST1_DISP_FUNC_P3\n",
      "\t\tBit:  ST1_EDP_ABD_DISPOFF [7]\n",
      "\t\tBit:  ST1_EDP_ABD_MODE [5, 6]\n",
      "\t\tBit:  ST1_V2C_RECOVER_CLKS [3, 4]\n",
      "\t\tBit:  ST1_V2C_RECOVER_ON [2]\n",
      "\t\tBit:  ST1_VS_SYNC_SEL_PD1 [0, 1]\n",
      "\t[Register] ST1_DISP_TIMING_P2\n",
      "\t\tBit:  ST1_VS_SYNC_LINE_2ND_FW [16, 27]\n",
      "\t\tBit:  ST1_VS_SYNC_LINE_1ST_FW [0, 11]\n",
      "\t[Register] ST1_TCON_TEST\n",
      "\t\tBit:  ST1_TCON_TEST [0, 15]\n",
      "\t[Register] ST1_RD_SCAN_LINE\n",
      "\t\tBit:  ST1_RD_GTS [0, 16]\n",
      "\t[Register] ST1_RD_VID_SET\n",
      "\t\tBit:  ST1_VID_LEARNED_CPL [16, 31]\n",
      "\t\tBit:  ST1_VID_LEARNED_CPL_DITH [0, 15]\n",
      "\t[Register] ST1_VSYNC_INT\n",
      "\t\tBit:  ST1_VSYNC_INT_WIDTH [24, 27]\n",
      "\t\tBit:  ST1_VSYNC_INT_LINE [0, 16]\n",
      "\t[Register] TELL_TALE_ICON_CTL_P0\n",
      "\t\tBit:  ALIC_EN0 [8, 31]\n",
      "\t\tBit:  ICON_ST_SEL [0]\n",
      "\t[Register] TELL_TALE_ICON_CTL_P1\n",
      "\t\tBit:  ALIC_EN1 [0, 15]\n",
      "\t[Register] TELL_TALE_ICON_STATUS\n",
      "\t\tBit:  ICON_DL_ERR [1]\n",
      "\t\tBit:  ICON_DISP_EN [0]\n",
      "\t[Register] TELL_TALE_ICON_SIZE\n",
      "\t\tBit:  ICON_SIZE [0, 15]\n",
      "\t[Register] ICON_RAM_CTRL_P0\n",
      "\t\tBit:  ICONM_ADDR [0, 14]\n",
      "\t[Register] ICON_RAM_CTRL_P1\n",
      "\t\tBit:  ICONM_WR_DATA [0, 31]\n",
      "\t[Register] ICON_RAM_CTRL_P2\n",
      "\t\tBit:  ICONM_RD_DATA [0, 31]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P0\n",
      "\t\tBit:  ALIC_COL0_B [24, 31]\n",
      "\t\tBit:  ALIC_COL0_G [16, 23]\n",
      "\t\tBit:  ALIC_COL0_R [8, 15]\n",
      "\t\tBit:  ALIC_COL_CMD [7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P1\n",
      "\t\tBit:  ALIC_COL2_R [24, 31]\n",
      "\t\tBit:  ALIC_COL1_B [16, 23]\n",
      "\t\tBit:  ALIC_COL1_G [8, 15]\n",
      "\t\tBit:  ALIC_COL1_R [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P2\n",
      "\t\tBit:  ALIC_COL3_G [24, 31]\n",
      "\t\tBit:  ALIC_COL3_R [16, 23]\n",
      "\t\tBit:  ALIC_COL2_B [8, 15]\n",
      "\t\tBit:  ALIC_COL2_G [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P3\n",
      "\t\tBit:  ALIC_COL4_B [24, 31]\n",
      "\t\tBit:  ALIC_COL4_G [16, 23]\n",
      "\t\tBit:  ALIC_COL4_R [8, 15]\n",
      "\t\tBit:  ALIC_COL3_B [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P4\n",
      "\t\tBit:  ALIC_COL6_R [24, 31]\n",
      "\t\tBit:  ALIC_COL5_B [16, 23]\n",
      "\t\tBit:  ALIC_COL5_G [8, 15]\n",
      "\t\tBit:  ALIC_COL5_R [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P5\n",
      "\t\tBit:  ALIC_COL7_G [24, 31]\n",
      "\t\tBit:  ALIC_COL7_R [16, 23]\n",
      "\t\tBit:  ALIC_COL6_B [8, 15]\n",
      "\t\tBit:  ALIC_COL6_G [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_COLOR_P6\n",
      "\t\tBit:  ALIC_COL7_B [0, 7]\n",
      "\t[Register] TELL_TALE_ICON_CRC_STATUS\n",
      "\t\tBit:  ICON_CRC_ERR_FLG [0]\n",
      "\t[Register] TELL_TALE_ICON_CRC_RDATA\n",
      "\t\tBit:  ICON_CRC_DATA [0, 31]\n",
      "\t[Register] TELL_TALE_ICON_MODE\n",
      "\t\tBit:  ICON_CRC_ERR_SEL [21, 23]\n",
      "\t\tBit:  ICON_CRC_POLY [16, 18]\n",
      "\t\tBit:  ICON_CRC_CYC [12, 15]\n",
      "\t\tBit:  ICON_CRC_MANU [9]\n",
      "\t\tBit:  ICON_CRC_AUTO [8]\n",
      "\t\tBit:  OSD_EN [7]\n",
      "\t\tBit:  ICON_LDWT_MODE [4, 5]\n",
      "\t\tBit:  TTICON_MODE [0]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P0\n",
      "\t\tBit:  ALIC_USE_REG [0]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P1\n",
      "\t\tBit:  ALIC01_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC01_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P2\n",
      "\t\tBit:  ALIC01_YPOS [16, 27]\n",
      "\t\tBit:  ALIC01_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P3\n",
      "\t\tBit:  ALIC02_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC02_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P4\n",
      "\t\tBit:  ALIC02_YPOS [16, 27]\n",
      "\t\tBit:  ALIC02_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P5\n",
      "\t\tBit:  ALIC03_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC03_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P6\n",
      "\t\tBit:  ALIC03_YPOS [16, 27]\n",
      "\t\tBit:  ALIC03_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P7\n",
      "\t\tBit:  ALIC04_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC04_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P8\n",
      "\t\tBit:  ALIC04_YPOS [16, 27]\n",
      "\t\tBit:  ALIC04_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P9\n",
      "\t\tBit:  ALIC05_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC05_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P10\n",
      "\t\tBit:  ALIC05_YPOS [16, 27]\n",
      "\t\tBit:  ALIC05_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P11\n",
      "\t\tBit:  ALIC06_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC06_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P12\n",
      "\t\tBit:  ALIC06_YPOS [16, 27]\n",
      "\t\tBit:  ALIC06_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P13\n",
      "\t\tBit:  ALIC07_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC07_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P14\n",
      "\t\tBit:  ALIC07_YPOS [16, 27]\n",
      "\t\tBit:  ALIC07_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P15\n",
      "\t\tBit:  ALIC08_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC08_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P16\n",
      "\t\tBit:  ALIC08_YPOS [16, 27]\n",
      "\t\tBit:  ALIC08_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P17\n",
      "\t\tBit:  ALIC09_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC09_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P18\n",
      "\t\tBit:  ALIC09_YPOS [16, 27]\n",
      "\t\tBit:  ALIC09_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P19\n",
      "\t\tBit:  ALIC10_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC10_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P20\n",
      "\t\tBit:  ALIC10_YPOS [16, 27]\n",
      "\t\tBit:  ALIC10_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P21\n",
      "\t\tBit:  ALIC11_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC11_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P22\n",
      "\t\tBit:  ALIC11_YPOS [16, 27]\n",
      "\t\tBit:  ALIC11_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P23\n",
      "\t\tBit:  ALIC12_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC12_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P24\n",
      "\t\tBit:  ALIC12_YPOS [16, 27]\n",
      "\t\tBit:  ALIC12_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P25\n",
      "\t\tBit:  ALIC13_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC13_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P26\n",
      "\t\tBit:  ALIC13_YPOS [16, 27]\n",
      "\t\tBit:  ALIC13_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P27\n",
      "\t\tBit:  ALIC14_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC14_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P28\n",
      "\t\tBit:  ALIC14_YPOS [16, 27]\n",
      "\t\tBit:  ALIC14_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P29\n",
      "\t\tBit:  ALIC15_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC15_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P30\n",
      "\t\tBit:  ALIC15_YPOS [16, 27]\n",
      "\t\tBit:  ALIC15_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P31\n",
      "\t\tBit:  ALIC16_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC16_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P32\n",
      "\t\tBit:  ALIC16_YPOS [16, 27]\n",
      "\t\tBit:  ALIC16_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P33\n",
      "\t\tBit:  ALIC17_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC17_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P34\n",
      "\t\tBit:  ALIC17_YPOS [16, 27]\n",
      "\t\tBit:  ALIC17_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P35\n",
      "\t\tBit:  ALIC18_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC18_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P36\n",
      "\t\tBit:  ALIC18_YPOS [16, 27]\n",
      "\t\tBit:  ALIC18_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P37\n",
      "\t\tBit:  ALIC19_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC19_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P38\n",
      "\t\tBit:  ALIC19_YPOS [16, 27]\n",
      "\t\tBit:  ALIC19_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P39\n",
      "\t\tBit:  ALIC20_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC20_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P40\n",
      "\t\tBit:  ALIC20_YPOS [16, 27]\n",
      "\t\tBit:  ALIC20_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P41\n",
      "\t\tBit:  ALIC21_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC21_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P42\n",
      "\t\tBit:  ALIC21_YPOS [16, 27]\n",
      "\t\tBit:  ALIC21_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P43\n",
      "\t\tBit:  ALIC22_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC22_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P44\n",
      "\t\tBit:  ALIC22_YPOS [16, 27]\n",
      "\t\tBit:  ALIC22_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P45\n",
      "\t\tBit:  ALIC23_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC23_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P46\n",
      "\t\tBit:  ALIC23_YPOS [16, 27]\n",
      "\t\tBit:  ALIC23_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P47\n",
      "\t\tBit:  ALIC24_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC24_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P48\n",
      "\t\tBit:  ALIC24_YPOS [16, 27]\n",
      "\t\tBit:  ALIC24_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P49\n",
      "\t\tBit:  ALIC25_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC25_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P50\n",
      "\t\tBit:  ALIC25_YPOS [16, 27]\n",
      "\t\tBit:  ALIC25_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P51\n",
      "\t\tBit:  ALIC26_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC26_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P52\n",
      "\t\tBit:  ALIC26_YPOS [16, 27]\n",
      "\t\tBit:  ALIC26_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P53\n",
      "\t\tBit:  ALIC27_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC27_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P54\n",
      "\t\tBit:  ALIC27_YPOS [16, 27]\n",
      "\t\tBit:  ALIC27_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P55\n",
      "\t\tBit:  ALIC28_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC28_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P56\n",
      "\t\tBit:  ALIC28_YPOS [16, 27]\n",
      "\t\tBit:  ALIC28_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P57\n",
      "\t\tBit:  ALIC29_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC29_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P58\n",
      "\t\tBit:  ALIC29_YPOS [16, 27]\n",
      "\t\tBit:  ALIC29_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P59\n",
      "\t\tBit:  ALIC30_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC30_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P60\n",
      "\t\tBit:  ALIC30_YPOS [16, 27]\n",
      "\t\tBit:  ALIC30_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P61\n",
      "\t\tBit:  ALIC31_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC31_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P62\n",
      "\t\tBit:  ALIC31_YPOS [16, 27]\n",
      "\t\tBit:  ALIC31_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P63\n",
      "\t\tBit:  ALIC32_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC32_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P64\n",
      "\t\tBit:  ALIC32_YPOS [16, 27]\n",
      "\t\tBit:  ALIC32_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P65\n",
      "\t\tBit:  ALIC33_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC33_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P66\n",
      "\t\tBit:  ALIC33_YPOS [16, 27]\n",
      "\t\tBit:  ALIC33_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P67\n",
      "\t\tBit:  ALIC34_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC34_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P68\n",
      "\t\tBit:  ALIC34_YPOS [16, 27]\n",
      "\t\tBit:  ALIC34_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P69\n",
      "\t\tBit:  ALIC35_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC35_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P70\n",
      "\t\tBit:  ALIC35_YPOS [16, 27]\n",
      "\t\tBit:  ALIC35_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P71\n",
      "\t\tBit:  ALIC36_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC36_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P72\n",
      "\t\tBit:  ALIC36_YPOS [16, 27]\n",
      "\t\tBit:  ALIC36_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P73\n",
      "\t\tBit:  ALIC37_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC37_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P74\n",
      "\t\tBit:  ALIC37_YPOS [16, 27]\n",
      "\t\tBit:  ALIC37_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P75\n",
      "\t\tBit:  ALIC38_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC38_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P76\n",
      "\t\tBit:  ALIC38_YPOS [16, 27]\n",
      "\t\tBit:  ALIC38_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P77\n",
      "\t\tBit:  ALIC39_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC39_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P78\n",
      "\t\tBit:  ALIC39_YPOS [16, 27]\n",
      "\t\tBit:  ALIC39_XPOS [0, 13]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P79\n",
      "\t\tBit:  ALIC40_YSIZE [16, 25]\n",
      "\t\tBit:  ALIC40_XSIZE [0, 9]\n",
      "\t[Register] TELL_TALE_ICON_DEBUG_P80\n",
      "\t\tBit:  ALIC40_YPOS [16, 27]\n",
      "\t\tBit:  ALIC40_XPOS [0, 13]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P0\n",
      "\t\tBit:  ST0_ASCRC1_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P1\n",
      "\t\tBit:  ST0_ASCRC2_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P2\n",
      "\t\tBit:  ST0_ASCRC3_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P3\n",
      "\t\tBit:  ST0_ASCRC4_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P4\n",
      "\t\tBit:  ST0_ASCRC5_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P5\n",
      "\t\tBit:  ST0_ASCRC6_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P6\n",
      "\t\tBit:  ST0_ASCRC7_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P7\n",
      "\t\tBit:  ST0_ASCRC8_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P8\n",
      "\t\tBit:  ST0_ASCRC9_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_WR_P9\n",
      "\t\tBit:  ST0_ASCRC10_WRCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_STATUS\n",
      "\t\tBit:  ST0_ASCRC10_ERRFLAG [9]\n",
      "\t\tBit:  ST0_ASCRC9_ERRFLAG [8]\n",
      "\t\tBit:  ST0_ASCRC8_ERRFLAG [7]\n",
      "\t\tBit:  ST0_ASCRC7_ERRFLAG [6]\n",
      "\t\tBit:  ST0_ASCRC6_ERRFLAG [5]\n",
      "\t\tBit:  ST0_ASCRC5_ERRFLAG [4]\n",
      "\t\tBit:  ST0_ASCRC4_ERRFLAG [3]\n",
      "\t\tBit:  ST0_ASCRC3_ERRFLAG [2]\n",
      "\t\tBit:  ST0_ASCRC2_ERRFLAG [1]\n",
      "\t\tBit:  ST0_ASCRC1_ERRFLAG [0]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P0\n",
      "\t\tBit:  ST0_ASCRC1_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P1\n",
      "\t\tBit:  ST0_ASCRC2_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P2\n",
      "\t\tBit:  ST0_ASCRC3_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P3\n",
      "\t\tBit:  ST0_ASCRC4_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P4\n",
      "\t\tBit:  ST0_ASCRC5_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P5\n",
      "\t\tBit:  ST0_ASCRC6_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P6\n",
      "\t\tBit:  ST0_ASCRC7_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P7\n",
      "\t\tBit:  ST0_ASCRC8_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P8\n",
      "\t\tBit:  ST0_ASCRC9_RDCRC [0, 31]\n",
      "\t[Register] ST0_ASIL_CRC_RD_P9\n",
      "\t\tBit:  ST0_ASCRC10_RDCRC [0, 31]\n",
      "\t[Register] ST0_PPT_UPDATE_CTL_P1\n",
      "\t\tBit:  ST0_PPT_UPDATE [0]\n",
      "\t[Register] ST0_PIX_DMYREG\n",
      "\t\tBit:  ST0_RD_HSYNC_COUNT [16, 29]\n",
      "\t\tBit:  ST0_RD_DE_COUNT [0, 11]\n",
      "\t[Register] ST0_IP_CHECKSUM_P0\n",
      "\t\tBit:  ST0_RD_IP_CHECKSUM0 [0, 31]\n",
      "\t[Register] ST0_IP_CHECKSUM_P1\n",
      "\t\tBit:  ST0_RD_IP_CHECKSUM1 [0, 7]\n",
      "\t[Register] ST0_COEF_RAM_CTL_P0\n",
      "\t\tBit:  ST0_COEFM_ADDR [0, 11]\n",
      "\t[Register] ST0_COEF_RAM_CTL_P1\n",
      "\t\tBit:  ST0_COEFM_WR_DATA [0, 31]\n",
      "\t[Register] ST0_COEF_RAM_CTL_P2\n",
      "\t\tBit:  ST0_COEFM_RD_DATA [0, 31]\n",
      "\t[Register] ST0_SHAPE_RAM_CTL_P0\n",
      "\t\tBit:  ST0_SHAPEM_ADDR [0, 7]\n",
      "\t[Register] ST0_SHAPE_RAM_CTL_P1\n",
      "\t\tBit:  ST0_SHAPEM_WR_DATA [0, 31]\n",
      "\t[Register] ST0_SHAPE_RAM_CTL_P2\n",
      "\t\tBit:  ST0_SHAPEM_RD_DATA [0, 31]\n",
      "\t[Register] ST0_PIXEL_CTL_P0\n",
      "\t\tBit:  ST0_PIX_PIN_SEL [31]\n",
      "\t\tBit:  ST0_PIX_LVB_SEL [30]\n",
      "\t\tBit:  ST0_DE_COMPENSATE_MODE [28]\n",
      "\t\tBit:  ST0_PIX_DMY6 [27]\n",
      "\t\tBit:  ST0_SS [24]\n",
      "\t\tBit:  ST0_EPF [16, 17]\n",
      "\t\tBit:  ST0_FHRE [0, 12]\n",
      "\t[Register] ST0_PIXEL_CTL_P1\n",
      "\t\tBit:  ST0_PIX_DMY3 [24, 31]\n",
      "\t\tBit:  ST0_PIX_DMY2 [16, 23]\n",
      "\t\tBit:  ST0_PIX_LVPORT_SWAP [14, 15]\n",
      "\t\tBit:  ST0_PIX_FLAG_POL [12, 13]\n",
      "\t\tBit:  ST0_PIX_DMY1 [9, 11]\n",
      "\t\tBit:  ST0_IP_CHECKSUM_STOP [7]\n",
      "\t\tBit:  ST0_PIX_RESO_LP [6]\n",
      "\t\tBit:  ST0_IP_CHECKSUM_ON [0, 2]\n",
      "\t[Register] ST0_PIX_SAFETY_P0\n",
      "\t\tBit:  ST0_LVLOCKOFF [30]\n",
      "\t\tBit:  ST0_COM_ENADTC [28]\n",
      "\t\tBit:  ST0_NCDEN [24]\n",
      "\t\tBit:  ST0_DP_FAULT_DISCHARGE_TIME [21, 23]\n",
      "\t\tBit:  ST0_DP_FAULT_TRANS_TIME [16, 20]\n",
      "\t\tBit:  ST0_NORFLM [12, 15]\n",
      "\t\tBit:  ST0_DP_FAULT_STOP_TIME [8, 11]\n",
      "\t\tBit:  ST0_VSMSK [7]\n",
      "\t\tBit:  ST0_HSMSK [6]\n",
      "\t\tBit:  ST0_DP_FAULT_DET_MODE [4]\n",
      "\t\tBit:  ST0_ACLN [1, 3]\n",
      "\t\tBit:  ST0_ACLNEN [0]\n",
      "\t[Register] ST0_PIX_SAFETY_P1\n",
      "\t\tBit:  ST0_TVDMAX [16, 27]\n",
      "\t\tBit:  ST0_TVDMIN [0, 11]\n",
      "\t[Register] ST0_TIG_P0\n",
      "\t\tBit:  ST0_TIG_CYC1 [24, 31]\n",
      "\t\tBit:  ST0_TIP_SEL [16, 18]\n",
      "\t\tBit:  ST0_TIG_CYC0 [8, 15]\n",
      "\t\tBit:  ST0_TIGON [0]\n",
      "\t[Register] ST0_TIG_P1\n",
      "\t\tBit:  ST0_TIG_CYC3 [8, 15]\n",
      "\t\tBit:  ST0_TIG_CYC2 [0, 7]\n",
      "\t[Register] ST0_TIG_P2\n",
      "\t\tBit:  ST0_TIG_PAT04 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT03 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT02 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT01 [0, 6]\n",
      "\t[Register] ST0_TIG_P3\n",
      "\t\tBit:  ST0_TIG_PAT08 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT07 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT06 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT05 [0, 6]\n",
      "\t[Register] ST0_TIG_P4\n",
      "\t\tBit:  ST0_TIG_PAT12 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT11 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT10 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT09 [0, 6]\n",
      "\t[Register] ST0_TIG_P5\n",
      "\t\tBit:  ST0_TIG_PAT16 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT15 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT14 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT13 [0, 6]\n",
      "\t[Register] ST0_TIG_P6\n",
      "\t\tBit:  ST0_TIG_PAT20 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT19 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT18 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT17 [0, 6]\n",
      "\t[Register] ST0_TIG_P7\n",
      "\t\tBit:  ST0_TIG_PAT24 [24, 30]\n",
      "\t\tBit:  ST0_TIG_PAT23 [16, 22]\n",
      "\t\tBit:  ST0_TIG_PAT22 [8, 14]\n",
      "\t\tBit:  ST0_TIG_PAT21 [0, 6]\n",
      "\t[Register] ST0_TIG_P8\n",
      "\t\tBit:  ST0_TIG_DUR16 [30, 31]\n",
      "\t\tBit:  ST0_TIG_DUR15 [28, 29]\n",
      "\t\tBit:  ST0_TIG_DUR14 [26, 27]\n",
      "\t\tBit:  ST0_TIG_DUR13 [24, 25]\n",
      "\t\tBit:  ST0_TIG_DUR12 [22, 23]\n",
      "\t\tBit:  ST0_TIG_DUR11 [20, 21]\n",
      "\t\tBit:  ST0_TIG_DUR10 [18, 19]\n",
      "\t\tBit:  ST0_TIG_DUR09 [16, 17]\n",
      "\t\tBit:  ST0_TIG_DUR08 [14, 15]\n",
      "\t\tBit:  ST0_TIG_DUR07 [12, 13]\n",
      "\t\tBit:  ST0_TIG_DUR06 [10, 11]\n",
      "\t\tBit:  ST0_TIG_DUR05 [8, 9]\n",
      "\t\tBit:  ST0_TIG_DUR04 [6, 7]\n",
      "\t\tBit:  ST0_TIG_DUR03 [4, 5]\n",
      "\t\tBit:  ST0_TIG_DUR02 [2, 3]\n",
      "\t\tBit:  ST0_TIG_DUR01 [0, 1]\n",
      "\t[Register] ST0_TIG_P9\n",
      "\t\tBit:  ST0_TIG_FLK_SELECT [20, 22]\n",
      "\t\tBit:  ST0_TIG_GRAY_SELECT [18, 19]\n",
      "\t\tBit:  ST0_TIG_VBW_SELECT [16, 17]\n",
      "\t\tBit:  ST0_TIG_DUR24 [14, 15]\n",
      "\t\tBit:  ST0_TIG_DUR23 [12, 13]\n",
      "\t\tBit:  ST0_TIG_DUR22 [10, 11]\n",
      "\t\tBit:  ST0_TIG_DUR21 [8, 9]\n",
      "\t\tBit:  ST0_TIG_DUR20 [6, 7]\n",
      "\t\tBit:  ST0_TIG_DUR19 [4, 5]\n",
      "\t\tBit:  ST0_TIG_DUR18 [2, 3]\n",
      "\t\tBit:  ST0_TIG_DUR17 [0, 1]\n",
      "\t[Register] ST0_TIG_P10\n",
      "\t\tBit:  ST0_TIP_VBW_R [16, 25]\n",
      "\t\tBit:  ST0_TIG_V_CHESS [8, 13]\n",
      "\t\tBit:  ST0_TIG_H_CHESS [0, 5]\n",
      "\t[Register] ST0_TIG_P11\n",
      "\t\tBit:  ST0_TIP_FLK_R [20, 29]\n",
      "\t\tBit:  ST0_TIP_VBW_B [10, 19]\n",
      "\t\tBit:  ST0_TIP_VBW_G [0, 9]\n",
      "\t[Register] ST0_TIG_P12\n",
      "\t\tBit:  ST0_TIP_FLK_B [10, 19]\n",
      "\t\tBit:  ST0_TIP_FLK_G [0, 9]\n",
      "\t[Register] ST0_TIG_P13\n",
      "\t\tBit:  ST0_TIP_FREE_SLDIMG_G [16, 25]\n",
      "\t\tBit:  ST0_TIP_FREE_SLDIMG_R [0, 9]\n",
      "\t[Register] ST0_TIG_P14\n",
      "\t\tBit:  ST0_TIP_FREE_SLDIMG_B [0, 9]\n",
      "\t[Register] ST0_TIG_P15\n",
      "\t\tBit:  ST0_TIP_BGCOLOR [16, 25]\n",
      "\t\tBit:  ST0_TIP_FGMODE [12, 14]\n",
      "\t\tBit:  ST0_TIP_BGMODE [8, 10]\n",
      "\t\tBit:  ST0_TIGSTOP [7]\n",
      "\t\tBit:  ST0_DBISTMASK [6]\n",
      "\t\tBit:  ST0_THBP [0, 5]\n",
      "\t[Register] ST0_TIG_P16\n",
      "\t\tBit:  ST0_TIP_FGX [16, 30]\n",
      "\t\tBit:  ST0_TIP_FGCOLOR [0, 9]\n",
      "\t[Register] ST0_TIG_P17\n",
      "\t\tBit:  ST0_TIP_FGWIDTH [16, 30]\n",
      "\t\tBit:  ST0_TIP_FGY [0, 12]\n",
      "\t[Register] ST0_TIG_P18\n",
      "\t\tBit:  ST0_TIP_FGHIGHT [0, 12]\n",
      "\t[Register] ST0_ASIL_CRC_P0\n",
      "\t\tBit:  ST0_ASCRC_STOP [16]\n",
      "\t\tBit:  ST0_ASCRC_POLYNOMIAL_MODE [13, 15]\n",
      "\t\tBit:  ST0_ASCRC_INPUT_MODE [12]\n",
      "\t\tBit:  ST0_ASCRC_MODE [11]\n",
      "\t\tBit:  ST0_ASCRC_AREA10_SET [10]\n",
      "\t\tBit:  ST0_ASCRC_AREA9_SET [9]\n",
      "\t\tBit:  ST0_ASCRC_AREA8_SET [8]\n",
      "\t\tBit:  ST0_ASCRC_AREA7_SET [7]\n",
      "\t\tBit:  ST0_ASCRC_AREA6_SET [6]\n",
      "\t\tBit:  ST0_ASCRC_AREA5_SET [5]\n",
      "\t\tBit:  ST0_ASCRC_AREA4_SET [4]\n",
      "\t\tBit:  ST0_ASCRC_AREA3_SET [3]\n",
      "\t\tBit:  ST0_ASCRC_AREA2_SET [2]\n",
      "\t\tBit:  ST0_ASCRC_AREA1_SET [1]\n",
      "\t\tBit:  ST0_ASCRC_EN [0]\n",
      "\t[Register] ST0_ASIL_CRC_P1\n",
      "\t\tBit:  ST0_ASCRC1_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC1_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P2\n",
      "\t\tBit:  ST0_ASCRC1_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC1_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P3\n",
      "\t\tBit:  ST0_ASCRC2_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC2_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P4\n",
      "\t\tBit:  ST0_ASCRC2_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC2_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P5\n",
      "\t\tBit:  ST0_ASCRC3_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC3_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P6\n",
      "\t\tBit:  ST0_ASCRC3_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC3_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P7\n",
      "\t\tBit:  ST0_ASCRC4_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC4_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P8\n",
      "\t\tBit:  ST0_ASCRC4_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC4_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P9\n",
      "\t\tBit:  ST0_ASCRC5_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC5_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P10\n",
      "\t\tBit:  ST0_ASCRC5_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC5_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P11\n",
      "\t\tBit:  ST0_ASCRC6_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC6_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P12\n",
      "\t\tBit:  ST0_ASCRC6_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC6_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P13\n",
      "\t\tBit:  ST0_ASCRC7_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC7_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P14\n",
      "\t\tBit:  ST0_ASCRC7_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC7_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P15\n",
      "\t\tBit:  ST0_ASCRC8_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC8_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P16\n",
      "\t\tBit:  ST0_ASCRC8_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC8_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P17\n",
      "\t\tBit:  ST0_ASCRC9_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC9_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P18\n",
      "\t\tBit:  ST0_ASCRC9_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC9_SR [0, 11]\n",
      "\t[Register] ST0_ASIL_CRC_P19\n",
      "\t\tBit:  ST0_ASCRC10_EC [16, 30]\n",
      "\t\tBit:  ST0_ASCRC10_SC [0, 14]\n",
      "\t[Register] ST0_ASIL_CRC_P20\n",
      "\t\tBit:  ST0_ASCRC10_ER [16, 27]\n",
      "\t\tBit:  ST0_ASCRC10_SR [0, 11]\n",
      "\t[Register] ST0_COLOR_TEMP_P0\n",
      "\t\tBit:  ST0_CTA_PERIOD_DOWN [24, 31]\n",
      "\t\tBit:  ST0_CTA_PERIOD_UP [16, 23]\n",
      "\t\tBit:  ST0_CT_SEL [8, 15]\n",
      "\t\tBit:  ST0_CTA_AUTO [0]\n",
      "\t[Register] ST0_COLOR_TEMP_P1\n",
      "\t\tBit:  ST0_CTA_METHOD_UP [4, 6]\n",
      "\t\tBit:  ST0_CTA_METHOD_DOWN [0, 2]\n",
      "\t[Register] ST0_FRC_P0\n",
      "\t\tBit:  ST0_DFRC_FULL_COLOR_ON [17]\n",
      "\t\tBit:  ST0_DFRC_FRC_MODE_ON [16]\n",
      "\t\tBit:  ST0_DFRC_RPLUS [12, 15]\n",
      "\t\tBit:  ST0_DFRC_BPLUS [8, 11]\n",
      "\t\tBit:  ST0_DFRC_ON [7]\n",
      "\t\tBit:  ST0_DFRC_T_SEL [4, 5]\n",
      "\t\tBit:  ST0_DITHER_FRC_KIND [0, 2]\n",
      "\t[Register] ST0_FRC_P1\n",
      "\t\tBit:  ST0_DFRC_G_Y_PARA [24, 31]\n",
      "\t\tBit:  ST0_DFRC_G_X_PARA [16, 23]\n",
      "\t\tBit:  ST0_DFRC_R_Y_PARA [8, 15]\n",
      "\t\tBit:  ST0_DFRC_R_X_PARA [0, 7]\n",
      "\t[Register] ST0_FRC_P2\n",
      "\t\tBit:  ST0_DFRC_B_O_PARA [28, 31]\n",
      "\t\tBit:  ST0_DFRC_R_O_PARA [20, 23]\n",
      "\t\tBit:  ST0_DFRC_G_O_PARA [16, 19]\n",
      "\t\tBit:  ST0_DFRC_B_Y_PARA [8, 15]\n",
      "\t\tBit:  ST0_DFRC_B_X_PARA [0, 7]\n",
      "\t[Register] ST0_FRC_P3\n",
      "\t\tBit:  ST0_DITHER_FRAME_LUT0 [0, 31]\n",
      "\t[Register] ST0_FRC_P4\n",
      "\t\tBit:  ST0_DITHER_FRAME_LUT1 [0, 31]\n",
      "\t[Register] ST0_FRC_P5\n",
      "\t\tBit:  ST0_DITHER_FRAME_LUT2 [0, 31]\n",
      "\t[Register] ST0_FRC_P6\n",
      "\t\tBit:  ST0_DITHER_FRAME_LUT3 [0, 31]\n",
      "\t[Register] ST0_FRC_P7\n",
      "\t\tBit:  ST0_DITHER_MATRIX_LUT0 [0, 31]\n",
      "\t[Register] ST0_FRC_P8\n",
      "\t\tBit:  ST0_DITHER_MATRIX_LUT1 [0, 31]\n",
      "\t[Register] ST0_PIX_IF_P0\n",
      "\t\tBit:  ST0_EDP_PSEL [8, 9]\n",
      "\t\tBit:  ST0_VSPL [7]\n",
      "\t\tBit:  ST0_HSPL [6]\n",
      "\t\tBit:  ST0_EPL [5]\n",
      "\t\tBit:  ST0_LVFMT [3]\n",
      "\t\tBit:  ST0_COLMOD [2]\n",
      "\t\tBit:  ST0_DPSYNM [0, 1]\n",
      "\t[Register] ST0_PIX_IF_P1\n",
      "\t\tBit:  ST0_DPVFP [16, 27]\n",
      "\t\tBit:  ST0_DPVBP [0, 11]\n",
      "\t[Register] ST0_PIX_IF_P2\n",
      "\t\tBit:  ST0_DPHFP [16, 27]\n",
      "\t\tBit:  ST0_DPHBP [0, 11]\n",
      "\t[Register] ST0_PPT_UPDATE_CTL_P0\n",
      "\t\tBit:  ST0_PPT_UP_EN1 [1]\n",
      "\t\tBit:  ST0_PPT_UP_EN0 [0]\n",
      "\t[Register] ST0_DISP_MODE\n",
      "\t\tBit:  ST0_VIDEO_MODE_SEL [2]\n",
      "\t\tBit:  ST0_DM [1]\n",
      "\t\tBit:  ST0_RM [0]\n",
      "\t[Register] ST0_RAM_TEST_P0\n",
      "\t\tBit:  ST0_T_ADDCNVOFF_RD [9]\n",
      "\t\tBit:  ST0_T_ADDCNVOFF_WT [8]\n",
      "\t\tBit:  ST0_T_TRPD_TM [3, 7]\n",
      "\t\tBit:  ST0_T_RAMOTRRD_AT_STR [2]\n",
      "\t\tBit:  ST0_T_RAMOADD_AT_STR [1]\n",
      "\t\tBit:  ST0_T_RAMD_AT_STR [0]\n",
      "\t[Register] ST0_PIX_FUNC_TEST\n",
      "\t\tBit:  ST0_TIG_PATH [1]\n",
      "\t\tBit:  ST0_T_MODE_BURNIN [0]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P0\n",
      "\t\tBit:  ST1_ASCRC1_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P1\n",
      "\t\tBit:  ST1_ASCRC2_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P2\n",
      "\t\tBit:  ST1_ASCRC3_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P3\n",
      "\t\tBit:  ST1_ASCRC4_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P4\n",
      "\t\tBit:  ST1_ASCRC5_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P5\n",
      "\t\tBit:  ST1_ASCRC6_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P6\n",
      "\t\tBit:  ST1_ASCRC7_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P7\n",
      "\t\tBit:  ST1_ASCRC8_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P8\n",
      "\t\tBit:  ST1_ASCRC9_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_WR_P9\n",
      "\t\tBit:  ST1_ASCRC10_WRCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_STATUS\n",
      "\t\tBit:  ST1_ASCRC10_ERRFLAG [9]\n",
      "\t\tBit:  ST1_ASCRC9_ERRFLAG [8]\n",
      "\t\tBit:  ST1_ASCRC8_ERRFLAG [7]\n",
      "\t\tBit:  ST1_ASCRC7_ERRFLAG [6]\n",
      "\t\tBit:  ST1_ASCRC6_ERRFLAG [5]\n",
      "\t\tBit:  ST1_ASCRC5_ERRFLAG [4]\n",
      "\t\tBit:  ST1_ASCRC4_ERRFLAG [3]\n",
      "\t\tBit:  ST1_ASCRC3_ERRFLAG [2]\n",
      "\t\tBit:  ST1_ASCRC2_ERRFLAG [1]\n",
      "\t\tBit:  ST1_ASCRC1_ERRFLAG [0]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P0\n",
      "\t\tBit:  ST1_ASCRC1_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P1\n",
      "\t\tBit:  ST1_ASCRC2_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P2\n",
      "\t\tBit:  ST1_ASCRC3_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P3\n",
      "\t\tBit:  ST1_ASCRC4_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P4\n",
      "\t\tBit:  ST1_ASCRC5_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P5\n",
      "\t\tBit:  ST1_ASCRC6_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P6\n",
      "\t\tBit:  ST1_ASCRC7_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P7\n",
      "\t\tBit:  ST1_ASCRC8_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P8\n",
      "\t\tBit:  ST1_ASCRC9_RDCRC [0, 31]\n",
      "\t[Register] ST1_ASIL_CRC_RD_P9\n",
      "\t\tBit:  ST1_ASCRC10_RDCRC [0, 31]\n",
      "\t[Register] ST1_PPT_UPDATE_CTL_P1\n",
      "\t\tBit:  ST1_PPT_UPDATE [0]\n",
      "\t[Register] ST1_PIX_DMYREG\n",
      "\t\tBit:  ST1_RD_HSYNC_COUNT [16, 29]\n",
      "\t\tBit:  ST1_RD_DE_COUNT [0, 11]\n",
      "\t[Register] ST1_IP_CHECKSUM_P0\n",
      "\t\tBit:  ST1_RD_IP_CHECKSUM0 [0, 31]\n",
      "\t[Register] ST1_IP_CHECKSUM_P1\n",
      "\t\tBit:  ST1_RD_IP_CHECKSUM1 [0, 7]\n",
      "\t[Register] ST1_COEF_RAM_CTL_P0\n",
      "\t\tBit:  ST1_COEFM_ADDR [0, 11]\n",
      "\t[Register] ST1_COEF_RAM_CTL_P1\n",
      "\t\tBit:  ST1_COEFM_WR_DATA [0, 31]\n",
      "\t[Register] ST1_COEF_RAM_CTL_P2\n",
      "\t\tBit:  ST1_COEFM_RD_DATA [0, 31]\n",
      "\t[Register] ST1_SHAPE_RAM_CTL_P0\n",
      "\t\tBit:  ST1_SHAPEM_ADDR [0, 7]\n",
      "\t[Register] ST1_SHAPE_RAM_CTL_P1\n",
      "\t\tBit:  ST1_SHAPEM_WR_DATA [0, 31]\n",
      "\t[Register] ST1_SHAPE_RAM_CTL_P2\n",
      "\t\tBit:  ST1_SHAPEM_RD_DATA [0, 31]\n",
      "\t[Register] ST1_PIXEL_CTRL_P0\n",
      "\t\tBit:  ST1_PIX_PIN_SEL [31]\n",
      "\t\tBit:  ST1_PIX_LVB_SEL [30]\n",
      "\t\tBit:  ST1_DE_COMPENSATE_MODE [28]\n",
      "\t\tBit:  ST1_PIX_DMY6 [27]\n",
      "\t\tBit:  ST1_SS [24]\n",
      "\t\tBit:  ST1_EPF [16, 17]\n",
      "\t\tBit:  ST1_FHRE [0, 12]\n",
      "\t[Register] ST1_PIXEL_CTRL_P1\n",
      "\t\tBit:  ST1_PIX_DMY3 [24, 31]\n",
      "\t\tBit:  ST1_PIX_DMY2 [16, 23]\n",
      "\t\tBit:  ST1_PIX_LVPORT_SWAP [14, 15]\n",
      "\t\tBit:  ST1_PIX_FLAG_POL [12, 13]\n",
      "\t\tBit:  ST1_PIX_DMY1 [9, 11]\n",
      "\t\tBit:  ST1_IP_CHECKSUM_STOP [7]\n",
      "\t\tBit:  ST1_PIX_RESO_LP [6]\n",
      "\t\tBit:  ST1_IP_CHECKSUM_ON [0, 2]\n",
      "\t[Register] ST1_PIX_SAFETY_P0\n",
      "\t\tBit:  ST1_LVLOCKOFF [30]\n",
      "\t\tBit:  ST1_COM_ENADTC [28]\n",
      "\t\tBit:  ST1_NCDEN [24]\n",
      "\t\tBit:  ST1_DP_FAULT_DISCHARGE_TIME [21, 23]\n",
      "\t\tBit:  ST1_DP_FAULT_TRANS_TIME [16, 20]\n",
      "\t\tBit:  ST1_NORFLM [12, 15]\n",
      "\t\tBit:  ST1_DP_FAULT_STOP_TIME [8, 11]\n",
      "\t\tBit:  ST1_VSMSK [7]\n",
      "\t\tBit:  ST1_HSMSK [6]\n",
      "\t\tBit:  ST1_DP_FAULT_DET_MODE [4]\n",
      "\t\tBit:  ST1_ACLN [1, 3]\n",
      "\t\tBit:  ST1_ACLNEN [0]\n",
      "\t[Register] ST1_PIX_SAFETY_P1\n",
      "\t\tBit:  ST1_TVDMAX [16, 27]\n",
      "\t\tBit:  ST1_TVDMIN [0, 11]\n",
      "\t[Register] ST1_TIG_P0\n",
      "\t\tBit:  ST1_TIG_CYC1 [24, 31]\n",
      "\t\tBit:  ST1_TIP_SEL [16, 18]\n",
      "\t\tBit:  ST1_TIG_CYC0 [8, 15]\n",
      "\t\tBit:  ST1_TIGON [0]\n",
      "\t[Register] ST1_TIG_P1\n",
      "\t\tBit:  ST1_TIG_CYC3 [8, 15]\n",
      "\t\tBit:  ST1_TIG_CYC2 [0, 7]\n",
      "\t[Register] ST1_TIG_P2\n",
      "\t\tBit:  ST1_TIG_PAT04 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT03 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT02 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT01 [0, 6]\n",
      "\t[Register] ST1_TIG_P3\n",
      "\t\tBit:  ST1_TIG_PAT08 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT07 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT06 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT05 [0, 6]\n",
      "\t[Register] ST1_TIG_P4\n",
      "\t\tBit:  ST1_TIG_PAT12 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT11 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT10 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT09 [0, 6]\n",
      "\t[Register] ST1_TIG_P5\n",
      "\t\tBit:  ST1_TIG_PAT16 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT15 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT14 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT13 [0, 6]\n",
      "\t[Register] ST1_TIG_P6\n",
      "\t\tBit:  ST1_TIG_PAT20 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT19 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT18 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT17 [0, 6]\n",
      "\t[Register] ST1_TIG_P7\n",
      "\t\tBit:  ST1_TIG_PAT24 [24, 30]\n",
      "\t\tBit:  ST1_TIG_PAT23 [16, 22]\n",
      "\t\tBit:  ST1_TIG_PAT22 [8, 14]\n",
      "\t\tBit:  ST1_TIG_PAT21 [0, 6]\n",
      "\t[Register] ST1_TIG_P8\n",
      "\t\tBit:  ST1_TIG_DUR16 [30, 31]\n",
      "\t\tBit:  ST1_TIG_DUR15 [28, 29]\n",
      "\t\tBit:  ST1_TIG_DUR14 [26, 27]\n",
      "\t\tBit:  ST1_TIG_DUR13 [24, 25]\n",
      "\t\tBit:  ST1_TIG_DUR12 [22, 23]\n",
      "\t\tBit:  ST1_TIG_DUR11 [20, 21]\n",
      "\t\tBit:  ST1_TIG_DUR10 [18, 19]\n",
      "\t\tBit:  ST1_TIG_DUR09 [16, 17]\n",
      "\t\tBit:  ST1_TIG_DUR08 [14, 15]\n",
      "\t\tBit:  ST1_TIG_DUR07 [12, 13]\n",
      "\t\tBit:  ST1_TIG_DUR06 [10, 11]\n",
      "\t\tBit:  ST1_TIG_DUR05 [8, 9]\n",
      "\t\tBit:  ST1_TIG_DUR04 [6, 7]\n",
      "\t\tBit:  ST1_TIG_DUR03 [4, 5]\n",
      "\t\tBit:  ST1_TIG_DUR02 [2, 3]\n",
      "\t\tBit:  ST1_TIG_DUR01 [0, 1]\n",
      "\t[Register] ST1_TIG_P9\n",
      "\t\tBit:  ST1_TIG_FLK_SELECT [20, 22]\n",
      "\t\tBit:  ST1_TIG_GRAY_SELECT [18, 19]\n",
      "\t\tBit:  ST1_TIG_VBW_SELECT [16, 17]\n",
      "\t\tBit:  ST1_TIG_DUR24 [14, 15]\n",
      "\t\tBit:  ST1_TIG_DUR23 [12, 13]\n",
      "\t\tBit:  ST1_TIG_DUR22 [10, 11]\n",
      "\t\tBit:  ST1_TIG_DUR21 [8, 9]\n",
      "\t\tBit:  ST1_TIG_DUR20 [6, 7]\n",
      "\t\tBit:  ST1_TIG_DUR19 [4, 5]\n",
      "\t\tBit:  ST1_TIG_DUR18 [2, 3]\n",
      "\t\tBit:  ST1_TIG_DUR17 [0, 1]\n",
      "\t[Register] ST1_TIG_P10\n",
      "\t\tBit:  ST1_TIP_VBW_R [16, 25]\n",
      "\t\tBit:  ST1_TIG_V_CHESS [8, 13]\n",
      "\t\tBit:  ST1_TIG_H_CHESS [0, 5]\n",
      "\t[Register] ST1_TIG_P11\n",
      "\t\tBit:  ST1_TIP_FLK_R [20, 29]\n",
      "\t\tBit:  ST1_TIP_VBW_B [10, 19]\n",
      "\t\tBit:  ST1_TIP_VBW_G [0, 9]\n",
      "\t[Register] ST1_TIG_P12\n",
      "\t\tBit:  ST1_TIP_FLK_B [10, 19]\n",
      "\t\tBit:  ST1_TIP_FLK_G [0, 9]\n",
      "\t[Register] ST1_TIG_P13\n",
      "\t\tBit:  ST1_TIP_FREE_SLDIMG_G [16, 25]\n",
      "\t\tBit:  ST1_TIP_FREE_SLDIMG_R [0, 9]\n",
      "\t[Register] ST1_TIG_P14\n",
      "\t\tBit:  ST1_TIP_FREE_SLDIMG_B [0, 9]\n",
      "\t[Register] ST1_TIG_P15\n",
      "\t\tBit:  ST1_TIP_BGCOLOR [16, 25]\n",
      "\t\tBit:  ST1_TIP_FGMODE [12, 14]\n",
      "\t\tBit:  ST1_TIP_BGMODE [8, 10]\n",
      "\t\tBit:  ST1_TIGSTOP [7]\n",
      "\t\tBit:  ST1_DBISTMASK [6]\n",
      "\t\tBit:  ST1_THBP [0, 5]\n",
      "\t[Register] ST1_TIG_P16\n",
      "\t\tBit:  ST1_TIP_FGX [16, 30]\n",
      "\t\tBit:  ST1_TIP_FGCOLOR [0, 9]\n",
      "\t[Register] ST1_TIG_P17\n",
      "\t\tBit:  ST1_TIP_FGWIDTH [16, 30]\n",
      "\t\tBit:  ST1_TIP_FGY [0, 12]\n",
      "\t[Register] ST1_TIG_P18\n",
      "\t\tBit:  ST1_TIP_FGHIGHT [0, 12]\n",
      "\t[Register] ST1_ASIL_CRC_P0\n",
      "\t\tBit:  ST1_ASCRC_STOP [16]\n",
      "\t\tBit:  ST1_ASCRC_POLYNOMIAL_MODE [13, 15]\n",
      "\t\tBit:  ST1_ASCRC_INPUT_MODE [12]\n",
      "\t\tBit:  ST1_ASCRC_MODE [11]\n",
      "\t\tBit:  ST1_ASCRC_AREA10_SET [10]\n",
      "\t\tBit:  ST1_ASCRC_AREA9_SET [9]\n",
      "\t\tBit:  ST1_ASCRC_AREA8_SET [8]\n",
      "\t\tBit:  ST1_ASCRC_AREA7_SET [7]\n",
      "\t\tBit:  ST1_ASCRC_AREA6_SET [6]\n",
      "\t\tBit:  ST1_ASCRC_AREA5_SET [5]\n",
      "\t\tBit:  ST1_ASCRC_AREA4_SET [4]\n",
      "\t\tBit:  ST1_ASCRC_AREA3_SET [3]\n",
      "\t\tBit:  ST1_ASCRC_AREA2_SET [2]\n",
      "\t\tBit:  ST1_ASCRC_AREA1_SET [1]\n",
      "\t\tBit:  ST1_ASCRC_EN [0]\n",
      "\t[Register] ST1_ASIL_CRC_P1\n",
      "\t\tBit:  ST1_ASCRC1_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC1_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P2\n",
      "\t\tBit:  ST1_ASCRC1_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC1_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P3\n",
      "\t\tBit:  ST1_ASCRC2_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC2_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P4\n",
      "\t\tBit:  ST1_ASCRC2_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC2_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P5\n",
      "\t\tBit:  ST1_ASCRC3_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC3_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P6\n",
      "\t\tBit:  ST1_ASCRC3_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC3_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P7\n",
      "\t\tBit:  ST1_ASCRC4_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC4_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P8\n",
      "\t\tBit:  ST1_ASCRC4_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC4_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P9\n",
      "\t\tBit:  ST1_ASCRC5_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC5_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P10\n",
      "\t\tBit:  ST1_ASCRC5_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC5_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P11\n",
      "\t\tBit:  ST1_ASCRC6_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC6_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P12\n",
      "\t\tBit:  ST1_ASCRC6_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC6_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P13\n",
      "\t\tBit:  ST1_ASCRC7_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC7_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P14\n",
      "\t\tBit:  ST1_ASCRC7_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC7_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P15\n",
      "\t\tBit:  ST1_ASCRC8_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC8_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P16\n",
      "\t\tBit:  ST1_ASCRC8_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC8_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P17\n",
      "\t\tBit:  ST1_ASCRC9_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC9_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P18\n",
      "\t\tBit:  ST1_ASCRC9_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC9_SR [0, 11]\n",
      "\t[Register] ST1_ASIL_CRC_P19\n",
      "\t\tBit:  ST1_ASCRC10_EC [16, 30]\n",
      "\t\tBit:  ST1_ASCRC10_SC [0, 14]\n",
      "\t[Register] ST1_ASIL_CRC_P20\n",
      "\t\tBit:  ST1_ASCRC10_ER [16, 27]\n",
      "\t\tBit:  ST1_ASCRC10_SR [0, 11]\n",
      "\t[Register] ST1_COLOR_TEMP_P0\n",
      "\t\tBit:  ST1_CTA_PERIOD_DOWN [24, 31]\n",
      "\t\tBit:  ST1_CTA_PERIOD_UP [16, 23]\n",
      "\t\tBit:  ST1_CT_SEL [8, 15]\n",
      "\t\tBit:  ST1_CTA_AUTO [0]\n",
      "\t[Register] ST1_COLOR_TEMP_P1\n",
      "\t\tBit:  ST1_CTA_METHOD_UP [4, 6]\n",
      "\t\tBit:  ST1_CTA_METHOD_DOWN [0, 2]\n",
      "\t[Register] ST1_FRC_P0\n",
      "\t\tBit:  ST1_DFRC_FULL_COLOR_ON [17]\n",
      "\t\tBit:  ST1_DFRC_FRC_MODE_ON [16]\n",
      "\t\tBit:  ST1_DFRC_RPLUS [12, 15]\n",
      "\t\tBit:  ST1_DFRC_BPLUS [8, 11]\n",
      "\t\tBit:  ST1_DFRC_ON [7]\n",
      "\t\tBit:  ST1_DFRC_T_SEL [4, 5]\n",
      "\t\tBit:  ST1_DITHER_FRC_KIND [0, 2]\n",
      "\t[Register] ST1_FRC_P1\n",
      "\t\tBit:  ST1_DFRC_G_Y_PARA [24, 31]\n",
      "\t\tBit:  ST1_DFRC_G_X_PARA [16, 23]\n",
      "\t\tBit:  ST1_DFRC_R_Y_PARA [8, 15]\n",
      "\t\tBit:  ST1_DFRC_R_X_PARA [0, 7]\n",
      "\t[Register] ST1_FRC_P2\n",
      "\t\tBit:  ST1_DFRC_B_O_PARA [28, 31]\n",
      "\t\tBit:  ST1_DFRC_R_O_PARA [20, 23]\n",
      "\t\tBit:  ST1_DFRC_G_O_PARA [16, 19]\n",
      "\t\tBit:  ST1_DFRC_B_Y_PARA [8, 15]\n",
      "\t\tBit:  ST1_DFRC_B_X_PARA [0, 7]\n",
      "\t[Register] ST1_FRC_P3\n",
      "\t\tBit:  ST1_DITHER_FRAME_LUT0 [0, 31]\n",
      "\t[Register] ST1_FRC_P4\n",
      "\t\tBit:  ST1_DITHER_FRAME_LUT1 [0, 31]\n",
      "\t[Register] ST1_FRC_P5\n",
      "\t\tBit:  ST1_DITHER_FRAME_LUT2 [0, 31]\n",
      "\t[Register] ST1_FRC_P6\n",
      "\t\tBit:  ST1_DITHER_FRAME_LUT3 [0, 31]\n",
      "\t[Register] ST1_FRC_P7\n",
      "\t\tBit:  ST1_DITHER_MATRIX_LUT0 [0, 31]\n",
      "\t[Register] ST1_FRC_P8\n",
      "\t\tBit:  ST1_DITHER_MATRIX_LUT1 [0, 31]\n",
      "\t[Register] ST1_PIX_IF_P0\n",
      "\t\tBit:  ST1_EDP_PSEL [8, 9]\n",
      "\t\tBit:  ST1_VSPL [7]\n",
      "\t\tBit:  ST1_HSPL [6]\n",
      "\t\tBit:  ST1_EPL [5]\n",
      "\t\tBit:  ST1_LVFMT [3]\n",
      "\t\tBit:  ST1_COLMOD [2]\n",
      "\t\tBit:  ST1_DPSYNM [0, 1]\n",
      "\t[Register] ST1_PIX_IF_P1\n",
      "\t\tBit:  ST1_DPVFP [16, 27]\n",
      "\t\tBit:  ST1_DPVBP [0, 11]\n",
      "\t[Register] ST1_PIX_IF_P2\n",
      "\t\tBit:  ST1_DPHFP [16, 27]\n",
      "\t\tBit:  ST1_DPHBP [0, 11]\n",
      "\t[Register] ST1_PPT_UPDATE_CTL_P0\n",
      "\t\tBit:  ST1_PPT_UP_EN1 [1]\n",
      "\t\tBit:  ST1_PPT_UP_EN0 [0]\n",
      "\t[Register] ST1_DISP_MODE\n",
      "\t\tBit:  ST1_VIDEO_MODE_SEL [2]\n",
      "\t\tBit:  ST1_DM [1]\n",
      "\t\tBit:  ST1_RM [0]\n",
      "\t[Register] ST1_RAM_TEST_P0\n",
      "\t\tBit:  ST1_T_ADDCNVOFF_RD [9]\n",
      "\t\tBit:  ST1_T_ADDCNVOFF_WT [8]\n",
      "\t\tBit:  ST1_T_TRPD_TM [3, 7]\n",
      "\t\tBit:  ST1_T_RAMOTRRD_AT_STR [2]\n",
      "\t\tBit:  ST1_T_RAMOADD_AT_STR [1]\n",
      "\t\tBit:  ST1_T_RAMD_AT_STR [0]\n",
      "\t[Register] ST1_PIX_FUNC_TEST\n",
      "\t\tBit:  ST1_TIG_PATH [1]\n",
      "\t\tBit:  ST1_T_MODE_BURNIN [0]\n",
      "\t[Register] LD_ICON_INDICATOR_P0\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR0 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P1\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR1 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P2\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR2 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P3\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR3 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P4\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR4 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P5\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR5 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P6\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR6 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P7\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR7 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P8\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR8 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P9\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR9 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P10\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR10 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P11\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR11 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P12\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR12 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P13\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR13 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P14\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR14 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P15\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR15 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P16\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR16 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P17\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR17 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P18\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR18 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P19\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR19 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P20\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR20 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P21\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR21 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P22\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR22 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P23\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR23 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P24\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR24 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P25\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR25 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P26\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR26 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P27\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR27 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P28\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR28 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P29\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR29 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P30\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR30 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P31\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR31 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P32\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR32 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P33\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR33 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P34\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR34 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P35\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR35 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P36\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR36 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P37\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR37 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P38\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR38 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P39\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR39 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P40\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR40 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P41\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR41 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P42\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR42 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P43\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR43 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P44\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR44 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P45\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR45 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P46\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR46 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P47\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR47 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P48\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR48 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P49\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR49 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P50\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR50 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P51\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR51 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P52\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR52 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P53\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR53 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P54\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR54 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P55\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR55 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P56\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR56 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P57\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR57 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P58\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR58 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P59\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR59 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P60\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR60 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P61\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR61 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P62\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR62 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P63\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR63 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P64\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR64 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P65\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR65 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P66\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR66 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P67\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR67 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P68\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR68 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P69\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR69 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P70\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR70 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P71\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR71 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P72\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR72 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P73\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR73 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P74\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR74 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P75\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR75 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P76\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR76 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P77\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR77 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P78\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR78 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P79\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR79 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P80\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR80 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P81\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR81 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P82\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR82 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P83\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR83 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P84\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR84 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P85\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR85 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P86\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR86 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P87\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR87 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P88\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR88 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P89\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR89 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P90\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR90 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P91\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR91 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P92\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR92 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P93\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR93 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P94\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR94 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P95\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR95 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P96\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR96 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P97\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR97 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P98\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR98 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P99\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR99 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P100\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR100 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P101\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR101 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P102\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR102 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P103\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR103 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P104\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR104 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P105\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR105 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P106\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR106 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P107\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR107 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P108\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR108 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P109\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR109 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P110\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR110 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P111\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR111 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P112\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR112 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P113\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR113 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P114\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR114 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P115\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR115 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P116\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR116 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P117\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR117 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P118\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR118 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P119\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR119 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P120\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR120 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P121\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR121 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P122\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR122 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P123\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR123 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P124\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR124 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P125\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR125 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P126\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR126 [0, 31]\n",
      "\t[Register] LD_ICON_INDICATOR_P127\n",
      "\t\tBit:  LD_TELL_TALE_AREA_INDICATOR127 [0, 31]\n",
      "\t[Register] ST0_DISPLAY_BRIGHTNESS\n",
      "\t\tBit:  ST0_DBV [0, 15]\n",
      "\t[Register] ST1_DISPLAY_BRIGHTNESS\n",
      "\t\tBit:  ST1_DBV [0, 15]\n",
      "\t[Register] ST0_DISPLAY_BRIGHTNESS_STATUS\n",
      "\t\tBit:  ST0_RD_DBV [0, 15]\n",
      "\t[Register] ST1_DISPLAY_BRIGHTNESS_STATUS\n",
      "\t\tBit:  ST1_RD_DBV [0, 15]\n",
      "\t[Register] ST0_LD_FIFO_CTRL\n",
      "\t\tBit:  ST0_LD_FIFO_POP [15]\n",
      "\t\tBit:  ST0_LD_BL_DTO_SEL [10]\n",
      "\t\tBit:  ST0_LD_FIFO_RST [9]\n",
      "\t\tBit:  ST0_LD_BL_CRC_ON [8]\n",
      "\t\tBit:  ST0_LD_BL_DTO_ADD [0, 7]\n",
      "\t[Register] ST0_LD_IP_OUTPUT\n",
      "\t\tBit:  ST0_LD_BL_DTO [0, 31]\n",
      "\t[Register] ST0_LD_FIFO_STATUS\n",
      "\t\tBit:  ST0_LD_FIFO_OVERFLOW [0]\n",
      "\t[Register] ST0_LD_READ_STATUS0\n",
      "\t\tBit:  ST0_LD_READ_STATUS0 [0, 31]\n",
      "\t[Register] ST0_LD_READ_STATUS1\n",
      "\t\tBit:  ST0_LD_READ_STATUS1 [0, 31]\n",
      "\t[Register] ST0_LD_READ_STATUS2\n",
      "\t\tBit:  ST0_LD_READ_STATUS2 [0, 31]\n",
      "\t[Register] ST0_LD_READ_STATUS3\n",
      "\t\tBit:  ST0_LD_READ_STATUS3 [0, 31]\n",
      "\t[Register] ST0_LD_CRC_READ\n",
      "\t\tBit:  ST0_LD_READ_CRC [0, 31]\n",
      "\t[Register] ST1_LD_FIFO_CTRL\n",
      "\t\tBit:  ST1_LD_FIFO_POP [15]\n",
      "\t\tBit:  ST1_LD_BL_DTO_SEL [10]\n",
      "\t\tBit:  ST1_LD_FIFO_RST [9]\n",
      "\t\tBit:  ST1_LD_BL_CRC_ON [8]\n",
      "\t\tBit:  ST1_LD_BL_DTO_ADD [0, 7]\n",
      "\t[Register] ST1_LD_FIFO_STATUS\n",
      "\t\tBit:  ST1_LD_FIFO_OVERFLOW [0]\n",
      "\t[Register] ST1_LD_IP_OUTPUT\n",
      "\t\tBit:  ST1_LD_BL_DTO [0, 31]\n",
      "\t[Register] ST1_LD_READ_STATUS0\n",
      "\t\tBit:  ST1_LD_READ_STATUS0 [0, 31]\n",
      "\t[Register] ST1_LD_READ_STATUS1\n",
      "\t\tBit:  ST1_LD_READ_STATUS1 [0, 31]\n",
      "\t[Register] ST1_LD_READ_STATUS2\n",
      "\t\tBit:  ST1_LD_READ_STATUS2 [0, 31]\n",
      "\t[Register] ST1_LD_READ_STATUS3\n",
      "\t\tBit:  ST1_LD_READ_STATUS3 [0, 31]\n",
      "\t[Register] ST1_LD_CRC_READ\n",
      "\t\tBit:  ST1_LD_READ_CRC [0, 31]\n",
      "\t[Register] ST0_DGAMMA_P0\n",
      "\t\tBit:  ST0_GAM_8BIT_ON [7]\n",
      "\t\tBit:  ST0_GCSEL [4]\n",
      "\t\tBit:  ST0_BR1_X [1, 2]\n",
      "\t\tBit:  ST0_GAMADJ [0]\n",
      "\t[Register] ST0_DGAMMA_P1\n",
      "\t\tBit:  ST0_GAM2_R_TS1 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS1 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS1 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS1 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P2\n",
      "\t\tBit:  ST0_GAM0_G_TS1 [24, 31]\n",
      "\t\tBit:  ST0_BR0_G_TS1 [16, 23]\n",
      "\t\tBit:  ST0_TILT1_R_TS1 [12, 15]\n",
      "\t\tBit:  ST0_TILT0_R_TS1 [8, 11]\n",
      "\t\tBit:  ST0_BR1_R_TS1 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P3\n",
      "\t\tBit:  ST0_TILT1_G_TS1 [28, 31]\n",
      "\t\tBit:  ST0_TILT0_G_TS1 [24, 27]\n",
      "\t\tBit:  ST0_BR1_G_TS1 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_G_TS1 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_G_TS1 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P4\n",
      "\t\tBit:  ST0_GAM2_B_TS1 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_B_TS1 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_B_TS1 [8, 15]\n",
      "\t\tBit:  ST0_BR0_B_TS1 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P5\n",
      "\t\tBit:  ST0_TILT1_B_TS1 [12, 15]\n",
      "\t\tBit:  ST0_TILT0_B_TS1 [8, 11]\n",
      "\t\tBit:  ST0_BR1_B_TS1 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P6\n",
      "\t\tBit:  ST0_GAM2_R_TS2 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS2 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS2 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS2 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P7\n",
      "\t\tBit:  ST0_GAM1_G_TS2 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS2 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS2 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS2 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P8\n",
      "\t\tBit:  ST0_GAM0_B_TS2 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS2 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS2 [8, 15]\n",
      "\t\tBit:  ST0_GAM2_G_TS2 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P9\n",
      "\t\tBit:  ST0_BR1_B_TS2 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS2 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS2 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P10\n",
      "\t\tBit:  ST0_GAM2_R_TS3 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS3 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS3 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS3 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P11\n",
      "\t\tBit:  ST0_GAM1_G_TS3 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS3 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS3 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS3 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P12\n",
      "\t\tBit:  ST0_GAM0_B_TS3 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS3 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS3 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P13\n",
      "\t\tBit:  ST0_GAM2_G_TS3 [24, 31]\n",
      "\t\tBit:  ST0_BR1_B_TS3 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS3 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS3 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P14\n",
      "\t\tBit:  ST0_GAM2_R_TS4 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS4 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS4 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS4 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P15\n",
      "\t\tBit:  ST0_GAM1_G_TS4 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS4 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS4 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS4 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P16\n",
      "\t\tBit:  ST0_GAM0_B_TS4 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS4 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS4 [8, 15]\n",
      "\t\tBit:  ST0_GAM2_G_TS4 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P17\n",
      "\t\tBit:  ST0_BR1_B_TS4 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS4 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS4 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P18\n",
      "\t\tBit:  ST0_GAM2_R_TS5 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS5 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS5 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS5 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P19\n",
      "\t\tBit:  ST0_GAM1_G_TS5 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS5 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS5 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS5 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P20\n",
      "\t\tBit:  ST0_GAM0_B_TS5 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS5 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS5 [8, 15]\n",
      "\t\tBit:  ST0_GAM2_G_TS5 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P21\n",
      "\t\tBit:  ST0_BR1_B_TS5 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS5 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS5 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P22\n",
      "\t\tBit:  ST0_GAM2_R_TS6 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS6 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS6 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS6 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P23\n",
      "\t\tBit:  ST0_GAM1_G_TS6 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS6 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS6 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS6 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P24\n",
      "\t\tBit:  ST0_GAM0_B_TS6 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS6 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS6 [8, 15]\n",
      "\t\tBit:  ST0_GAM2_G_TS6 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P25\n",
      "\t\tBit:  ST0_BR1_B_TS6 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS6 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS6 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P26\n",
      "\t\tBit:  ST0_GAM2_R_TS7 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS7 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS7 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS7 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P27\n",
      "\t\tBit:  ST0_GAM1_G_TS7 [24, 31]\n",
      "\t\tBit:  ST0_GAM0_G_TS7 [16, 23]\n",
      "\t\tBit:  ST0_BR0_G_TS7 [8, 15]\n",
      "\t\tBit:  ST0_BR1_R_TS7 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P28\n",
      "\t\tBit:  ST0_GAM0_B_TS7 [24, 31]\n",
      "\t\tBit:  ST0_BR0_B_TS7 [16, 23]\n",
      "\t\tBit:  ST0_BR1_G_TS7 [8, 15]\n",
      "\t\tBit:  ST0_GAM2_G_TS7 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P29\n",
      "\t\tBit:  ST0_BR1_B_TS7 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_B_TS7 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_B_TS7 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P30\n",
      "\t\tBit:  ST0_GAM2_R_TS8 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_R_TS8 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_R_TS8 [8, 15]\n",
      "\t\tBit:  ST0_BR0_R_TS8 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P31\n",
      "\t\tBit:  ST0_GAM0_G_TS8 [24, 31]\n",
      "\t\tBit:  ST0_BR0_G_TS8 [16, 23]\n",
      "\t\tBit:  ST0_TILT1_R_TS8 [12, 15]\n",
      "\t\tBit:  ST0_TILT0_R_TS8 [8, 11]\n",
      "\t\tBit:  ST0_BR1_R_TS8 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P32\n",
      "\t\tBit:  ST0_TILT1_G_TS8 [28, 31]\n",
      "\t\tBit:  ST0_TILT0_G_TS8 [24, 27]\n",
      "\t\tBit:  ST0_BR1_G_TS8 [16, 23]\n",
      "\t\tBit:  ST0_GAM2_G_TS8 [8, 15]\n",
      "\t\tBit:  ST0_GAM1_G_TS8 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P33\n",
      "\t\tBit:  ST0_GAM2_B_TS8 [24, 31]\n",
      "\t\tBit:  ST0_GAM1_B_TS8 [16, 23]\n",
      "\t\tBit:  ST0_GAM0_B_TS8 [8, 15]\n",
      "\t\tBit:  ST0_BR0_B_TS8 [0, 7]\n",
      "\t[Register] ST0_DGAMMA_P34\n",
      "\t\tBit:  ST0_TILT1_B_TS8 [12, 15]\n",
      "\t\tBit:  ST0_TILT0_B_TS8 [8, 11]\n",
      "\t\tBit:  ST0_BR1_B_TS8 [0, 7]\n",
      "\t[Register] ST0_CE_P0\n",
      "\t\tBit:  ST0_W_POINT_B [24, 31]\n",
      "\t\tBit:  ST0_W_POINT_G [16, 23]\n",
      "\t\tBit:  ST0_W_POINT_R [8, 15]\n",
      "\t\tBit:  ST0_W_X4 [7]\n",
      "\t\tBit:  ST0_W_X2 [6]\n",
      "\t\tBit:  ST0_X2 [5]\n",
      "\t\tBit:  ST0_CSM_HI_LIM [4]\n",
      "\t\tBit:  ST0_CSM_LOW_LIM [3]\n",
      "\t\tBit:  ST0_SEL_COLOR_MIX [2]\n",
      "\t\tBit:  ST0_CSM_ON [0]\n",
      "\t[Register] ST0_CE_P1\n",
      "\t\tBit:  ST0_G_POINT_R [24, 31]\n",
      "\t\tBit:  ST0_R_POINT_B [16, 23]\n",
      "\t\tBit:  ST0_R_POINT_G [8, 15]\n",
      "\t\tBit:  ST0_R_POINT_R [0, 7]\n",
      "\t[Register] ST0_CE_P2\n",
      "\t\tBit:  ST0_B_POINT_G [24, 31]\n",
      "\t\tBit:  ST0_B_POINT_R [16, 23]\n",
      "\t\tBit:  ST0_G_POINT_B [8, 15]\n",
      "\t\tBit:  ST0_G_POINT_G [0, 7]\n",
      "\t[Register] ST0_CE_P3\n",
      "\t\tBit:  ST0_C_POINT_B [24, 31]\n",
      "\t\tBit:  ST0_C_POINT_G [16, 23]\n",
      "\t\tBit:  ST0_C_POINT_R [8, 15]\n",
      "\t\tBit:  ST0_B_POINT_B [0, 7]\n",
      "\t[Register] ST0_CE_P4\n",
      "\t\tBit:  ST0_Y_POINT_R [24, 31]\n",
      "\t\tBit:  ST0_M_POINT_B [16, 23]\n",
      "\t\tBit:  ST0_M_POINT_G [8, 15]\n",
      "\t\tBit:  ST0_M_POINT_R [0, 7]\n",
      "\t[Register] ST0_CE_P5\n",
      "\t\tBit:  ST0_SEL_COLOR0_BEF_G [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR0_BEF_R [16, 23]\n",
      "\t\tBit:  ST0_Y_POINT_B [8, 15]\n",
      "\t\tBit:  ST0_Y_POINT_G [0, 7]\n",
      "\t[Register] ST0_CE_P6\n",
      "\t\tBit:  ST0_SEL_COLOR0_AFT_B [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR0_AFT_G [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR0_AFT_R [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR0_BEF_B [0, 7]\n",
      "\t[Register] ST0_CE_P7\n",
      "\t\tBit:  ST0_SEL_COLOR1_BEF_B [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR1_BEF_G [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR1_BEF_R [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR0_AREA [0, 7]\n",
      "\t[Register] ST0_CE_P8\n",
      "\t\tBit:  ST0_SEL_COLOR1_AREA [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR1_AFT_B [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR1_AFT_G [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR1_AFT_R [0, 7]\n",
      "\t[Register] ST0_CE_P9\n",
      "\t\tBit:  ST0_SEL_COLOR2_AFT_R [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR2_BEF_B [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR2_BEF_G [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR2_BEF_R [0, 7]\n",
      "\t[Register] ST0_CE_P10\n",
      "\t\tBit:  ST0_SEL_COLOR3_BEF_R [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR2_AREA [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR2_AFT_B [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR2_AFT_G [0, 7]\n",
      "\t[Register] ST0_CE_P11\n",
      "\t\tBit:  ST0_SEL_COLOR3_AFT_G [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR3_AFT_R [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR3_BEF_B [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR3_BEF_G [0, 7]\n",
      "\t[Register] ST0_CE_P12\n",
      "\t\tBit:  ST0_SEL_COLOR4_BEF_G [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR4_BEF_R [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR3_AREA [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR3_AFT_B [0, 7]\n",
      "\t[Register] ST0_CE_P13\n",
      "\t\tBit:  ST0_SEL_COLOR4_AFT_B [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR4_AFT_G [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR4_AFT_R [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR4_BEF_B [0, 7]\n",
      "\t[Register] ST0_CE_P14\n",
      "\t\tBit:  ST0_SEL_COLOR5_BEF_B [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR5_BEF_G [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR5_BEF_R [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR4_AREA [0, 7]\n",
      "\t[Register] ST0_CE_P15\n",
      "\t\tBit:  ST0_SEL_COLOR5_AREA [24, 31]\n",
      "\t\tBit:  ST0_SEL_COLOR5_AFT_B [16, 23]\n",
      "\t\tBit:  ST0_SEL_COLOR5_AFT_G [8, 15]\n",
      "\t\tBit:  ST0_SEL_COLOR5_AFT_R [0, 7]\n",
      "\t[Register] ST0_CE_P16\n",
      "\t\tBit:  ST0_CSM_DITHER_KIND [1, 2]\n",
      "\t\tBit:  ST0_CSM_FRC_ON [0]\n",
      "\t[Register] ST0_LD_P0\n",
      "\t\tBit:  ST0_CMB [0, 15]\n",
      "\t[Register] ST0_LD_P1\n",
      "\t\tBit:  ST0_LOCAL_LED [15]\n",
      "\t\tBit:  ST0_BCTRL [13]\n",
      "\t\tBit:  ST0_DD [11]\n",
      "\t\tBit:  ST0_BL [10]\n",
      "\t\tBit:  ST0_LOCAL_ON [7]\n",
      "\t\tBit:  ST0_SRE_ON [6]\n",
      "\t\tBit:  ST0_SRE [4, 5]\n",
      "\t\tBit:  ST0_C1 [1]\n",
      "\t\tBit:  ST0_C0 [0]\n",
      "\t[Register] ST0_LD_P2\n",
      "\t\tBit:  ST0_LO_CR_INI1 [24, 31]\n",
      "\t\tBit:  ST0_BR_SET1 [16, 23]\n",
      "\t\tBit:  ST0_BR_INI1 [9, 15]\n",
      "\t\tBit:  ST0_AUTO_IMAGE1 [8]\n",
      "\t\tBit:  ST0_BL_PERCENT1 [1, 7]\n",
      "\t\tBit:  ST0_AUTO_BL1 [0]\n",
      "\t[Register] ST0_LD_P3\n",
      "\t\tBit:  ST0_BR_MID_INI1 [24, 31]\n",
      "\t\tBit:  ST0_DKCR_SET1 [16, 23]\n",
      "\t\tBit:  ST0_GL_CR_SET1 [8, 15]\n",
      "\t\tBit:  ST0_LO_CR_SET1 [0, 7]\n",
      "\t[Register] ST0_LD_P4\n",
      "\t\tBit:  ST0_BR_MID1 [0, 7]\n",
      "\t[Register] ST0_LD_P5\n",
      "\t\tBit:  ST0_LO_CR_INI2 [24, 31]\n",
      "\t\tBit:  ST0_BR_SET2 [16, 23]\n",
      "\t\tBit:  ST0_BR_INI2 [9, 15]\n",
      "\t\tBit:  ST0_AUTO_IMAGE2 [8]\n",
      "\t\tBit:  ST0_BL_PERCENT2 [1, 7]\n",
      "\t\tBit:  ST0_AUTO_BL2 [0]\n",
      "\t[Register] ST0_LD_P6\n",
      "\t\tBit:  ST0_BR_MID_INI2 [24, 31]\n",
      "\t\tBit:  ST0_DKCR_SET2 [16, 23]\n",
      "\t\tBit:  ST0_GL_CR_SET2 [8, 15]\n",
      "\t\tBit:  ST0_LO_CR_SET2 [0, 7]\n",
      "\t[Register] ST0_LD_P7\n",
      "\t\tBit:  ST0_BR_MID2 [0, 7]\n",
      "\t[Register] ST0_LD_P8\n",
      "\t\tBit:  ST0_LO_CR_INI3 [24, 31]\n",
      "\t\tBit:  ST0_BR_SET3 [16, 23]\n",
      "\t\tBit:  ST0_BR_INI3 [9, 15]\n",
      "\t\tBit:  ST0_AUTO_IMAGE3 [8]\n",
      "\t\tBit:  ST0_BL_PERCENT3 [1, 7]\n",
      "\t\tBit:  ST0_AUTO_BL3 [0]\n",
      "\t[Register] ST0_LD_P9\n",
      "\t\tBit:  ST0_BR_MID_INI3 [24, 31]\n",
      "\t\tBit:  ST0_DKCR_SET3 [16, 23]\n",
      "\t\tBit:  ST0_GL_CR_SET3 [8, 15]\n",
      "\t\tBit:  ST0_LO_CR_SET3 [0, 7]\n",
      "\t[Register] ST0_LD_P10\n",
      "\t\tBit:  ST0_BR_MID3 [0, 7]\n",
      "\t[Register] ST0_LD_P11\n",
      "\t\tBit:  ST0_LO_CR_SET4 [24, 31]\n",
      "\t\tBit:  ST0_LO_CR_INI4 [16, 23]\n",
      "\t\tBit:  ST0_BR_SET4 [8, 15]\n",
      "\t\tBit:  ST0_BR_INI4 [1, 7]\n",
      "\t[Register] ST0_LD_P12\n",
      "\t\tBit:  ST0_BR_MID4 [24, 31]\n",
      "\t\tBit:  ST0_BR_MID_INI4 [16, 23]\n",
      "\t\tBit:  ST0_DKCR_SET4 [8, 15]\n",
      "\t\tBit:  ST0_GL_CR_SET4 [0, 7]\n",
      "\t[Register] ST0_LD_P13\n",
      "\t\tBit:  ST0_DKSATU_SET1 [16, 23]\n",
      "\t\tBit:  ST0_SATU_SET1 [8, 15]\n",
      "\t\tBit:  ST0_SATU_INI1 [0, 7]\n",
      "\t[Register] ST0_LD_P14\n",
      "\t\tBit:  ST0_LO_CR_SET5 [24, 31]\n",
      "\t\tBit:  ST0_LO_CR_INI5 [16, 23]\n",
      "\t\tBit:  ST0_BR_SET5 [8, 15]\n",
      "\t\tBit:  ST0_BR_INI5 [1, 7]\n",
      "\t[Register] ST0_LD_P15\n",
      "\t\tBit:  ST0_BR_MID5 [24, 31]\n",
      "\t\tBit:  ST0_BR_MID_INI5 [16, 23]\n",
      "\t\tBit:  ST0_DKCR_SET5 [8, 15]\n",
      "\t\tBit:  ST0_GL_CR_SET5 [0, 7]\n",
      "\t[Register] ST0_LD_P16\n",
      "\t\tBit:  ST0_DKSATU_SET2 [16, 23]\n",
      "\t\tBit:  ST0_SATU_SET2 [8, 15]\n",
      "\t\tBit:  ST0_SATU_INI2 [0, 7]\n",
      "\t[Register] ST0_LD_P17\n",
      "\t\tBit:  ST0_LO_CR_SET6 [24, 31]\n",
      "\t\tBit:  ST0_LO_CR_INI6 [16, 23]\n",
      "\t\tBit:  ST0_BR_SET6 [8, 15]\n",
      "\t\tBit:  ST0_BR_INI6 [1, 7]\n",
      "\t[Register] ST0_LD_P18\n",
      "\t\tBit:  ST0_BR_MID6 [24, 31]\n",
      "\t\tBit:  ST0_BR_MID_INI6 [16, 23]\n",
      "\t\tBit:  ST0_DKCR_SET6 [8, 15]\n",
      "\t\tBit:  ST0_GL_CR_SET6 [0, 7]\n",
      "\t[Register] ST0_LD_P19\n",
      "\t\tBit:  ST0_DKSATU_SET3 [16, 23]\n",
      "\t\tBit:  ST0_SATU_SET3 [8, 15]\n",
      "\t\tBit:  ST0_SATU_INI3 [0, 7]\n",
      "\t[Register] ST0_LD_P20\n",
      "\t\tBit:  ST0_IMG_DIM_TH [16, 23]\n",
      "\t\tBit:  ST0_IMG_DIM_ADD [8, 15]\n",
      "\t\tBit:  ST0_IMG_DIM [0, 7]\n",
      "\t[Register] ST0_LD_P21\n",
      "\t\tBit:  ST0_BL_DIM_TH [16, 23]\n",
      "\t\tBit:  ST0_BL_DIM_ADD [8, 15]\n",
      "\t\tBit:  ST0_BL_DIM [0, 7]\n",
      "\t[Register] ST0_LD_P22\n",
      "\t\tBit:  ST0_PWM_PERIOD_UP [24, 31]\n",
      "\t\tBit:  ST0_PWM_CYCLE [16, 23]\n",
      "\t\tBit:  ST0_PWM_DIV [8, 15]\n",
      "\t\tBit:  ST0_PWM_DITH_ON [7]\n",
      "\t\tBit:  ST0_MODE_DIM [4, 6]\n",
      "\t\tBit:  ST0_CABC_PTLON [3]\n",
      "\t[Register] ST0_LD_P23\n",
      "\t\tBit:  ST0_LEDPWMPOL [23]\n",
      "\t\tBit:  ST0_PWMWM [22]\n",
      "\t\tBit:  ST0_LEDPWMFIX [20]\n",
      "\t\tBit:  ST0_PWM_BIT_LENGTH [16, 19]\n",
      "\t\tBit:  ST0_FRC_ON [15]\n",
      "\t\tBit:  ST0_PWM_METHOD_DOWN [12, 14]\n",
      "\t\tBit:  ST0_PWM_METHOD_UP [8, 10]\n",
      "\t\tBit:  ST0_PWM_PERIOD_DOWN [0, 7]\n",
      "\t[Register] ST0_LD_P24\n",
      "\t\tBit:  ST0_DARK_INTENSITY [16, 23]\n",
      "\t\tBit:  ST0_DARK_SATURATION_PLUS [8, 15]\n",
      "\t\tBit:  ST0_DBV_MAP_SEL [6, 7]\n",
      "\t\tBit:  ST0_LD_APL_MAX_TEST [5]\n",
      "\t\tBit:  ST0_LD_DITHER_KIND [3, 4]\n",
      "\t\tBit:  ST0_DBV_FILTER [0, 2]\n",
      "\t[Register] ST0_LD_P25\n",
      "\t\tBit:  ST0_BL_AREA_RATIO [16, 23]\n",
      "\t\tBit:  ST0_CR_AREA_RATIO [8, 15]\n",
      "\t\tBit:  ST0_BR_AREA_RATIO [0, 7]\n",
      "\t[Register] ST0_LD_P26\n",
      "\t\tBit:  ST0_LD_AUTO_CLK_ON [31]\n",
      "\t\tBit:  ST0_LD_CNT_CLK_ON [30]\n",
      "\t\tBit:  ST0_LD_LED_CLK_ON [29]\n",
      "\t\tBit:  ST0_LD_HISTL_CLK_ON [28]\n",
      "\t\tBit:  ST0_LD_LED_TRANSFER_MODE [24, 25]\n",
      "\t\tBit:  ST0_LD_ACCUMULATOR_OFFSET_SELECT [20]\n",
      "\t\tBit:  ST0_LD_HRF_NOISE_REDUCTION [16, 19]\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_RANGE [12, 13]\n",
      "\t\tBit:  ST0_LD_HRF_THRESHOLD [8, 10]\n",
      "\t\tBit:  ST0_LD_LED_COEFF_RANGE [4, 6]\n",
      "\t\tBit:  ST0_LD_10BIT_INPUT_ON [1]\n",
      "\t\tBit:  ST0_LD_MAXAPL_ON [0]\n",
      "\t[Register] ST0_LD_P27\n",
      "\t\tBit:  ST0_LD_TR0 [0, 31]\n",
      "\t[Register] ST0_LD_P28\n",
      "\t\tBit:  ST0_LD_TR1 [0, 31]\n",
      "\t[Register] ST0_LD_P29\n",
      "\t\tBit:  ST0_LD_TR2 [0, 31]\n",
      "\t[Register] ST0_LD_P30\n",
      "\t\tBit:  ST0_LD_XSIZE_END [16, 31]\n",
      "\t\tBit:  ST0_LD_XSIZE_START [0, 15]\n",
      "\t[Register] ST0_LD_P31\n",
      "\t\tBit:  ST0_LD_NUM_OF_YBLK [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_XBLK [16, 23]\n",
      "\t\tBit:  ST0_LD_XSIZE_STEP [0, 15]\n",
      "\t[Register] ST0_LD_P32\n",
      "\t\tBit:  ST0_LD_YSIZE_STEP [16, 31]\n",
      "\t\tBit:  ST0_LD_YSIZE [0, 15]\n",
      "\t[Register] ST0_LD_P33\n",
      "\t\tBit:  ST0_LD_AREA0 [0, 22]\n",
      "\t[Register] ST0_LD_P34\n",
      "\t\tBit:  ST0_LD_AREA1 [0, 22]\n",
      "\t[Register] ST0_LD_P35\n",
      "\t\tBit:  ST0_LD_AREA2 [0, 22]\n",
      "\t[Register] ST0_LD_P36\n",
      "\t\tBit:  ST0_LD_AREA3 [0, 22]\n",
      "\t[Register] ST0_LD_P37\n",
      "\t\tBit:  ST0_LD_NY_AREA1 [16, 31]\n",
      "\t\tBit:  ST0_LD_NY_AREA0 [0, 15]\n",
      "\t[Register] ST0_LD_P38\n",
      "\t\tBit:  ST0_LD_NY_AREA3 [16, 31]\n",
      "\t\tBit:  ST0_LD_NY_AREA2 [0, 15]\n",
      "\t[Register] ST0_LD_P39\n",
      "\t\tBit:  ST0_LD_AREA_ALL [0, 21]\n",
      "\t[Register] ST0_LD_P40\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT [28, 31]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_EDGE_REFLECTION_ON [25]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_FILTER_ON [24]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_TYPE [16, 18]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_MIN [8, 15]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_MAX [0, 7]\n",
      "\t[Register] ST0_LD_P41\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V1H4 [24, 31]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V1H3 [16, 23]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V1H2 [8, 15]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V1H1 [0, 7]\n",
      "\t[Register] ST0_LD_P42\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V2H4 [24, 31]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V2H3 [16, 23]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V2H2 [8, 15]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V2H1 [0, 7]\n",
      "\t[Register] ST0_LD_P43\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V3H4 [24, 31]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V3H3 [16, 23]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V3H2 [8, 15]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V3H1 [0, 7]\n",
      "\t[Register] ST0_LD_P44\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V4H4 [24, 31]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V4H3 [16, 23]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V4H2 [8, 15]\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_V4H1 [0, 7]\n",
      "\t[Register] ST0_LD_P45\n",
      "\t\tBit:  ST0_LD_DIRECTIVITY_OFFSET [0, 7]\n",
      "\t[Register] ST0_LD_P46\n",
      "\t\tBit:  ST0_LD_AREA_CALC_RTO_MA [16, 23]\n",
      "\t\tBit:  ST0_LD_AREA_CALC_OFS [0, 7]\n",
      "\t[Register] ST0_LD_P47\n",
      "\t\tBit:  ST0_LD_DEVIATION [16, 23]\n",
      "\t\tBit:  ST0_LD_CNR_CALC_RATIO [0, 7]\n",
      "\t[Register] ST0_LD_P48\n",
      "\t\tBit:  ST0_LD_HENSA_SUBSTITUTION [16, 25]\n",
      "\t\tBit:  ST0_LD_APL_SUBSTITUTION [0, 9]\n",
      "\t[Register] ST0_LD_P49\n",
      "\t\tBit:  ST0_LD_BL_DATA1 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA0 [0, 15]\n",
      "\t[Register] ST0_LD_P50\n",
      "\t\tBit:  ST0_LD_BL_DATA3 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA2 [0, 15]\n",
      "\t[Register] ST0_LD_P51\n",
      "\t\tBit:  ST0_LD_BL_DATA5 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA4 [0, 15]\n",
      "\t[Register] ST0_LD_P52\n",
      "\t\tBit:  ST0_LD_BL_DATA7 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA6 [0, 15]\n",
      "\t[Register] ST0_LD_P53\n",
      "\t\tBit:  ST0_LD_BL_DATA9 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA8 [0, 15]\n",
      "\t[Register] ST0_LD_P54\n",
      "\t\tBit:  ST0_LD_BL_DATA11 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA10 [0, 15]\n",
      "\t[Register] ST0_LD_P55\n",
      "\t\tBit:  ST0_LD_BL_DATA13 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA12 [0, 15]\n",
      "\t[Register] ST0_LD_P56\n",
      "\t\tBit:  ST0_LD_BL_DATA15 [16, 31]\n",
      "\t\tBit:  ST0_LD_BL_DATA14 [0, 15]\n",
      "\t[Register] ST0_LD_P57\n",
      "\t\tBit:  ST0_LD_BL_DATA16 [0, 15]\n",
      "\t[Register] ST0_LD_P58\n",
      "\t\tBit:  ST0_LD_ACL_DATA2 [24, 31]\n",
      "\t\tBit:  ST0_LD_ACL_DATA1 [16, 23]\n",
      "\t\tBit:  ST0_LD_ACL_DATA0 [8, 15]\n",
      "\t\tBit:  ST0_LD_ACL_PERCENT [0, 7]\n",
      "\t[Register] ST0_LD_P59\n",
      "\t\tBit:  ST0_LD_ACL_DATA6 [24, 31]\n",
      "\t\tBit:  ST0_LD_ACL_DATA5 [16, 23]\n",
      "\t\tBit:  ST0_LD_ACL_DATA4 [8, 15]\n",
      "\t\tBit:  ST0_LD_ACL_DATA3 [0, 7]\n",
      "\t[Register] ST0_LD_P60\n",
      "\t\tBit:  ST0_LD_ACL_DATA8 [8, 15]\n",
      "\t\tBit:  ST0_LD_ACL_DATA7 [0, 7]\n",
      "\t[Register] ST0_LD_P61\n",
      "\t\tBit:  ST0_LD_TELL_TALE_HENSA_ALL [24, 31]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_HENSA_ALL_ON [16]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_APL_ALL [8, 15]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_APL_ALL_ON [0]\n",
      "\t[Register] ST0_LD_P62\n",
      "\t\tBit:  ST0_LD_TELL_TALE_HENSA [24, 31]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_HENSA_ON [16]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_APL [8, 15]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_APL_ON [0]\n",
      "\t[Register] ST0_LD_P63\n",
      "\t\tBit:  ST0_LD_TELL_TALE_LED_VALUE [16, 31]\n",
      "\t\tBit:  ST0_LD_TELL_TALE_LED_VALUE_ON [0]\n",
      "\t[Register] ST0_LD_P64\n",
      "\t\tBit:  ST0_LD_XDIV1 [16, 27]\n",
      "\t\tBit:  ST0_LD_XDIV0 [0, 11]\n",
      "\t[Register] ST0_LD_P65\n",
      "\t\tBit:  ST0_LD_YDIV1 [16, 27]\n",
      "\t\tBit:  ST0_LD_YDIV0 [0, 11]\n",
      "\t[Register] ST0_LD_P66\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_TOP_BOTTOM [16, 27]\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_LEFT_TOP [0, 11]\n",
      "\t[Register] ST0_LD_P67\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_LEFT_RIGHT [16, 27]\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_RIGHT_TOP [0, 11]\n",
      "\t[Register] ST0_LD_P68\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_LEFT_BOTTOM [16, 27]\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_CENTER [0, 11]\n",
      "\t[Register] ST0_LD_P69\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_RIGHT_BOTTOM [0, 11]\n",
      "\t[Register] ST0_LD_P70\n",
      "\t\tBit:  ST0_LD_LED_RAM_BANK_POINTER [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_RAM_BANK_MODE [12, 14]\n",
      "\t\tBit:  ST0_LD_INT_MODE [8, 9]\n",
      "\t\tBit:  ST0_LD_LED_COEFF_ON [7]\n",
      "\t\tBit:  ST0_LD_LED_HORIZONTAL_SWAP_ON [5]\n",
      "\t\tBit:  ST0_LD_LED_VERTICAL_SWAP_ON [4]\n",
      "\t\tBit:  ST0_LD_EDGE_COEFF_ON [3]\n",
      "\t\tBit:  ST0_LD_BL_COLLECT_ON [0]\n",
      "\t[Register] ST0_LD_P71\n",
      "\t\tBit:  ST0_LD_LED_RAM_BANK [0]\n",
      "\t[Register] ST0_LD_P72\n",
      "\t\tBit:  ST0_LD_Y_POINTER1 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER0 [0, 15]\n",
      "\t[Register] ST0_LD_P73\n",
      "\t\tBit:  ST0_LD_Y_POINTER3 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER2 [0, 15]\n",
      "\t[Register] ST0_LD_P74\n",
      "\t\tBit:  ST0_LD_Y_POINTER5 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER4 [0, 15]\n",
      "\t[Register] ST0_LD_P75\n",
      "\t\tBit:  ST0_LD_Y_POINTER7 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER6 [0, 15]\n",
      "\t[Register] ST0_LD_P76\n",
      "\t\tBit:  ST0_LD_Y_POINTER9 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER8 [0, 15]\n",
      "\t[Register] ST0_LD_P77\n",
      "\t\tBit:  ST0_LD_Y_POINTER11 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER10 [0, 15]\n",
      "\t[Register] ST0_LD_P78\n",
      "\t\tBit:  ST0_LD_Y_POINTER13 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER12 [0, 15]\n",
      "\t[Register] ST0_LD_P79\n",
      "\t\tBit:  ST0_LD_Y_POINTER15 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER14 [0, 15]\n",
      "\t[Register] ST0_LD_P80\n",
      "\t\tBit:  ST0_LD_Y_POINTER17 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER16 [0, 15]\n",
      "\t[Register] ST0_LD_P81\n",
      "\t\tBit:  ST0_LD_Y_POINTER19 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER18 [0, 15]\n",
      "\t[Register] ST0_LD_P82\n",
      "\t\tBit:  ST0_LD_Y_POINTER21 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER20 [0, 15]\n",
      "\t[Register] ST0_LD_P83\n",
      "\t\tBit:  ST0_LD_Y_POINTER23 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER22 [0, 15]\n",
      "\t[Register] ST0_LD_P84\n",
      "\t\tBit:  ST0_LD_Y_POINTER25 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER24 [0, 15]\n",
      "\t[Register] ST0_LD_P85\n",
      "\t\tBit:  ST0_LD_Y_POINTER27 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER26 [0, 15]\n",
      "\t[Register] ST0_LD_P86\n",
      "\t\tBit:  ST0_LD_Y_POINTER29 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER28 [0, 15]\n",
      "\t[Register] ST0_LD_P87\n",
      "\t\tBit:  ST0_LD_Y_POINTER31 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER30 [0, 15]\n",
      "\t[Register] ST0_LD_P88\n",
      "\t\tBit:  ST0_LD_Y_POINTER33 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER32 [0, 15]\n",
      "\t[Register] ST0_LD_P89\n",
      "\t\tBit:  ST0_LD_Y_POINTER35 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER34 [0, 15]\n",
      "\t[Register] ST0_LD_P90\n",
      "\t\tBit:  ST0_LD_Y_POINTER37 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER36 [0, 15]\n",
      "\t[Register] ST0_LD_P91\n",
      "\t\tBit:  ST0_LD_Y_POINTER39 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER38 [0, 15]\n",
      "\t[Register] ST0_LD_P92\n",
      "\t\tBit:  ST0_LD_Y_POINTER41 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER40 [0, 15]\n",
      "\t[Register] ST0_LD_P93\n",
      "\t\tBit:  ST0_LD_Y_POINTER43 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER42 [0, 15]\n",
      "\t[Register] ST0_LD_P94\n",
      "\t\tBit:  ST0_LD_Y_POINTER45 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER44 [0, 15]\n",
      "\t[Register] ST0_LD_P95\n",
      "\t\tBit:  ST0_LD_Y_POINTER47 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER46 [0, 15]\n",
      "\t[Register] ST0_LD_P96\n",
      "\t\tBit:  ST0_LD_Y_POINTER49 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER48 [0, 15]\n",
      "\t[Register] ST0_LD_P97\n",
      "\t\tBit:  ST0_LD_Y_POINTER51 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER50 [0, 15]\n",
      "\t[Register] ST0_LD_P98\n",
      "\t\tBit:  ST0_LD_Y_POINTER53 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER52 [0, 15]\n",
      "\t[Register] ST0_LD_P99\n",
      "\t\tBit:  ST0_LD_Y_POINTER55 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER54 [0, 15]\n",
      "\t[Register] ST0_LD_P100\n",
      "\t\tBit:  ST0_LD_Y_POINTER57 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER56 [0, 15]\n",
      "\t[Register] ST0_LD_P101\n",
      "\t\tBit:  ST0_LD_Y_POINTER59 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER58 [0, 15]\n",
      "\t[Register] ST0_LD_P102\n",
      "\t\tBit:  ST0_LD_Y_POINTER61 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER60 [0, 15]\n",
      "\t[Register] ST0_LD_P103\n",
      "\t\tBit:  ST0_LD_Y_POINTER63 [16, 31]\n",
      "\t\tBit:  ST0_LD_Y_POINTER62 [0, 15]\n",
      "\t[Register] ST0_LD_P104\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS1 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS0 [0, 15]\n",
      "\t[Register] ST0_LD_P105\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS3 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS2 [0, 15]\n",
      "\t[Register] ST0_LD_P106\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS5 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS4 [0, 15]\n",
      "\t[Register] ST0_LD_P107\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS7 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS6 [0, 15]\n",
      "\t[Register] ST0_LD_P108\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS9 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS8 [0, 15]\n",
      "\t[Register] ST0_LD_P109\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS11 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS10 [0, 15]\n",
      "\t[Register] ST0_LD_P110\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS13 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS12 [0, 15]\n",
      "\t[Register] ST0_LD_P111\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS15 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS14 [0, 15]\n",
      "\t[Register] ST0_LD_P112\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS17 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS16 [0, 15]\n",
      "\t[Register] ST0_LD_P113\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS19 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS18 [0, 15]\n",
      "\t[Register] ST0_LD_P114\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS21 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS20 [0, 15]\n",
      "\t[Register] ST0_LD_P115\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS23 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS22 [0, 15]\n",
      "\t[Register] ST0_LD_P116\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS25 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS24 [0, 15]\n",
      "\t[Register] ST0_LD_P117\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS27 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS26 [0, 15]\n",
      "\t[Register] ST0_LD_P118\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS29 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS28 [0, 15]\n",
      "\t[Register] ST0_LD_P119\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS31 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS30 [0, 15]\n",
      "\t[Register] ST0_LD_P120\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS33 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS32 [0, 15]\n",
      "\t[Register] ST0_LD_P121\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS35 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS34 [0, 15]\n",
      "\t[Register] ST0_LD_P122\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS37 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS36 [0, 15]\n",
      "\t[Register] ST0_LD_P123\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS39 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS38 [0, 15]\n",
      "\t[Register] ST0_LD_P124\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS41 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS40 [0, 15]\n",
      "\t[Register] ST0_LD_P125\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS43 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS42 [0, 15]\n",
      "\t[Register] ST0_LD_P126\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS45 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS44 [0, 15]\n",
      "\t[Register] ST0_LD_P127\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS47 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS46 [0, 15]\n",
      "\t[Register] ST0_LD_P128\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS49 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS48 [0, 15]\n",
      "\t[Register] ST0_LD_P129\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS51 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS50 [0, 15]\n",
      "\t[Register] ST0_LD_P130\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS53 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS52 [0, 15]\n",
      "\t[Register] ST0_LD_P131\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS55 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS54 [0, 15]\n",
      "\t[Register] ST0_LD_P132\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS57 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS56 [0, 15]\n",
      "\t[Register] ST0_LD_P133\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS59 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS58 [0, 15]\n",
      "\t[Register] ST0_LD_P134\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS61 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS60 [0, 15]\n",
      "\t[Register] ST0_LD_P135\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS63 [16, 31]\n",
      "\t\tBit:  ST0_LD_LED_OFFSET_ADDRESS62 [0, 15]\n",
      "\t[Register] ST0_LD_P136\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS3 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS2 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS1 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS0 [0, 7]\n",
      "\t[Register] ST0_LD_P137\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS7 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS6 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS5 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS4 [0, 7]\n",
      "\t[Register] ST0_LD_P138\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS11 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS10 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS9 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS8 [0, 7]\n",
      "\t[Register] ST0_LD_P139\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS15 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS14 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS13 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS12 [0, 7]\n",
      "\t[Register] ST0_LD_P140\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS19 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS18 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS17 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS16 [0, 7]\n",
      "\t[Register] ST0_LD_P141\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS23 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS22 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS21 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS20 [0, 7]\n",
      "\t[Register] ST0_LD_P142\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS27 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS26 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS25 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS24 [0, 7]\n",
      "\t[Register] ST0_LD_P143\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS31 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS30 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS29 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS28 [0, 7]\n",
      "\t[Register] ST0_LD_P144\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS35 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS34 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS33 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS32 [0, 7]\n",
      "\t[Register] ST0_LD_P145\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS39 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS38 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS37 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS36 [0, 7]\n",
      "\t[Register] ST0_LD_P146\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS43 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS42 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS41 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS40 [0, 7]\n",
      "\t[Register] ST0_LD_P147\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS47 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS46 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS45 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS44 [0, 7]\n",
      "\t[Register] ST0_LD_P148\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS51 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS50 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS49 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS48 [0, 7]\n",
      "\t[Register] ST0_LD_P149\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS55 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS54 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS53 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS52 [0, 7]\n",
      "\t[Register] ST0_LD_P150\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS59 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS58 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS57 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS56 [0, 7]\n",
      "\t[Register] ST0_LD_P151\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS63 [24, 31]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS62 [16, 23]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS61 [8, 15]\n",
      "\t\tBit:  ST0_LD_NUM_OF_LEDS60 [0, 7]\n",
      "\t[Register] ST0_LD_P152\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_EN [0]\n",
      "\t[Register] ST0_LD_P153\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM00 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC00 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT00_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT00_X [0, 12]\n",
      "\t[Register] ST0_LD_P154\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID00_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID00_X [0, 12]\n",
      "\t[Register] ST0_LD_P155\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END00_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END00_X [0, 12]\n",
      "\t[Register] ST0_LD_P156\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM01 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC01 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT01_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT01_X [0, 12]\n",
      "\t[Register] ST0_LD_P157\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID01_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID01_X [0, 12]\n",
      "\t[Register] ST0_LD_P158\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END01_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END01_X [0, 12]\n",
      "\t[Register] ST0_LD_P159\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM02 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC02 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT02_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT02_X [0, 12]\n",
      "\t[Register] ST0_LD_P160\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID02_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID02_X [0, 12]\n",
      "\t[Register] ST0_LD_P161\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END02_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END02_X [0, 12]\n",
      "\t[Register] ST0_LD_P162\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM03 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC03 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT03_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT03_X [0, 12]\n",
      "\t[Register] ST0_LD_P163\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID03_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID03_X [0, 12]\n",
      "\t[Register] ST0_LD_P164\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END03_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END03_X [0, 12]\n",
      "\t[Register] ST0_LD_P165\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM04 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC04 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT04_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT04_X [0, 12]\n",
      "\t[Register] ST0_LD_P166\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID04_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID04_X [0, 12]\n",
      "\t[Register] ST0_LD_P167\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END04_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END04_X [0, 12]\n",
      "\t[Register] ST0_LD_P168\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM05 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC05 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT05_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT05_X [0, 12]\n",
      "\t[Register] ST0_LD_P169\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID05_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID05_X [0, 12]\n",
      "\t[Register] ST0_LD_P170\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END05_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END05_X [0, 12]\n",
      "\t[Register] ST0_LD_P171\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM06 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC06 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT06_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT06_X [0, 12]\n",
      "\t[Register] ST0_LD_P172\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID06_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID06_X [0, 12]\n",
      "\t[Register] ST0_LD_P173\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END06_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END06_X [0, 12]\n",
      "\t[Register] ST0_LD_P174\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SYM07 [31]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SWC07 [30]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT07_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_SRT07_X [0, 12]\n",
      "\t[Register] ST0_LD_P175\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID07_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_MID07_X [0, 12]\n",
      "\t[Register] ST0_LD_P176\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END07_Y [16, 28]\n",
      "\t\tBit:  ST0_LD_PANEL_OUTLINE_END07_X [0, 12]\n",
      "\t[Register] ST0_LD_P177\n",
      "\t\tBit:  ST0_LD_SHAPE_Y_ZONE_NUM [16, 23]\n",
      "\t\tBit:  ST0_LD_SHAPE_X_ZONE_NUM [8, 15]\n",
      "\t\tBit:  ST0_LD_SHAPE_IMAGE_ON [0]\n",
      "\t[Register] ST0_LD_P178\n",
      "\t\tBit:  ST0_LD_SHAPE_LUT3 [24, 31]\n",
      "\t\tBit:  ST0_LD_SHAPE_LUT2 [16, 23]\n",
      "\t\tBit:  ST0_LD_SHAPE_LUT1 [8, 15]\n",
      "\t\tBit:  ST0_LD_SHAPE_LUT0 [0, 7]\n",
      "\t[Register] ST0_LD_P179\n",
      "\t\tBit:  ST0_LD_SHAPE_Y_ZONE_SIZE [16, 25]\n",
      "\t\tBit:  ST0_LD_SHAPE_X_ZONE_SIZE [0, 9]\n",
      "\t[Register] ST0_LD_P180\n",
      "\t\tBit:  ST0_LD_SHAPE_Y_DIV [16, 31]\n",
      "\t\tBit:  ST0_LD_SHAPE_X_DIV [0, 15]\n",
      "\t[Register] ST1_DGAMMA_P0\n",
      "\t\tBit:  ST1_GAM_8BIT_ON [7]\n",
      "\t\tBit:  ST1_GCSEL [4]\n",
      "\t\tBit:  ST1_BR1_X [1, 2]\n",
      "\t\tBit:  ST1_GAMADJ [0]\n",
      "\t[Register] ST1_DGAMMA_P1\n",
      "\t\tBit:  ST1_GAM2_R_TS1 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS1 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS1 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS1 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P2\n",
      "\t\tBit:  ST1_GAM0_G_TS1 [24, 31]\n",
      "\t\tBit:  ST1_BR0_G_TS1 [16, 23]\n",
      "\t\tBit:  ST1_TILT1_R_TS1 [12, 15]\n",
      "\t\tBit:  ST1_TILT0_R_TS1 [8, 11]\n",
      "\t\tBit:  ST1_BR1_R_TS1 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P3\n",
      "\t\tBit:  ST1_TILT1_G_TS1 [28, 31]\n",
      "\t\tBit:  ST1_TILT0_G_TS1 [24, 27]\n",
      "\t\tBit:  ST1_BR1_G_TS1 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_G_TS1 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_G_TS1 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P4\n",
      "\t\tBit:  ST1_GAM2_B_TS1 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_B_TS1 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_B_TS1 [8, 15]\n",
      "\t\tBit:  ST1_BR0_B_TS1 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P5\n",
      "\t\tBit:  ST1_TILT1_B_TS1 [12, 15]\n",
      "\t\tBit:  ST1_TILT0_B_TS1 [8, 11]\n",
      "\t\tBit:  ST1_BR1_B_TS1 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P6\n",
      "\t\tBit:  ST1_GAM2_R_TS2 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS2 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS2 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS2 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P7\n",
      "\t\tBit:  ST1_GAM1_G_TS2 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS2 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS2 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS2 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P8\n",
      "\t\tBit:  ST1_GAM0_B_TS2 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS2 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS2 [8, 15]\n",
      "\t\tBit:  ST1_GAM2_G_TS2 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P9\n",
      "\t\tBit:  ST1_BR1_B_TS2 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS2 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS2 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P10\n",
      "\t\tBit:  ST1_GAM2_R_TS3 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS3 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS3 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS3 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P11\n",
      "\t\tBit:  ST1_GAM1_G_TS3 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS3 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS3 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS3 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P12\n",
      "\t\tBit:  ST1_GAM0_B_TS3 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS3 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS3 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P13\n",
      "\t\tBit:  ST1_GAM2_G_TS3 [24, 31]\n",
      "\t\tBit:  ST1_BR1_B_TS3 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS3 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS3 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P14\n",
      "\t\tBit:  ST1_GAM2_R_TS4 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS4 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS4 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS4 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P15\n",
      "\t\tBit:  ST1_GAM1_G_TS4 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS4 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS4 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS4 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P16\n",
      "\t\tBit:  ST1_GAM0_B_TS4 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS4 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS4 [8, 15]\n",
      "\t\tBit:  ST1_GAM2_G_TS4 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P17\n",
      "\t\tBit:  ST1_BR1_B_TS4 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS4 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS4 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P18\n",
      "\t\tBit:  ST1_GAM2_R_TS5 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS5 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS5 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS5 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P19\n",
      "\t\tBit:  ST1_GAM1_G_TS5 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS5 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS5 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS5 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P20\n",
      "\t\tBit:  ST1_GAM0_B_TS5 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS5 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS5 [8, 15]\n",
      "\t\tBit:  ST1_GAM2_G_TS5 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P21\n",
      "\t\tBit:  ST1_BR1_B_TS5 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS5 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS5 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P22\n",
      "\t\tBit:  ST1_GAM2_R_TS6 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS6 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS6 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS6 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P23\n",
      "\t\tBit:  ST1_GAM1_G_TS6 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS6 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS6 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS6 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P24\n",
      "\t\tBit:  ST1_GAM0_B_TS6 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS6 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS6 [8, 15]\n",
      "\t\tBit:  ST1_GAM2_G_TS6 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P25\n",
      "\t\tBit:  ST1_BR1_B_TS6 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS6 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS6 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P26\n",
      "\t\tBit:  ST1_GAM2_R_TS7 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS7 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS7 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS7 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P27\n",
      "\t\tBit:  ST1_GAM1_G_TS7 [24, 31]\n",
      "\t\tBit:  ST1_GAM0_G_TS7 [16, 23]\n",
      "\t\tBit:  ST1_BR0_G_TS7 [8, 15]\n",
      "\t\tBit:  ST1_BR1_R_TS7 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P28\n",
      "\t\tBit:  ST1_GAM0_B_TS7 [24, 31]\n",
      "\t\tBit:  ST1_BR0_B_TS7 [16, 23]\n",
      "\t\tBit:  ST1_BR1_G_TS7 [8, 15]\n",
      "\t\tBit:  ST1_GAM2_G_TS7 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P29\n",
      "\t\tBit:  ST1_BR1_B_TS7 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_B_TS7 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_B_TS7 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P30\n",
      "\t\tBit:  ST1_GAM2_R_TS8 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_R_TS8 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_R_TS8 [8, 15]\n",
      "\t\tBit:  ST1_BR0_R_TS8 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P31\n",
      "\t\tBit:  ST1_GAM0_G_TS8 [24, 31]\n",
      "\t\tBit:  ST1_BR0_G_TS8 [16, 23]\n",
      "\t\tBit:  ST1_TILT1_R_TS8 [12, 15]\n",
      "\t\tBit:  ST1_TILT0_R_TS8 [8, 11]\n",
      "\t\tBit:  ST1_BR1_R_TS8 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P32\n",
      "\t\tBit:  ST1_TILT1_G_TS8 [28, 31]\n",
      "\t\tBit:  ST1_TILT0_G_TS8 [24, 27]\n",
      "\t\tBit:  ST1_BR1_G_TS8 [16, 23]\n",
      "\t\tBit:  ST1_GAM2_G_TS8 [8, 15]\n",
      "\t\tBit:  ST1_GAM1_G_TS8 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P33\n",
      "\t\tBit:  ST1_GAM2_B_TS8 [24, 31]\n",
      "\t\tBit:  ST1_GAM1_B_TS8 [16, 23]\n",
      "\t\tBit:  ST1_GAM0_B_TS8 [8, 15]\n",
      "\t\tBit:  ST1_BR0_B_TS8 [0, 7]\n",
      "\t[Register] ST1_DGAMMA_P34\n",
      "\t\tBit:  ST1_TILT1_B_TS8 [12, 15]\n",
      "\t\tBit:  ST1_TILT0_B_TS8 [8, 11]\n",
      "\t\tBit:  ST1_BR1_B_TS8 [0, 7]\n",
      "\t[Register] ST1_CE_P0\n",
      "\t\tBit:  ST1_W_POINT_B [24, 31]\n",
      "\t\tBit:  ST1_W_POINT_G [16, 23]\n",
      "\t\tBit:  ST1_W_POINT_R [8, 15]\n",
      "\t\tBit:  ST1_W_X4 [7]\n",
      "\t\tBit:  ST1_W_X2 [6]\n",
      "\t\tBit:  ST1_X2 [5]\n",
      "\t\tBit:  ST1_CSM_HI_LIM [4]\n",
      "\t\tBit:  ST1_CSM_LOW_LIM [3]\n",
      "\t\tBit:  ST1_SEL_COLOR_MIX [2]\n",
      "\t\tBit:  ST1_CSM_ON [0]\n",
      "\t[Register] ST1_CE_P1\n",
      "\t\tBit:  ST1_G_POINT_R [24, 31]\n",
      "\t\tBit:  ST1_R_POINT_B [16, 23]\n",
      "\t\tBit:  ST1_R_POINT_G [8, 15]\n",
      "\t\tBit:  ST1_R_POINT_R [0, 7]\n",
      "\t[Register] ST1_CE_P2\n",
      "\t\tBit:  ST1_B_POINT_G [24, 31]\n",
      "\t\tBit:  ST1_B_POINT_R [16, 23]\n",
      "\t\tBit:  ST1_G_POINT_B [8, 15]\n",
      "\t\tBit:  ST1_G_POINT_G [0, 7]\n",
      "\t[Register] ST1_CE_P3\n",
      "\t\tBit:  ST1_C_POINT_B [24, 31]\n",
      "\t\tBit:  ST1_C_POINT_G [16, 23]\n",
      "\t\tBit:  ST1_C_POINT_R [8, 15]\n",
      "\t\tBit:  ST1_B_POINT_B [0, 7]\n",
      "\t[Register] ST1_CE_P4\n",
      "\t\tBit:  ST1_Y_POINT_R [24, 31]\n",
      "\t\tBit:  ST1_M_POINT_B [16, 23]\n",
      "\t\tBit:  ST1_M_POINT_G [8, 15]\n",
      "\t\tBit:  ST1_M_POINT_R [0, 7]\n",
      "\t[Register] ST1_CE_P5\n",
      "\t\tBit:  ST1_SEL_COLOR0_BEF_G [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR0_BEF_R [16, 23]\n",
      "\t\tBit:  ST1_Y_POINT_B [8, 15]\n",
      "\t\tBit:  ST1_Y_POINT_G [0, 7]\n",
      "\t[Register] ST1_CE_P6\n",
      "\t\tBit:  ST1_SEL_COLOR0_AFT_B [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR0_AFT_G [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR0_AFT_R [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR0_BEF_B [0, 7]\n",
      "\t[Register] ST1_CE_P7\n",
      "\t\tBit:  ST1_SEL_COLOR1_BEF_B [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR1_BEF_G [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR1_BEF_R [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR0_AREA [0, 7]\n",
      "\t[Register] ST1_CE_P8\n",
      "\t\tBit:  ST1_SEL_COLOR1_AREA [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR1_AFT_B [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR1_AFT_G [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR1_AFT_R [0, 7]\n",
      "\t[Register] ST1_CE_P9\n",
      "\t\tBit:  ST1_SEL_COLOR2_AFT_R [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR2_BEF_B [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR2_BEF_G [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR2_BEF_R [0, 7]\n",
      "\t[Register] ST1_CE_P10\n",
      "\t\tBit:  ST1_SEL_COLOR3_BEF_R [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR2_AREA [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR2_AFT_B [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR2_AFT_G [0, 7]\n",
      "\t[Register] ST1_CE_P11\n",
      "\t\tBit:  ST1_SEL_COLOR3_AFT_G [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR3_AFT_R [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR3_BEF_B [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR3_BEF_G [0, 7]\n",
      "\t[Register] ST1_CE_P12\n",
      "\t\tBit:  ST1_SEL_COLOR4_BEF_G [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR4_BEF_R [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR3_AREA [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR3_AFT_B [0, 7]\n",
      "\t[Register] ST1_CE_P13\n",
      "\t\tBit:  ST1_SEL_COLOR4_AFT_B [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR4_AFT_G [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR4_AFT_R [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR4_BEF_B [0, 7]\n",
      "\t[Register] ST1_CE_P14\n",
      "\t\tBit:  ST1_SEL_COLOR5_BEF_B [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR5_BEF_G [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR5_BEF_R [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR4_AREA [0, 7]\n",
      "\t[Register] ST1_CE_P15\n",
      "\t\tBit:  ST1_SEL_COLOR5_AREA [24, 31]\n",
      "\t\tBit:  ST1_SEL_COLOR5_AFT_B [16, 23]\n",
      "\t\tBit:  ST1_SEL_COLOR5_AFT_G [8, 15]\n",
      "\t\tBit:  ST1_SEL_COLOR5_AFT_R [0, 7]\n",
      "\t[Register] ST1_CE_P16\n",
      "\t\tBit:  ST1_CSM_DITHER_KIND [1, 2]\n",
      "\t\tBit:  ST1_CSM_FRC_ON [0]\n",
      "\t[Register] ST1_LD_P0\n",
      "\t\tBit:  ST1_CMB [0, 15]\n",
      "\t[Register] ST1_LD_P1\n",
      "\t\tBit:  ST1_LOCAL_LED [15]\n",
      "\t\tBit:  ST1_BCTRL [13]\n",
      "\t\tBit:  ST1_DD [11]\n",
      "\t\tBit:  ST1_BL [10]\n",
      "\t\tBit:  ST1_LOCAL_ON [7]\n",
      "\t\tBit:  ST1_SRE_ON [6]\n",
      "\t\tBit:  ST1_SRE [4, 5]\n",
      "\t\tBit:  ST1_C1 [1]\n",
      "\t\tBit:  ST1_C0 [0]\n",
      "\t[Register] ST1_LD_P2\n",
      "\t\tBit:  ST1_LO_CR_INI1 [24, 31]\n",
      "\t\tBit:  ST1_BR_SET1 [16, 23]\n",
      "\t\tBit:  ST1_BR_INI1 [9, 15]\n",
      "\t\tBit:  ST1_AUTO_IMAGE1 [8]\n",
      "\t\tBit:  ST1_BL_PERCENT1 [1, 7]\n",
      "\t\tBit:  ST1_AUTO_BL1 [0]\n",
      "\t[Register] ST1_LD_P3\n",
      "\t\tBit:  ST1_BR_MID_INI1 [24, 31]\n",
      "\t\tBit:  ST1_DKCR_SET1 [16, 23]\n",
      "\t\tBit:  ST1_GL_CR_SET1 [8, 15]\n",
      "\t\tBit:  ST1_LO_CR_SET1 [0, 7]\n",
      "\t[Register] ST1_LD_P4\n",
      "\t\tBit:  ST1_BR_MID1 [0, 7]\n",
      "\t[Register] ST1_LD_P5\n",
      "\t\tBit:  ST1_LO_CR_INI2 [24, 31]\n",
      "\t\tBit:  ST1_BR_SET2 [16, 23]\n",
      "\t\tBit:  ST1_BR_INI2 [9, 15]\n",
      "\t\tBit:  ST1_AUTO_IMAGE2 [8]\n",
      "\t\tBit:  ST1_BL_PERCENT2 [1, 7]\n",
      "\t\tBit:  ST1_AUTO_BL2 [0]\n",
      "\t[Register] ST1_LD_P6\n",
      "\t\tBit:  ST1_BR_MID_INI2 [24, 31]\n",
      "\t\tBit:  ST1_DKCR_SET2 [16, 23]\n",
      "\t\tBit:  ST1_GL_CR_SET2 [8, 15]\n",
      "\t\tBit:  ST1_LO_CR_SET2 [0, 7]\n",
      "\t[Register] ST1_LD_P7\n",
      "\t\tBit:  ST1_BR_MID2 [0, 7]\n",
      "\t[Register] ST1_LD_P8\n",
      "\t\tBit:  ST1_LO_CR_INI3 [24, 31]\n",
      "\t\tBit:  ST1_BR_SET3 [16, 23]\n",
      "\t\tBit:  ST1_BR_INI3 [9, 15]\n",
      "\t\tBit:  ST1_AUTO_IMAGE3 [8]\n",
      "\t\tBit:  ST1_BL_PERCENT3 [1, 7]\n",
      "\t\tBit:  ST1_AUTO_BL3 [0]\n",
      "\t[Register] ST1_LD_P9\n",
      "\t\tBit:  ST1_BR_MID_INI3 [24, 31]\n",
      "\t\tBit:  ST1_DKCR_SET3 [16, 23]\n",
      "\t\tBit:  ST1_GL_CR_SET3 [8, 15]\n",
      "\t\tBit:  ST1_LO_CR_SET3 [0, 7]\n",
      "\t[Register] ST1_LD_P10\n",
      "\t\tBit:  ST1_BR_MID3 [0, 7]\n",
      "\t[Register] ST1_LD_P11\n",
      "\t\tBit:  ST1_LO_CR_SET4 [24, 31]\n",
      "\t\tBit:  ST1_LO_CR_INI4 [16, 23]\n",
      "\t\tBit:  ST1_BR_SET4 [8, 15]\n",
      "\t\tBit:  ST1_BR_INI4 [1, 7]\n",
      "\t[Register] ST1_LD_P12\n",
      "\t\tBit:  ST1_BR_MID4 [24, 31]\n",
      "\t\tBit:  ST1_BR_MID_INI4 [16, 23]\n",
      "\t\tBit:  ST1_DKCR_SET4 [8, 15]\n",
      "\t\tBit:  ST1_GL_CR_SET4 [0, 7]\n",
      "\t[Register] ST1_LD_P13\n",
      "\t\tBit:  ST1_DKSATU_SET1 [16, 23]\n",
      "\t\tBit:  ST1_SATU_SET1 [8, 15]\n",
      "\t\tBit:  ST1_SATU_INI1 [0, 7]\n",
      "\t[Register] ST1_LD_P14\n",
      "\t\tBit:  ST1_LO_CR_SET5 [24, 31]\n",
      "\t\tBit:  ST1_LO_CR_INI5 [16, 23]\n",
      "\t\tBit:  ST1_BR_SET5 [8, 15]\n",
      "\t\tBit:  ST1_BR_INI5 [1, 7]\n",
      "\t[Register] ST1_LD_P15\n",
      "\t\tBit:  ST1_BR_MID5 [24, 31]\n",
      "\t\tBit:  ST1_BR_MID_INI5 [16, 23]\n",
      "\t\tBit:  ST1_DKCR_SET5 [8, 15]\n",
      "\t\tBit:  ST1_GL_CR_SET5 [0, 7]\n",
      "\t[Register] ST1_LD_P16\n",
      "\t\tBit:  ST1_DKSATU_SET2 [16, 23]\n",
      "\t\tBit:  ST1_SATU_SET2 [8, 15]\n",
      "\t\tBit:  ST1_SATU_INI2 [0, 7]\n",
      "\t[Register] ST1_LD_P17\n",
      "\t\tBit:  ST1_LO_CR_SET6 [24, 31]\n",
      "\t\tBit:  ST1_LO_CR_INI6 [16, 23]\n",
      "\t\tBit:  ST1_BR_SET6 [8, 15]\n",
      "\t\tBit:  ST1_BR_INI6 [1, 7]\n",
      "\t[Register] ST1_LD_P18\n",
      "\t\tBit:  ST1_BR_MID6 [24, 31]\n",
      "\t\tBit:  ST1_BR_MID_INI6 [16, 23]\n",
      "\t\tBit:  ST1_DKCR_SET6 [8, 15]\n",
      "\t\tBit:  ST1_GL_CR_SET6 [0, 7]\n",
      "\t[Register] ST1_LD_P19\n",
      "\t\tBit:  ST1_DKSATU_SET3 [16, 23]\n",
      "\t\tBit:  ST1_SATU_SET3 [8, 15]\n",
      "\t\tBit:  ST1_SATU_INI3 [0, 7]\n",
      "\t[Register] ST1_LD_P20\n",
      "\t\tBit:  ST1_IMG_DIM_TH [16, 23]\n",
      "\t\tBit:  ST1_IMG_DIM_ADD [8, 15]\n",
      "\t\tBit:  ST1_IMG_DIM [0, 7]\n",
      "\t[Register] ST1_LD_P21\n",
      "\t\tBit:  ST1_BL_DIM_TH [16, 23]\n",
      "\t\tBit:  ST1_BL_DIM_ADD [8, 15]\n",
      "\t\tBit:  ST1_BL_DIM [0, 7]\n",
      "\t[Register] ST1_LD_P22\n",
      "\t\tBit:  ST1_PWM_PERIOD_UP [24, 31]\n",
      "\t\tBit:  ST1_PWM_CYCLE [16, 23]\n",
      "\t\tBit:  ST1_PWM_DIV [8, 15]\n",
      "\t\tBit:  ST1_PWM_DITH_ON [7]\n",
      "\t\tBit:  ST1_MODE_DIM [4, 6]\n",
      "\t\tBit:  ST1_CABC_PTLON [3]\n",
      "\t[Register] ST1_LD_P23\n",
      "\t\tBit:  ST1_LEDPWMPOL [23]\n",
      "\t\tBit:  ST1_PWMWM [22]\n",
      "\t\tBit:  ST1_LEDPWMFIX [20]\n",
      "\t\tBit:  ST1_PWM_BIT_LENGTH [16, 19]\n",
      "\t\tBit:  ST1_FRC_ON [15]\n",
      "\t\tBit:  ST1_PWM_METHOD_DOWN [12, 14]\n",
      "\t\tBit:  ST1_PWM_METHOD_UP [8, 10]\n",
      "\t\tBit:  ST1_PWM_PERIOD_DOWN [0, 7]\n",
      "\t[Register] ST1_LD_P24\n",
      "\t\tBit:  ST1_DARK_INTENSITY [16, 23]\n",
      "\t\tBit:  ST1_DARK_SATURATION_PLUS [8, 15]\n",
      "\t\tBit:  ST1_DBV_MAP_SEL [6, 7]\n",
      "\t\tBit:  ST1_LD_APL_MAX_TEST [5]\n",
      "\t\tBit:  ST1_LD_DITHER_KIND [3, 4]\n",
      "\t\tBit:  ST1_DBV_FILTER [0, 2]\n",
      "\t[Register] ST1_LD_P25\n",
      "\t\tBit:  ST1_BL_AREA_RATIO [16, 23]\n",
      "\t\tBit:  ST1_CR_AREA_RATIO [8, 15]\n",
      "\t\tBit:  ST1_BR_AREA_RATIO [0, 7]\n",
      "\t[Register] ST1_LD_P26\n",
      "\t\tBit:  ST1_LD_AUTO_CLK_ON [31]\n",
      "\t\tBit:  ST1_LD_CNT_CLK_ON [30]\n",
      "\t\tBit:  ST1_LD_LED_CLK_ON [29]\n",
      "\t\tBit:  ST1_LD_HISTL_CLK_ON [28]\n",
      "\t\tBit:  ST1_LD_LED_TRANSFER_MODE [24, 25]\n",
      "\t\tBit:  ST1_LD_ACCUMULATOR_OFFSET_SELECT [20]\n",
      "\t\tBit:  ST1_LD_HRF_NOISE_REDUCTION [16, 19]\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_RANGE [12, 13]\n",
      "\t\tBit:  ST1_LD_HRF_THRESHOLD [8, 10]\n",
      "\t\tBit:  ST1_LD_LED_COEFF_RANGE [4, 6]\n",
      "\t\tBit:  ST1_LD_10BIT_INPUT_ON [1]\n",
      "\t\tBit:  ST1_LD_MAXAPL_ON [0]\n",
      "\t[Register] ST1_LD_P27\n",
      "\t\tBit:  ST1_LD_TR0 [0, 31]\n",
      "\t[Register] ST1_LD_P28\n",
      "\t\tBit:  ST1_LD_TR1 [0, 31]\n",
      "\t[Register] ST1_LD_P29\n",
      "\t\tBit:  ST1_LD_TR2 [0, 31]\n",
      "\t[Register] ST1_LD_P30\n",
      "\t\tBit:  ST1_LD_XSIZE_END [16, 31]\n",
      "\t\tBit:  ST1_LD_XSIZE_START [0, 15]\n",
      "\t[Register] ST1_LD_P31\n",
      "\t\tBit:  ST1_LD_NUM_OF_YBLK [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_XBLK [16, 23]\n",
      "\t\tBit:  ST1_LD_XSIZE_STEP [0, 15]\n",
      "\t[Register] ST1_LD_P32\n",
      "\t\tBit:  ST1_LD_YSIZE_STEP [16, 31]\n",
      "\t\tBit:  ST1_LD_YSIZE [0, 15]\n",
      "\t[Register] ST1_LD_P33\n",
      "\t\tBit:  ST1_LD_AREA0 [0, 22]\n",
      "\t[Register] ST1_LD_P34\n",
      "\t\tBit:  ST1_LD_AREA1 [0, 22]\n",
      "\t[Register] ST1_LD_P35\n",
      "\t\tBit:  ST1_LD_AREA2 [0, 22]\n",
      "\t[Register] ST1_LD_P36\n",
      "\t\tBit:  ST1_LD_AREA3 [0, 22]\n",
      "\t[Register] ST1_LD_P37\n",
      "\t\tBit:  ST1_LD_NY_AREA1 [16, 31]\n",
      "\t\tBit:  ST1_LD_NY_AREA0 [0, 15]\n",
      "\t[Register] ST1_LD_P38\n",
      "\t\tBit:  ST1_LD_NY_AREA3 [16, 31]\n",
      "\t\tBit:  ST1_LD_NY_AREA2 [0, 15]\n",
      "\t[Register] ST1_LD_P39\n",
      "\t\tBit:  ST1_LD_AREA_ALL [0, 21]\n",
      "\t[Register] ST1_LD_P40\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_EDGE_REFLECTION_WEIGHT [28, 31]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_EDGE_REFLECTION_ON [25]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_FILTER_ON [24]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_TYPE [16, 18]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_MIN [8, 15]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_MAX [0, 7]\n",
      "\t[Register] ST1_LD_P41\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V1H4 [24, 31]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V1H3 [16, 23]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V1H2 [8, 15]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V1H1 [0, 7]\n",
      "\t[Register] ST1_LD_P42\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V2H4 [24, 31]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V2H3 [16, 23]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V2H2 [8, 15]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V2H1 [0, 7]\n",
      "\t[Register] ST1_LD_P43\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V3H4 [24, 31]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V3H3 [16, 23]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V3H2 [8, 15]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V3H1 [0, 7]\n",
      "\t[Register] ST1_LD_P44\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V4H4 [24, 31]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V4H3 [16, 23]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V4H2 [8, 15]\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_V4H1 [0, 7]\n",
      "\t[Register] ST1_LD_P45\n",
      "\t\tBit:  ST1_LD_DIRECTIVITY_OFFSET [0, 7]\n",
      "\t[Register] ST1_LD_P46\n",
      "\t\tBit:  ST1_LD_AREA_CALC_RTO_MA [16, 23]\n",
      "\t\tBit:  ST1_LD_AREA_CALC_OFS [0, 7]\n",
      "\t[Register] ST1_LD_P47\n",
      "\t\tBit:  ST1_LD_DEVIATION [16, 23]\n",
      "\t\tBit:  ST1_LD_CNR_CALC_RATIO [0, 7]\n",
      "\t[Register] ST1_LD_P48\n",
      "\t\tBit:  ST1_LD_HENSA_SUBSTITUTION [16, 25]\n",
      "\t\tBit:  ST1_LD_APL_SUBSTITUTION [0, 9]\n",
      "\t[Register] ST1_LD_P49\n",
      "\t\tBit:  ST1_LD_BL_DATA1 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA0 [0, 15]\n",
      "\t[Register] ST1_LD_P50\n",
      "\t\tBit:  ST1_LD_BL_DATA3 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA2 [0, 15]\n",
      "\t[Register] ST1_LD_P51\n",
      "\t\tBit:  ST1_LD_BL_DATA5 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA4 [0, 15]\n",
      "\t[Register] ST1_LD_P52\n",
      "\t\tBit:  ST1_LD_BL_DATA7 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA6 [0, 15]\n",
      "\t[Register] ST1_LD_P53\n",
      "\t\tBit:  ST1_LD_BL_DATA9 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA8 [0, 15]\n",
      "\t[Register] ST1_LD_P54\n",
      "\t\tBit:  ST1_LD_BL_DATA11 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA10 [0, 15]\n",
      "\t[Register] ST1_LD_P55\n",
      "\t\tBit:  ST1_LD_BL_DATA13 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA12 [0, 15]\n",
      "\t[Register] ST1_LD_P56\n",
      "\t\tBit:  ST1_LD_BL_DATA15 [16, 31]\n",
      "\t\tBit:  ST1_LD_BL_DATA14 [0, 15]\n",
      "\t[Register] ST1_LD_P57\n",
      "\t\tBit:  ST1_LD_BL_DATA16 [0, 15]\n",
      "\t[Register] ST1_LD_P58\n",
      "\t\tBit:  ST1_LD_ACL_DATA2 [24, 31]\n",
      "\t\tBit:  ST1_LD_ACL_DATA1 [16, 23]\n",
      "\t\tBit:  ST1_LD_ACL_DATA0 [8, 15]\n",
      "\t\tBit:  ST1_LD_ACL_PERCENT [0, 7]\n",
      "\t[Register] ST1_LD_P59\n",
      "\t\tBit:  ST1_LD_ACL_DATA6 [24, 31]\n",
      "\t\tBit:  ST1_LD_ACL_DATA5 [16, 23]\n",
      "\t\tBit:  ST1_LD_ACL_DATA4 [8, 15]\n",
      "\t\tBit:  ST1_LD_ACL_DATA3 [0, 7]\n",
      "\t[Register] ST1_LD_P60\n",
      "\t\tBit:  ST1_LD_ACL_DATA8 [8, 15]\n",
      "\t\tBit:  ST1_LD_ACL_DATA7 [0, 7]\n",
      "\t[Register] ST1_LD_P61\n",
      "\t\tBit:  ST1_LD_TELL_TALE_HENSA_ALL [24, 31]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_HENSA_ALL_ON [16]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_APL_ALL [8, 15]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_APL_ALL_ON [0]\n",
      "\t[Register] ST1_LD_P62\n",
      "\t\tBit:  ST1_LD_TELL_TALE_HENSA [24, 31]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_HENSA_ON [16]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_APL [8, 15]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_APL_ON [0]\n",
      "\t[Register] ST1_LD_P63\n",
      "\t\tBit:  ST1_LD_TELL_TALE_LED_VALUE [16, 31]\n",
      "\t\tBit:  ST1_LD_TELL_TALE_LED_VALUE_ON [0]\n",
      "\t[Register] ST1_LD_P64\n",
      "\t\tBit:  ST1_LD_XDIV1 [16, 27]\n",
      "\t\tBit:  ST1_LD_XDIV0 [0, 11]\n",
      "\t[Register] ST1_LD_P65\n",
      "\t\tBit:  ST1_LD_YDIV1 [16, 27]\n",
      "\t\tBit:  ST1_LD_YDIV0 [0, 11]\n",
      "\t[Register] ST1_LD_P66\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_TOP_BOTTOM [16, 27]\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_LEFT_TOP [0, 11]\n",
      "\t[Register] ST1_LD_P67\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_LEFT_RIGHT [16, 27]\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_RIGHT_TOP [0, 11]\n",
      "\t[Register] ST1_LD_P68\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_LEFT_BOTTOM [16, 27]\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_CENTER [0, 11]\n",
      "\t[Register] ST1_LD_P69\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_RIGHT_BOTTOM [0, 11]\n",
      "\t[Register] ST1_LD_P70\n",
      "\t\tBit:  ST1_LD_LED_RAM_BANK_POINTER [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_RAM_BANK_MODE [12, 14]\n",
      "\t\tBit:  ST1_LD_INT_MODE [8, 9]\n",
      "\t\tBit:  ST1_LD_LED_COEFF_ON [7]\n",
      "\t\tBit:  ST1_LD_LED_HORIZONTAL_SWAP_ON [5]\n",
      "\t\tBit:  ST1_LD_LED_VERTICAL_SWAP_ON [4]\n",
      "\t\tBit:  ST1_LD_EDGE_COEFF_ON [3]\n",
      "\t\tBit:  ST1_LD_BL_COLLECT_ON [0]\n",
      "\t[Register] ST1_LD_P71\n",
      "\t\tBit:  ST1_LD_LED_RAM_BANK [0]\n",
      "\t[Register] ST1_LD_P72\n",
      "\t\tBit:  ST1_LD_Y_POINTER1 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER0 [0, 15]\n",
      "\t[Register] ST1_LD_P73\n",
      "\t\tBit:  ST1_LD_Y_POINTER3 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER2 [0, 15]\n",
      "\t[Register] ST1_LD_P74\n",
      "\t\tBit:  ST1_LD_Y_POINTER5 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER4 [0, 15]\n",
      "\t[Register] ST1_LD_P75\n",
      "\t\tBit:  ST1_LD_Y_POINTER7 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER6 [0, 15]\n",
      "\t[Register] ST1_LD_P76\n",
      "\t\tBit:  ST1_LD_Y_POINTER9 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER8 [0, 15]\n",
      "\t[Register] ST1_LD_P77\n",
      "\t\tBit:  ST1_LD_Y_POINTER11 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER10 [0, 15]\n",
      "\t[Register] ST1_LD_P78\n",
      "\t\tBit:  ST1_LD_Y_POINTER13 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER12 [0, 15]\n",
      "\t[Register] ST1_LD_P79\n",
      "\t\tBit:  ST1_LD_Y_POINTER15 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER14 [0, 15]\n",
      "\t[Register] ST1_LD_P80\n",
      "\t\tBit:  ST1_LD_Y_POINTER17 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER16 [0, 15]\n",
      "\t[Register] ST1_LD_P81\n",
      "\t\tBit:  ST1_LD_Y_POINTER19 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER18 [0, 15]\n",
      "\t[Register] ST1_LD_P82\n",
      "\t\tBit:  ST1_LD_Y_POINTER21 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER20 [0, 15]\n",
      "\t[Register] ST1_LD_P83\n",
      "\t\tBit:  ST1_LD_Y_POINTER23 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER22 [0, 15]\n",
      "\t[Register] ST1_LD_P84\n",
      "\t\tBit:  ST1_LD_Y_POINTER25 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER24 [0, 15]\n",
      "\t[Register] ST1_LD_P85\n",
      "\t\tBit:  ST1_LD_Y_POINTER27 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER26 [0, 15]\n",
      "\t[Register] ST1_LD_P86\n",
      "\t\tBit:  ST1_LD_Y_POINTER29 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER28 [0, 15]\n",
      "\t[Register] ST1_LD_P87\n",
      "\t\tBit:  ST1_LD_Y_POINTER31 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER30 [0, 15]\n",
      "\t[Register] ST1_LD_P88\n",
      "\t\tBit:  ST1_LD_Y_POINTER33 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER32 [0, 15]\n",
      "\t[Register] ST1_LD_P89\n",
      "\t\tBit:  ST1_LD_Y_POINTER35 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER34 [0, 15]\n",
      "\t[Register] ST1_LD_P90\n",
      "\t\tBit:  ST1_LD_Y_POINTER37 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER36 [0, 15]\n",
      "\t[Register] ST1_LD_P91\n",
      "\t\tBit:  ST1_LD_Y_POINTER39 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER38 [0, 15]\n",
      "\t[Register] ST1_LD_P92\n",
      "\t\tBit:  ST1_LD_Y_POINTER41 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER40 [0, 15]\n",
      "\t[Register] ST1_LD_P93\n",
      "\t\tBit:  ST1_LD_Y_POINTER43 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER42 [0, 15]\n",
      "\t[Register] ST1_LD_P94\n",
      "\t\tBit:  ST1_LD_Y_POINTER45 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER44 [0, 15]\n",
      "\t[Register] ST1_LD_P95\n",
      "\t\tBit:  ST1_LD_Y_POINTER47 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER46 [0, 15]\n",
      "\t[Register] ST1_LD_P96\n",
      "\t\tBit:  ST1_LD_Y_POINTER49 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER48 [0, 15]\n",
      "\t[Register] ST1_LD_P97\n",
      "\t\tBit:  ST1_LD_Y_POINTER51 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER50 [0, 15]\n",
      "\t[Register] ST1_LD_P98\n",
      "\t\tBit:  ST1_LD_Y_POINTER53 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER52 [0, 15]\n",
      "\t[Register] ST1_LD_P99\n",
      "\t\tBit:  ST1_LD_Y_POINTER55 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER54 [0, 15]\n",
      "\t[Register] ST1_LD_P100\n",
      "\t\tBit:  ST1_LD_Y_POINTER57 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER56 [0, 15]\n",
      "\t[Register] ST1_LD_P101\n",
      "\t\tBit:  ST1_LD_Y_POINTER59 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER58 [0, 15]\n",
      "\t[Register] ST1_LD_P102\n",
      "\t\tBit:  ST1_LD_Y_POINTER61 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER60 [0, 15]\n",
      "\t[Register] ST1_LD_P103\n",
      "\t\tBit:  ST1_LD_Y_POINTER63 [16, 31]\n",
      "\t\tBit:  ST1_LD_Y_POINTER62 [0, 15]\n",
      "\t[Register] ST1_LD_P104\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS1 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS0 [0, 15]\n",
      "\t[Register] ST1_LD_P105\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS3 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS2 [0, 15]\n",
      "\t[Register] ST1_LD_P106\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS5 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS4 [0, 15]\n",
      "\t[Register] ST1_LD_P107\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS7 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS6 [0, 15]\n",
      "\t[Register] ST1_LD_P108\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS9 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS8 [0, 15]\n",
      "\t[Register] ST1_LD_P109\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS11 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS10 [0, 15]\n",
      "\t[Register] ST1_LD_P110\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS13 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS12 [0, 15]\n",
      "\t[Register] ST1_LD_P111\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS15 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS14 [0, 15]\n",
      "\t[Register] ST1_LD_P112\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS17 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS16 [0, 15]\n",
      "\t[Register] ST1_LD_P113\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS19 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS18 [0, 15]\n",
      "\t[Register] ST1_LD_P114\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS21 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS20 [0, 15]\n",
      "\t[Register] ST1_LD_P115\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS23 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS22 [0, 15]\n",
      "\t[Register] ST1_LD_P116\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS25 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS24 [0, 15]\n",
      "\t[Register] ST1_LD_P117\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS27 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS26 [0, 15]\n",
      "\t[Register] ST1_LD_P118\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS29 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS28 [0, 15]\n",
      "\t[Register] ST1_LD_P119\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS31 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS30 [0, 15]\n",
      "\t[Register] ST1_LD_P120\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS33 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS32 [0, 15]\n",
      "\t[Register] ST1_LD_P121\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS35 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS34 [0, 15]\n",
      "\t[Register] ST1_LD_P122\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS37 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS36 [0, 15]\n",
      "\t[Register] ST1_LD_P123\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS39 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS38 [0, 15]\n",
      "\t[Register] ST1_LD_P124\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS41 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS40 [0, 15]\n",
      "\t[Register] ST1_LD_P125\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS43 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS42 [0, 15]\n",
      "\t[Register] ST1_LD_P126\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS45 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS44 [0, 15]\n",
      "\t[Register] ST1_LD_P127\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS47 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS46 [0, 15]\n",
      "\t[Register] ST1_LD_P128\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS49 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS48 [0, 15]\n",
      "\t[Register] ST1_LD_P129\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS51 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS50 [0, 15]\n",
      "\t[Register] ST1_LD_P130\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS53 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS52 [0, 15]\n",
      "\t[Register] ST1_LD_P131\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS55 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS54 [0, 15]\n",
      "\t[Register] ST1_LD_P132\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS57 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS56 [0, 15]\n",
      "\t[Register] ST1_LD_P133\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS59 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS58 [0, 15]\n",
      "\t[Register] ST1_LD_P134\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS61 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS60 [0, 15]\n",
      "\t[Register] ST1_LD_P135\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS63 [16, 31]\n",
      "\t\tBit:  ST1_LD_LED_OFFSET_ADDRESS62 [0, 15]\n",
      "\t[Register] ST1_LD_P136\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS3 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS2 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS1 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS0 [0, 7]\n",
      "\t[Register] ST1_LD_P137\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS7 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS6 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS5 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS4 [0, 7]\n",
      "\t[Register] ST1_LD_P138\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS11 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS10 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS9 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS8 [0, 7]\n",
      "\t[Register] ST1_LD_P139\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS15 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS14 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS13 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS12 [0, 7]\n",
      "\t[Register] ST1_LD_P140\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS19 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS18 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS17 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS16 [0, 7]\n",
      "\t[Register] ST1_LD_P141\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS23 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS22 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS21 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS20 [0, 7]\n",
      "\t[Register] ST1_LD_P142\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS27 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS26 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS25 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS24 [0, 7]\n",
      "\t[Register] ST1_LD_P143\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS31 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS30 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS29 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS28 [0, 7]\n",
      "\t[Register] ST1_LD_P144\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS35 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS34 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS33 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS32 [0, 7]\n",
      "\t[Register] ST1_LD_P145\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS39 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS38 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS37 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS36 [0, 7]\n",
      "\t[Register] ST1_LD_P146\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS43 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS42 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS41 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS40 [0, 7]\n",
      "\t[Register] ST1_LD_P147\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS47 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS46 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS45 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS44 [0, 7]\n",
      "\t[Register] ST1_LD_P148\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS51 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS50 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS49 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS48 [0, 7]\n",
      "\t[Register] ST1_LD_P149\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS55 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS54 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS53 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS52 [0, 7]\n",
      "\t[Register] ST1_LD_P150\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS59 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS58 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS57 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS56 [0, 7]\n",
      "\t[Register] ST1_LD_P151\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS63 [24, 31]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS62 [16, 23]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS61 [8, 15]\n",
      "\t\tBit:  ST1_LD_NUM_OF_LEDS60 [0, 7]\n",
      "\t[Register] ST1_LD_P152\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_EN [0]\n",
      "\t[Register] ST1_LD_P153\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM00 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC00 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT00_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT00_X [0, 12]\n",
      "\t[Register] ST1_LD_P154\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID00_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID00_X [0, 12]\n",
      "\t[Register] ST1_LD_P155\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END00_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END00_X [0, 12]\n",
      "\t[Register] ST1_LD_P156\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM01 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC01 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT01_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT01_X [0, 12]\n",
      "\t[Register] ST1_LD_P157\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID01_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID01_X [0, 12]\n",
      "\t[Register] ST1_LD_P158\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END01_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END01_X [0, 12]\n",
      "\t[Register] ST1_LD_P159\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM02 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC02 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT02_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT02_X [0, 12]\n",
      "\t[Register] ST1_LD_P160\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID02_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID02_X [0, 12]\n",
      "\t[Register] ST1_LD_P161\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END02_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END02_X [0, 12]\n",
      "\t[Register] ST1_LD_P162\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM03 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC03 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT03_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT03_X [0, 12]\n",
      "\t[Register] ST1_LD_P163\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID03_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID03_X [0, 12]\n",
      "\t[Register] ST1_LD_P164\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END03_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END03_X [0, 12]\n",
      "\t[Register] ST1_LD_P165\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM04 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC04 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT04_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT04_X [0, 12]\n",
      "\t[Register] ST1_LD_P166\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID04_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID04_X [0, 12]\n",
      "\t[Register] ST1_LD_P167\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END04_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END04_X [0, 12]\n",
      "\t[Register] ST1_LD_P168\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM05 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC05 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT05_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT05_X [0, 12]\n",
      "\t[Register] ST1_LD_P169\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID05_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID05_X [0, 12]\n",
      "\t[Register] ST1_LD_P170\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END05_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END05_X [0, 12]\n",
      "\t[Register] ST1_LD_P171\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM06 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC06 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT06_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT06_X [0, 12]\n",
      "\t[Register] ST1_LD_P172\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID06_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID06_X [0, 12]\n",
      "\t[Register] ST1_LD_P173\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END06_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END06_X [0, 12]\n",
      "\t[Register] ST1_LD_P174\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SYM07 [31]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SWC07 [30]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT07_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_SRT07_X [0, 12]\n",
      "\t[Register] ST1_LD_P175\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID07_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_MID07_X [0, 12]\n",
      "\t[Register] ST1_LD_P176\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END07_Y [16, 28]\n",
      "\t\tBit:  ST1_LD_PANEL_OUTLINE_END07_X [0, 12]\n",
      "\t[Register] ST1_LD_P177\n",
      "\t\tBit:  ST1_LD_SHAPE_Y_ZONE_NUM [16, 23]\n",
      "\t\tBit:  ST1_LD_SHAPE_X_ZONE_NUM [8, 15]\n",
      "\t\tBit:  ST1_LD_SHAPE_IMAGE_ON [0]\n",
      "\t[Register] ST1_LD_P178\n",
      "\t\tBit:  ST1_LD_SHAPE_LUT3 [24, 31]\n",
      "\t\tBit:  ST1_LD_SHAPE_LUT2 [16, 23]\n",
      "\t\tBit:  ST1_LD_SHAPE_LUT1 [8, 15]\n",
      "\t\tBit:  ST1_LD_SHAPE_LUT0 [0, 7]\n",
      "\t[Register] ST1_LD_P179\n",
      "\t\tBit:  ST1_LD_SHAPE_Y_ZONE_SIZE [16, 25]\n",
      "\t\tBit:  ST1_LD_SHAPE_X_ZONE_SIZE [0, 9]\n",
      "\t[Register] ST1_LD_P180\n",
      "\t\tBit:  ST1_LD_SHAPE_Y_DIV [16, 31]\n",
      "\t\tBit:  ST1_LD_SHAPE_X_DIV [0, 15]\n",
      "[Cateroty] HYDRA\n",
      "\t[Register] HYDRA_OPCODE\n",
      "\t\tBit:  OPCODE [0, 31]\n",
      "\t[Register] HYDRA_VL\n",
      "\t\tBit:  VL [0, 16]\n",
      "\t[Register] HYDRA_VMA\n",
      "\t\tBit:  VMA [0, 16]\n",
      "\t[Register] HYDRA_VPC\n",
      "\t\tBit:  VPC [0, 16]\n",
      "\t[Register] HYDRA_G0\n",
      "\t\tBit:  G0 [0, 31]\n",
      "\t[Register] HYDRA_G1\n",
      "\t\tBit:  G1 [0, 31]\n",
      "\t[Register] HYDRA_IRQ\n",
      "\t\tBit:  ERROR_WHICH [20, 23]\n",
      "\t\tBit:  ERROR_REASON [16, 19]\n",
      "\t\tBit:  ACK_TRREADY [13]\n",
      "\t\tBit:  ACK_TRIDLE [12]\n",
      "\t\tBit:  ACK_ERROR [11]\n",
      "\t\tBit:  ACK_DONE [10]\n",
      "\t\tBit:  NREADY [9]\n",
      "\t\tBit:  RESET [8]\n",
      "\t\tBit:  TRREADY [5]\n",
      "\t\tBit:  TRIDLE [4]\n",
      "\t\tBit:  ERROR [3]\n",
      "\t\tBit:  DONE [2]\n",
      "\t\tBit:  READY [1]\n",
      "\t\tBit:  IDLE [0]\n",
      "\t[Register] HYDRA_IEN\n",
      "\t\tBit:  EN_TRREADY [5]\n",
      "\t\tBit:  EN_TRIDLE [4]\n",
      "\t\tBit:  EN_ERROR [3]\n",
      "\t\tBit:  EN_DONE [2]\n",
      "\t\tBit:  EN_READY [1]\n",
      "\t\tBit:  EN_IDLE [0]\n",
      "\t[Register] HYDRA_MODES\n",
      "\t\tBit:  PRIV_ONLY [24]\n",
      "\t\tBit:  DIS_JOIN [18]\n",
      "\t\tBit:  DIS_HSHAKE [17]\n",
      "\t\tBit:  EN_WADDR [16]\n",
      "\t\tBit:  ROUND [0, 2]\n",
      "\t[Register] HYDRA_PCOUNT\n",
      "\t\tBit:  COUNT [4, 31]\n",
      "\t\tBit:  EVENT [0, 3]\n",
      "\t[Register] HYDRA_STATUS\n",
      "\t\tBit:  NNEGATIVE [15]\n",
      "\t\tBit:  NZERO [14]\n",
      "\t\tBit:  NINFINITE [13]\n",
      "\t\tBit:  NDIVZERO [12]\n",
      "\t\tBit:  NINEXACT [11]\n",
      "\t\tBit:  NINVALID [10]\n",
      "\t\tBit:  NUNDERFLOW [9]\n",
      "\t\tBit:  NOVERFLOW [8]\n",
      "\t\tBit:  NEGATIVE [7]\n",
      "\t\tBit:  ZERO [6]\n",
      "\t\tBit:  INFINITE [5]\n",
      "\t\tBit:  DIVZERO [4]\n",
      "\t\tBit:  INEXACT [3]\n",
      "\t\tBit:  INVALID [2]\n",
      "\t\tBit:  UNDERFLOW [1]\n",
      "\t\tBit:  OVERFLOW [0]\n",
      "\t[Register] HYDRA_COMPAT_OPCODE\n",
      "\t\tBit:  COMPAT_OPCODE [0, 15]\n",
      "\t[Register] HYDRA_VMCNT\n",
      "\t\tBit:  VMCNT [0, 16]\n",
      "\t[Register] HYDRA_PROPS\n",
      "\t\tBit:  ID_MAJOR_VER [24, 27]\n",
      "\t\tBit:  ID_MINOR_VER [20, 23]\n",
      "\t\tBit:  ID_SUBMINOR_VER [16, 19]\n",
      "\t\tBit:  PROPERTIES [4, 15]\n",
      "\t\tBit:  CONTEXTS [0, 3]\n",
      "\t[Register] HYDRA_V0CFG\n",
      "\t\tBit:  V0CFG [0, 31]\n",
      "\t[Register] HYDRA_V0ADDR\n",
      "\t\tBit:  V0ADDR [0, 16]\n",
      "\t[Register] HYDRA_V1CFG\n",
      "\t\tBit:  V1CFG [0, 31]\n",
      "\t[Register] HYDRA_V1ADDR\n",
      "\t\tBit:  V1ADDR [0, 16]\n",
      "\t[Register] HYDRA_V2CFG\n",
      "\t\tBit:  V2CFG [0, 31]\n",
      "\t[Register] HYDRA_V2ADDR\n",
      "\t\tBit:  V2ADDR [0, 16]\n",
      "\t[Register] HYDRA_V3CFG\n",
      "\t\tBit:  V3CFG [0, 31]\n",
      "\t[Register] HYDRA_V3ADDR\n",
      "\t\tBit:  V3ADDR [0, 16]\n",
      "\t[Register] HYDRA_V4CFG\n",
      "\t\tBit:  V4CFG [0, 31]\n",
      "\t[Register] HYDRA_V4ADDR\n",
      "\t\tBit:  V4ADDR [0, 16]\n",
      "\t[Register] HYDRA_V5CFG\n",
      "\t\tBit:  V5CFG [0, 31]\n",
      "\t[Register] HYDRA_V5ADDR\n",
      "\t\tBit:  V5ADDR [0, 16]\n",
      "\t[Register] HYDRA_V6CFG\n",
      "\t\tBit:  V6CFG [0, 31]\n",
      "\t[Register] HYDRA_V6ADDR\n",
      "\t\tBit:  V6ADDR [0, 16]\n",
      "\t[Register] HYDRA_V7CFG\n",
      "\t\tBit:  V7CFG [0, 31]\n",
      "\t[Register] HYDRA_V7ADDR\n",
      "\t\tBit:  V7ADDR [0, 16]\n",
      "Register Count:  2814\n",
      "Done\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "import json\n",
    "\n",
    "input_file = 'regs_sb7900_riscv.sinc'\n",
    "output_file = 'regs_sb7900_riscv.json'\n",
    "\n",
    "\n",
    "register_count = 0\n",
    "\n",
    "def find(pattern, string):\n",
    "    try:\n",
    "        result = re.search(pattern, string)\n",
    "        return result.group().strip('\"')\n",
    "    except:\n",
    "        ###print(\"[Pattern not found: ]\", pattern, string[0:30])\n",
    "        raise\n",
    "\n",
    "def parse_bits(root, data):\n",
    "    bit_dic = {}\n",
    "    for bc in data:\n",
    "        #### Bit Name\n",
    "        bit = find(r'(?<=Bits )\"(\\w+)\"', bc)\n",
    "        root[bit] = {}\n",
    "\n",
    "        #### Bit Position\n",
    "        position = find(r'(?<=Position: )(.*)', bc)\n",
    "        position_list = [int(x) for x in position.split(\"..\")]\n",
    "        position_list.reverse()\n",
    "        root[bit][\"Position\"] = position_list\n",
    "        \n",
    "        #### Bit Type\n",
    "        root[bit][\"Type\"] = find(r'(?<=Type:     )\"(\\w+)\"', bc)\n",
    "        \n",
    "        #### Bit Reset\n",
    "        try:\n",
    "            root[bit][\"Reset\"] = find(r'(?<=Reset:    )(\\w+)', bc)\n",
    "        except:\n",
    "            pass\n",
    "        \n",
    "        #### Bit Comment\n",
    "        try:\n",
    "            root[bit][\"Comment\"] = find(r'(?<=Comment:  )(.*)', bc)\n",
    "        except:\n",
    "            pass\n",
    "        \n",
    "        #### Bit Defines\n",
    "        try:\n",
    "            root[bit][\"Defines\"] = find(r'(?<=Defines:  )(.*)', bc)\n",
    "        except:\n",
    "            pass\n",
    "\n",
    "        print(\"\\t\\tBit: \", bit, root[bit][\"Position\"])\n",
    "\n",
    "def parse_registers(root, data):\n",
    "\n",
    "    pattern = r'  Register .*(?:\\n|.)*?\\}\\n\\n'\n",
    "    registers = re.findall(pattern, data, re.MULTILINE)\n",
    "    \n",
    "    for r in registers:\n",
    "        \n",
    "        #### Register Name\n",
    "        pattern = r'(?<=  Register )\"(\\w+)\"'\n",
    "        register = find(pattern, r)\n",
    "        \n",
    "        root[register] = {}\n",
    "\n",
    "        #### Register Offset\n",
    "        root[register][\"Offset\"] = int(find(r'(?<=Offset:  )(\\w+)', r), 16)\n",
    "\n",
    "        #### Register Description\n",
    "        try:\n",
    "            root[register][\"Description\"] = find(r'(?<=Description: )\"(.*)\"', r)\n",
    "        except:\n",
    "            pass\n",
    "\n",
    "        #### Register Defines\n",
    "        try:\n",
    "            root[register][\"Defines\"] = find(r'(?<=Defines: )\"(.*)\"', r)\n",
    "        except:\n",
    "            pass\n",
    "\n",
    "        #### Register Read Mask\n",
    "        root[register][\"Read Mask\"] = find(r'(?<=Read Mask:   )(\\w+)', r)\n",
    "        \n",
    "        #### Register Write Mask\n",
    "        root[register][\"Write Mask\"] = find(r'(?<=Write Mask:  )(\\w+)', r)\n",
    "        \n",
    "        #### Register Reset Mask\n",
    "        try:\n",
    "            root[register][\"Reset Value\"] = find(r'(?<=Reset Value: )(\\w+)', r)\n",
    "        except:\n",
    "            pass\n",
    "        \n",
    "        bits_content = re.findall(r'\\n    Bits.*(?:\\n|.)*?\\}', r)\n",
    "        \n",
    "        root[register][\"Bits\"] = {}\n",
    "        \n",
    "        print(\"\\t[Register]\", register)\n",
    "        parse_bits(root[register][\"Bits\"], bits_content)\n",
    "        \n",
    "        global register_count\n",
    "        register_count = register_count + 1\n",
    "\n",
    "def parse_categories(root, data):\n",
    "    ###pattern = r'(?<=;; ========= )(.*)(?= ========)'\n",
    "    pattern = r'Block .*(?:\\n|.)*?\\n\\}\\n'\n",
    "    categories = re.findall(pattern, data, re.MULTILINE)\n",
    "    for c in categories:\n",
    "        \n",
    "        #### Category Name\n",
    "        category = find(r'(?<=Block )\"(\\w+)\"', c)\n",
    "        root[category] = {}\n",
    "        root[category][\"Register\"] = {}\n",
    "        \n",
    "        #### Category Address\n",
    "        root[category][\"Address\"] = find(r'(?<=\\nAddress: )(\\w+)', c)\n",
    "        \n",
    "        #### Category Size\n",
    "        root[category][\"Size\"] = int(find(r'(?<=\\nSize:)\\s+(\\w+)', c))\n",
    "\n",
    "        print(\"[Cateroty]\", category)\n",
    "        parse_registers(root[category][\"Register\"], c)\n",
    "\n",
    "\n",
    "with open(input_file, 'r') as f:\n",
    "    data = f.read()\n",
    "    \n",
    "    root = {}\n",
    "    \n",
    "    parse_categories(root, data)\n",
    "    json_data = json.dumps(root, indent=2)\n",
    "\n",
    "    print(\"Register Count: \", register_count)\n",
    "    with open(output_file, \"w\") as f:\n",
    "        f.write(json_data)\n",
    "\n",
    "print(\"Done\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "b3c4aabf-4721-4356-85a1-01797135e7df",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7ba04e9e-0886-4891-8ebb-fe040999de05",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
