# TelecomParistech-Reconfigurable-architectures-and-HDL-language-course
Homework assignments implemented in SystemVerilog
