# Traffic Light Controller (FSM-based)

## ğŸ“ Description
This is a finite state machine (FSM) implementation of a traffic light controller in Verilog. It cycles through Red â†’ Green â†’ Yellow based on clock cycles.

## ğŸ§  Learning Outcomes
- FSM modeling in Verilog
- State transitions
- Output encoding and sequencing

## ğŸ”§ Files
- `traffic_light_controller.v` â€“ FSM RTL code
- `traffic_light_controller_tb.v` â€“ Testbench

## ğŸ› ï¸ Tools Used
- ModelSim / QuestaSim
- EDA Playground
- Icarus Verilog / GTKWave

## ğŸ“— How to Run
1. Compile the RTL and testbench
2. Run the simulation
3. Observe the light outputs (`lights[2:0]`) cycling through Red, Green, Yellow

---

*Feel free to fork and modify for pedestrian/light sensors.*
