Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Wed Apr 28 17:57:14 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (25 seconds elapsed).

WARNING: This version of the tool is 1176 days old.
@genus:root: 1> set_db library slow.ib
Error   : File error. [FILE-100] [set_db]
        : Cannot open file 'slow.ib'
        : Make sure that the file is a readable regular file and has the specified name.
Error   : A library file does not exist. [LBR-68] [set_db]
        : File 'slow.ib' could not be found. File '<none>' was the last file that was successfully read in.
        : Make sure that the library file exists or check for a typo in the file name.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'slow.ib' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
1
@genus:root: 2> set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 639
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = slow.lib
1 slow.lib
@genus:root: 3> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
@genus:root: 4> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             60                                      elaborate
design:core
@genus:root: 5> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 6> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 30 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 34 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4570'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4570'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4562_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4569'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4569'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4568'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4568'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1492 ps
Target path end-point (Pin: register_file/regFile_reg[2][30]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               193051        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1492    25283             50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   991 ps
Target path end-point (Pin: register_file/regFile_reg[2][30]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              190902        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               991    25089             50000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                190902        0         0         0        0
 const_prop               190902        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               190856        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 190856        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 190856        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                190856        0         0         0        0
 glob_area                190669        0         0         0        0
 area_down                190586        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.03
         rem_buf         1  (        1 /        1 )  0.02
         rem_inv         1  (        1 /        1 )  0.03
        merge_bi         1  (        1 /        1 )  0.05
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        10  (        1 /        1 )  0.09
       gate_comp       498  (        1 /        1 )  1.83
       gcomp_mog         6  (        0 /        0 )  0.52
       glob_area        64  (        3 /       64 )  0.07
       area_down        15  (        9 /        9 )  0.36
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               190586        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 190586        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                190586        0         0         0        0
 area_down                190520        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         9  (        0 /        0 )  0.06
       gate_comp       497  (        0 /        0 )  1.82
       gcomp_mog         6  (        0 /        0 )  0.49
       glob_area        50  (        0 /       50 )  0.03
       area_down        13  (        9 /        9 )  0.27
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           159            168                                      synthesize
@genus:root: 7> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:01:05 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                      9557 190519.561     0.000   190519.561    <none> (D) 
  register_file                                 register_bank                             4525 100380.774     0.000   100380.774    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           1793  31956.725     0.000    31956.725    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    361   6363.403     0.000     6363.403    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      136   2701.037     0.000     2701.037    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                   63   1117.670     0.000     1117.670    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   40    934.718     0.000      934.718    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   33    648.648     0.000      648.648    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  128   2664.446     0.000     2664.446    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4580              63   1124.323     0.000     1124.323    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  37    911.434     0.000      911.434    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  28    628.690     0.000      628.690    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  133   2661.120     0.000     2661.120    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4581              62   1120.997     0.000     1120.997    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   40    934.718     0.000      934.718    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   31    605.405     0.000      605.405    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  781  16638.653     0.000    16638.653    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29       addsub_unsigned_367                         66   2963.822     0.000     2963.822    <none> (D) 
  core_control                                  control_unit                               215   2960.496     0.000     2960.496    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  159   2574.634     0.000     2574.634    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2455              159   2574.634     0.000     2574.634    <none> (D) 
  pc_adder_add_4_17                             add_unsigned                                34   2175.466     0.000     2175.466    <none> (D) 
  pc_latch                                      program_counter                             32   1809.562     0.000     1809.562    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2060                            91   1174.219     0.000     1174.219    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2062                              91   1174.219     0.000     1174.219    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2455_4599          69    848.232     0.000      848.232    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4600              32    439.085     0.000      439.085    <none> (D) 
  stall_unit                                    load_stall                                   8    429.106     0.000      429.106    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 8> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:01:18 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (23404 ps) Setup Check with Pin register_file/regFile_reg[2][30]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (F) register_file/regFile_reg[2][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-     378                  
       Uncertainty:-     100                  
     Required Time:=   49522                  
      Launch Clock:-       0                  
         Data Path:-   26118                  
             Slack:=   23404                  

#-------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK     -       -      R     (arrival)   1137     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q      -       CK->Q  R     DFFTRX1       41 161.3  1996  1435    1435    (-,-) 
  g9490/Y                            -       B->Y   F     NOR2BX1       13  41.8   630   519    1954    (-,-) 
  register_file/g36786/Y             -       AN->Y  F     NAND2BX1       2   6.4   166   326    2280    (-,-) 
  register_file/g36807/Y             -       AN->Y  F     NAND2BX1       4  17.2   291   272    2552    (-,-) 
  register_file/g36725/Y             -       A->Y   R     NOR2X1        32 124.9  2330  1390    3942    (-,-) 
  register_file/g36076/Y             -       B1->Y  F     AOI22X1        1   2.6   386   196    4138    (-,-) 
  register_file/g35743/Y             -       A->Y   R     INVXL          1   3.2   138   136    4275    (-,-) 
  register_file/g35445/Y             -       C0->Y  F     AOI211XL       1   3.4   219    90    4365    (-,-) 
  register_file/g35381/Y             -       B->Y   R     NAND4BXL       1   4.7   261   178    4543    (-,-) 
  register_file/g35368/Y             -       C0->Y  F     AOI221X1       1   4.8   467    95    4638    (-,-) 
  register_file/g35361/Y             -       A->Y   R     NAND4X1       12  41.7   617   443    5081    (-,-) 
  g11645/Y                           -       A->Y   R     MX2X1         68 303.3  3708  2265    7346    (-,-) 
  core_alu_lt_26_29/g899/Y           -       B0->Y  F     AOI21X1        1   4.4   522    72    7418    (-,-) 
  core_alu_lt_26_29/g898/Y           -       B0->Y  R     AOI21X1        1   4.6   236   234    7651    (-,-) 
  core_alu_lt_26_29/g897/Y           -       A0->Y  F     OAI22X1        1   4.7   379   112    7763    (-,-) 
  core_alu_lt_26_29/g896/Y           -       A0->Y  R     AOI22X1        1   4.6   261   215    7978    (-,-) 
  core_alu_lt_26_29/g895/Y           -       A0->Y  F     OAI22X1        1   4.7   281   114    8093    (-,-) 
  core_alu_lt_26_29/g894/Y           -       A0->Y  R     AOI22X1        1   4.6   262   194    8286    (-,-) 
  core_alu_lt_26_29/g893/Y           -       A0->Y  F     OAI22X1        2   7.1   156   128    8414    (-,-) 
  core_alu_lt_26_29/g892/Y           -       A0N->Y F     AOI2BB1XL      1   4.4   122   268    8682    (-,-) 
  core_alu_lt_26_29/g891/Y           -       B0->Y  R     AOI21X1        1   4.6   216   150    8832    (-,-) 
  core_alu_lt_26_29/g890/Y           -       A0->Y  F     OAI22X1        1   4.7   151   110    8942    (-,-) 
  core_alu_lt_26_29/g889/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165    9107    (-,-) 
  core_alu_lt_26_29/g888/Y           -       A0->Y  F     OAI22X1        1   4.7   151   114    9221    (-,-) 
  core_alu_lt_26_29/g887/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165    9386    (-,-) 
  core_alu_lt_26_29/g886/Y           -       A0->Y  F     OAI22X1        2   7.1   169   128    9514    (-,-) 
  core_alu_lt_26_29/g885/Y           -       A0N->Y F     AOI2BB1XL      1   4.4   122   271    9785    (-,-) 
  core_alu_lt_26_29/g884/Y           -       B0->Y  R     AOI21X1        1   4.6   216   150    9935    (-,-) 
  core_alu_lt_26_29/g883/Y           -       A0->Y  F     OAI22X1        1   4.7   150   110   10045    (-,-) 
  core_alu_lt_26_29/g882/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165   10210    (-,-) 
  core_alu_lt_26_29/g881/Y           -       A0->Y  F     OAI22X1        1   4.7   150   114   10324    (-,-) 
  core_alu_lt_26_29/g880/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165   10489    (-,-) 
  core_alu_lt_26_29/g879/Y           -       A0->Y  F     OAI22X1        1   4.7   153   114   10604    (-,-) 
  core_alu_lt_26_29/g878/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165   10769    (-,-) 
  core_alu_lt_26_29/g877/Y           -       A0->Y  F     OAI22X1        1   4.7   153   114   10884    (-,-) 
  core_alu_lt_26_29/g876/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165   11049    (-,-) 
  core_alu_lt_26_29/g875/Y           -       A0->Y  F     OAI22X1        1   4.7   153   114   11163    (-,-) 
  core_alu_lt_26_29/g874/Y           -       A0->Y  R     AOI22X1        1   4.6   262   165   11329    (-,-) 
  core_alu_lt_26_29/g873/Y           -       A0->Y  F     OAI22X1        2   6.5   166   124   11453    (-,-) 
  core_alu_lt_26_29/g872/Y           -       A->Y   R     NOR2X1         1   4.6   186   135   11588    (-,-) 
  core_alu_lt_26_29/g871/Y           -       B0->Y  F     OAI2BB2X1      1   4.7   131    95   11684    (-,-) 
  core_alu_lt_26_29/g870/Y           -       A0->Y  R     AOI22X1        1   4.6   262   160   11844    (-,-) 
  core_alu_lt_26_29/g869/Y           -       A0->Y  F     OAI22X1        1   4.7   153   114   11959    (-,-) 
  core_alu_lt_26_29/g868/Y           -       A0->Y  R     AOI22X1        1   3.6   244   155   12114    (-,-) 
  core_alu_lt_26_29/g867/Y           -       A0->Y  F     OAI222XL       1   3.0   214   198   12312    (-,-) 
  core_alu_lt_26_29/g866/Y           -       B0->Y  R     OAI21XL        1   3.4   254   128   12440    (-,-) 
  core_alu_lt_26_29/g865/Y           -       B0->Y  F     OAI2BB1X1      1   3.0    89    73   12512    (-,-) 
  core_alu_lt_26_29/g864/Y           -       B0->Y  R     OAI21XL        3  12.6   478   186   12699    (-,-) 
  core_control/g2209/Y               -       A0->Y  F     OAI22X1        1   4.4   149   137   12835    (-,-) 
  core_control/g3461/Y               -       B0->Y  R     AOI31X1        1   4.8   247   190   13025    (-,-) 
  core_control/g2205/Y               -       A->Y   F     NAND3X1       32 101.9  1018   648   13673    (-,-) 
  g9465/Y                            -       A->Y   F     AND2X2         2   5.6    80   344   14017    (-,-) 
  pc_adder_add_4_17/g783/Y           -       A->Y   F     AND2X2         2  10.3    77   167   14184    (-,-) 
  pc_adder_add_4_17/g780/CO          -       CI->CO F     ADDFX1         1   6.2   142   313   14496    (-,-) 
  pc_adder_add_4_17/g779/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   14826    (-,-) 
  pc_adder_add_4_17/g778/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   15156    (-,-) 
  pc_adder_add_4_17/g777/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   15486    (-,-) 
  pc_adder_add_4_17/g776/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   15816    (-,-) 
  pc_adder_add_4_17/g775/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   16146    (-,-) 
  pc_adder_add_4_17/g774/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   16476    (-,-) 
  pc_adder_add_4_17/g773/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   16806    (-,-) 
  pc_adder_add_4_17/g772/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   17136    (-,-) 
  pc_adder_add_4_17/g771/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   17466    (-,-) 
  pc_adder_add_4_17/g770/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   17796    (-,-) 
  pc_adder_add_4_17/g769/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   18126    (-,-) 
  pc_adder_add_4_17/g768/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   18456    (-,-) 
  pc_adder_add_4_17/g767/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   18786    (-,-) 
  pc_adder_add_4_17/g766/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   19116    (-,-) 
  pc_adder_add_4_17/g765/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   19446    (-,-) 
  pc_adder_add_4_17/g764/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   19776    (-,-) 
  pc_adder_add_4_17/g763/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   20106    (-,-) 
  pc_adder_add_4_17/g762/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   20436    (-,-) 
  pc_adder_add_4_17/g761/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   20766    (-,-) 
  pc_adder_add_4_17/g760/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   21096    (-,-) 
  pc_adder_add_4_17/g759/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   21426    (-,-) 
  pc_adder_add_4_17/g758/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   21756    (-,-) 
  pc_adder_add_4_17/g757/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   22086    (-,-) 
  pc_adder_add_4_17/g756/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   22416    (-,-) 
  pc_adder_add_4_17/g755/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   22746    (-,-) 
  pc_adder_add_4_17/g754/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   23076    (-,-) 
  pc_adder_add_4_17/g753/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   23406    (-,-) 
  pc_adder_add_4_17/g752/CO          -       CI->CO F     ADDFX1         1   6.2   142   330   23736    (-,-) 
  pc_adder_add_4_17/g751/S           -       CI->S  F     ADDFX1         2   9.0   183   304   24041    (-,-) 
  g38614/Y                           -       B0->Y  R     AOI22X1        1   4.8   303   227   24268    (-,-) 
  g38523/Y                           -       A->Y   F     NAND3X1        2   9.6   212   141   24408    (-,-) 
  g38467/Y                           -       A0->Y  R     AOI22X1        1   4.8   359   181   24589    (-,-) 
  g38422/Y                           -       A->Y   F     NAND4X1        1   5.1   171   130   24720    (-,-) 
  g38391/Y                           -       A0->Y  R     AOI222X1       1   4.0   434   228   24948    (-,-) 
  g38375/Y                           -       A->Y   F     NAND2X1       31 133.3  1134   761   25709    (-,-) 
  register_file/g29641/Y             -       B0->Y  R     AOI22X1        1   4.0   320   340   26049    (-,-) 
  register_file/g28247/Y             -       A->Y   F     NAND2X1        1   2.1   393    69   26118    (-,-) 
  register_file/regFile_reg[2][30]/D <<<     -      F     DFFHQX1        1     -     -     0   26118    (-,-) 
#-------------------------------------------------------------------------------------------------------------

@genus:root: 9> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 28 2021  06:01:25 pm
  Module:                 core
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage    Dynamic      Total    
           Instance           Cells Power(nW)  Power(nW)   Power(nW)  
----------------------------------------------------------------------
core                           9557  5417.098 7559923.902 7565341.000 
  register_file                4525  2848.608 3545545.230 3548393.837 
  crypto_fu                    1793   970.692  600843.097  601813.789 
    i_riscv_crypto_fu_ssha512   361   186.873       0.000     186.873 
    i_riscv_cr.._aes_sbox_fwd   133   108.789       0.000     108.789 
      mid                        62    42.917       0.000      42.917 
      out                        40    37.887       0.000      37.887 
      top                        31    27.985       0.000      27.985 
    i_riscv_cr.._aes_sbox_inv   128   102.709       0.000     102.709 
      mid                        63    41.449       0.000      41.449 
      out                        37    37.423       0.000      37.423 
      top                        28    23.836       0.000      23.836 
    i_riscv_cr..m4_i_sm4_sbox   136   100.084       0.000     100.084 
      mid                        63    40.504       0.000      40.504 
      bot                        40    38.149       0.000      38.149 
      top                        33    21.431       0.000      21.431 
  bitmanip_fu_i_rvb_clmul       781   459.686  659699.986  660159.672 
  core_alu_s..alu_add_41_29      66   145.901  232814.410  232960.311 
  pc_adder_add_4_17              34   112.520   60289.287   60401.807 
  core_control                  215    89.017   27928.245   28017.262 
  core_alu_srl_47_28            159    51.063  244538.873  244589.936 
  core_alu_sll_43_28            159    51.052  246402.735  246453.787 
  pc_latch                       32    48.970  106488.043  106537.014 
  core_alu_lt_27_20              91    31.124   73104.113   73135.237 
  core_alu_lt_26_29              91    31.102   73378.801   73409.903 
  reg_to_mem                     71    20.238   28004.332   28024.570 
  bitmanip_f.._fu_sll_61_43      69    18.389   45850.265   45868.654 
  bitmanip_fu_srl_62_35          32    15.348   29909.923   29925.272 
  stall_unit                      8    14.667   23068.857   23083.524 

@genus:root: 10> gui_show
no gcells found!
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
    while executing
"_lcd $args"
    (procedure "lcd" line 10)
    invoked from within
"lcd $tmpdir"
    (procedure "vbgw_file_widget_update" line 46)
    invoked from within
"vbgw_file_widget_update $lf.flist"
    (procedure "vbgw_file_widget" line 170)
    invoked from within
"vbgw_file_widget $wtop $fadd $filter $index $dironly $fdef $clean"
    (procedure "vbgw_file_dialog" line 66)
    invoked from within
"vbgw_file_dialog save $filter 0"
    (procedure "vrc_sgn_save" line 10)
    invoked from within
"vrc_sgn_save .sgn0"
    invoked from within
".sgn0.tb.save invoke"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke]"
    (procedure "tk::ButtonUp" line 22)
    invoked from within
"tk::ButtonUp .sgn0.tb.save"
    (command bound to event)
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
    while executing
"_lcd $args"
    (procedure "lcd" line 10)
    invoked from within
"lcd $tmpdir"
    (procedure "vbgw_file_widget_update" line 46)
    invoked from within
"vbgw_file_widget_update $lf.flist"
    (procedure "vbgw_file_widget" line 170)
    invoked from within
"vbgw_file_widget $wtop $fadd $filter $index $dironly $fdef $clean"
    (procedure "vbgw_file_dialog" line 66)
    invoked from within
"vbgw_file_dialog save $filter 0"
    (procedure "vrc_sgn_save" line 10)
    invoked from within
"vrc_sgn_save .sgn0"
    invoked from within
".sgn0.tb.save invoke"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke]"
    (procedure "tk::ButtonUp" line 22)
    invoked from within
"tk::ButtonUp .sgn0.tb.save"
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst Bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst Bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
    while executing
"_lcd $args"
    (procedure "lcd" line 10)
    invoked from within
"lcd $tmpdir"
    (procedure "vbgw_file_widget_update" line 46)
    invoked from within
"vbgw_file_widget_update $lf.flist"
    (procedure "vbgw_file_widget" line 170)
    invoked from within
"vbgw_file_widget $wtop $fadd $filter $index $dironly $fdef $clean"
    (procedure "vbgw_file_dialog" line 66)
    invoked from within
"vbgw_file_dialog save $filter 0"
    (procedure "vrc_sgn_save" line 10)
    invoked from within
"vrc_sgn_save .sgn0"
    invoked from within
".sgn0.tb.save invoke"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke]"
    (procedure "tk::ButtonUp" line 22)
    invoked from within
"tk::ButtonUp .sgn0.tb.save"
    (command bound to event)
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
couldn't change working directory to "{/home/student/Desktop/17BEC1097 Bitmanip}": no such file or directory
    while executing
"_lcd $args"
    (procedure "lcd" line 10)
    invoked from within
"lcd $tmpdir"
    (procedure "vbgw_file_widget_update" line 46)
    invoked from within
"vbgw_file_widget_update $lf.flist"
    (procedure "vbgw_file_widget" line 170)
    invoked from within
"vbgw_file_widget $wtop $fadd $filter $index $dironly $fdef $clean"
    (procedure "vbgw_file_dialog" line 66)
    invoked from within
"vbgw_file_dialog save $filter 0"
    (procedure "vrc_sgn_save" line 10)
    invoked from within
"vrc_sgn_save .sgn0"
    invoked from within
".sgn0.tb.save invoke"
    ("uplevel" body line 1)
    invoked from within
"uplevel #0 [list $w invoke]"
    (procedure "tk::ButtonUp" line 22)
    invoked from within
"tk::ButtonUp .sgn0.tb.save"
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -port_bus bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 25)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -hnet bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 21)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
 vfind: finds an object by type and name

Usage: vfind [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] 
       [-ignorecase] [-invert <expression>] [-regexp <expression>] [-split] 
       [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do 
        an explicit search if not specified. Argument may include wildcard 
        ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include 
        wildcard ('*') characters and single character match ('?') characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. 
        A level of '0' searches only the 'root_path'. Default: infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding 
        objects. A level of '1' searches all objects except 'root_path'. 
        Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or 
        '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                 mbist_clock 
        actual_scan_segment               mbist_clock_domain 
        analysis_view                     memory_bank_structure 
        attribute                         memory_data_bit_structure 
        base_cell                         memory_lib_cell 
        base_cell_set                     memory_lib_pin_access 
        base_pin                          memory_lib_pin_action 
        blackbox                          memory_lib_pin_alias 
        blockage                          memory_library_domain 
        boundary_scan_segment             memory_spare_column 
        bump                              memory_spare_column_map_address 
        cell                              memory_spare_column_map_data 
        cell_model                        memory_spare_row 
        clock                             memory_spare_row_map_address 
        cluster                           message 
        command                           message_group 
        command_option                    module 
        congestion_box                    net 
        constant                          nominal_condition 
        constraint_mode                   obj_type 
        cost_group                        opcg_domain 
        ctp_enable                        opcg_mode 
        ctp_source                        opcg_trigger 
        ctp_timed_object                  opcond 
        def_pin                           operating_condition 
        delay_corner                      osc_source 
        design                            osc_source_reference 
        dft_configuration_mode            pcell 
        domain_macro_parameter            pdomain 
        exception                         pg_base_pin 
        external_delay                    pg_hnet 
        extraction_grid                   pg_lib_pin 
        fill                              pg_net 
        flow                              pg_pin 
        flow_step                         pin 
        formal_verification_constraint    pinstance 
        fpobject                          pnet 
        fuse_cell                         port 
        fuse_cell_domain                  port_bus 
        gcell                             power_domain 
        group                             power_intent_command 
        hdl_architecture                  power_intent_command_id 
        hdl_bind                          power_mode 
        hdl_block                         power_model 
        hdl_component                     power_scope 
        hdl_configuration                 programmable_direct_access_function 
        hdl_implementation                rc_corner 
        hdl_inst                          region 
        hdl_label                         repeater_rule 
        hdl_lib                           root 
        hdl_operator                      route_rule 
        hdl_package                       route_type 
        hdl_parameter                     row 
        hdl_pin                           scan_chain 
        hdl_procedure                     scan_segment 
        hdl_subprogram                    sdp_column 
        hinst                             sdp_group 
        hnet                              sdp_instance 
        hpin                              sdp_row 
        hpin_bus                          seq_function 
        hport                             site 
        hport_bus                         slot 
        inst                              specialnet 
        isolation_rule                    state_retention_rule 
        jtag_instruction                  style 
        jtag_instruction_register         tap_port 
        jtag_macro                        test_bus_interface 
        jtag_port                         test_bus_port 
        layer                             test_clock 
        level_shifter_group               test_clock_domain 
        level_shifter_rule                test_signal 
        lib_arc                           timing_bin 
        lib_cell                          timing_condition 
        lib_pin                           timing_path 
        library                           track 
        library_domain                    via 
        library_set                       violation 
        macro_isolation_rule              wireload 
        macro_model                       wireload_selection 
        macro_power_domain                write_mask_bit 
        
1
1
    while executing
"legacy::find  -maxdepth 2 -inst -hinst bitmanip"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    (procedure "vrc_sgn_search_begin" line 17)
    invoked from within
"vrc_sgn_search_begin .sgn0.search"
    invoked from within
".sgn0.search.buttons.search invoke "
    invoked from within
".sgn0.search.buttons.search instate !disabled { .sgn0.search.buttons.search invoke } "
    invoked from within
".sgn0.search.buttons.search instate pressed { .sgn0.search.buttons.search state !pressed; .sgn0.search.buttons.search instate !disabled { .sgn0.search..."
    (command bound to event)
Normal exit.