# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/ip/shrink_fifo_generator_1/sim/shrink_fifo_generator_1.v" \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/shrink_Adder_Tree.v" \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/shrink_Convolution.v" \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/shrink_Multiplier_DSP.v" \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/imports/FSRCNN/shrink_pipelined_multiplier_2stage.v" \
"../../../../Shrinking_Layer_19.1.srcs/sources_1/imports/sources_1/new/Shrinking_Layer.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
