//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_60
.address_size 64

	// .globl	_Z11hotspotOpt1PfS_S_fiiifffffff

.visible .entry _Z11hotspotOpt1PfS_S_fiiifffffff(
	.param .u64 _Z11hotspotOpt1PfS_S_fiiifffffff_param_0,
	.param .u64 _Z11hotspotOpt1PfS_S_fiiifffffff_param_1,
	.param .u64 _Z11hotspotOpt1PfS_S_fiiifffffff_param_2,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_3,
	.param .u32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_4,
	.param .u32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_5,
	.param .u32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_6,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_7,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_8,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_9,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_10,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_11,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_12,
	.param .f32 _Z11hotspotOpt1PfS_S_fiiifffffff_param_13
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<86>;
	.reg .b64 	%rd<49>;


	ld.param.u64 	%rd15, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_0];
	ld.param.u64 	%rd16, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_1];
	ld.param.u64 	%rd17, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_2];
	ld.param.f32 	%f9, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_3];
	ld.param.u32 	%r3, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_4];
	ld.param.u32 	%r4, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_5];
	ld.param.u32 	%r5, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_6];
	ld.param.f32 	%f10, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_7];
	ld.param.f32 	%f11, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_8];
	ld.param.f32 	%f12, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_9];
	ld.param.f32 	%f13, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_10];
	ld.param.f32 	%f14, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_11];
	ld.param.f32 	%f15, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_12];
	ld.param.f32 	%f16, [_Z11hotspotOpt1PfS_S_fiiifffffff_param_13];
	cvta.to.global.u64 	%rd18, %rd17;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %ntid.y;
	mul.lo.s32 	%r12, %r10, %r11;
	mov.u32 	%r13, %tid.y;
	add.s32 	%r14, %r12, %r13;
	mad.lo.s32 	%r15, %r7, %r8, %r9;
	mad.lo.s32 	%r16, %r14, %r3, %r15;
	setp.ne.s32	%p1, %r15, 0;
	selp.b32	%r17, -1, 0, %p1;
	add.s32 	%r18, %r16, %r17;
	add.s32 	%r19, %r3, -1;
	setp.ne.s32	%p2, %r15, %r19;
	selp.u32	%r20, 1, 0, %p2;
	add.s32 	%r21, %r16, %r20;
	setp.eq.s32	%p3, %r14, 0;
	selp.b32	%r22, 0, %r3, %p3;
	sub.s32 	%r23, %r16, %r22;
	add.s32 	%r24, %r4, -1;
	setp.eq.s32	%p4, %r14, %r24;
	selp.b32	%r25, 0, %r3, %p4;
	add.s32 	%r26, %r16, %r25;
	cvta.to.global.u64 	%rd46, %rd16;
	mul.wide.s32 	%rd19, %r16, 4;
	add.s64 	%rd20, %rd46, %rd19;
	mad.lo.s32 	%r27, %r4, %r3, %r16;
	mul.wide.s32 	%rd21, %r27, 4;
	add.s64 	%rd22, %rd46, %rd21;
	ld.global.f32 	%f58, [%rd20];
	mul.wide.s32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd46, %rd23;
	ld.global.f32 	%f17, [%rd24];
	mul.f32 	%f18, %f17, %f11;
	fma.rn.f32 	%f19, %f58, %f16, %f18;
	mul.wide.s32 	%rd25, %r21, 4;
	add.s64 	%rd26, %rd46, %rd25;
	ld.global.f32 	%f20, [%rd26];
	fma.rn.f32 	%f21, %f20, %f10, %f19;
	mul.wide.s32 	%rd27, %r26, 4;
	add.s64 	%rd28, %rd46, %rd27;
	ld.global.f32 	%f22, [%rd28];
	fma.rn.f32 	%f23, %f22, %f13, %f21;
	mul.wide.s32 	%rd29, %r23, 4;
	add.s64 	%rd30, %rd46, %rd29;
	ld.global.f32 	%f24, [%rd30];
	fma.rn.f32 	%f25, %f24, %f12, %f23;
	fma.rn.f32 	%f26, %f58, %f15, %f25;
	ld.global.f32 	%f59, [%rd22];
	fma.rn.f32 	%f27, %f59, %f14, %f26;
	cvta.to.global.u64 	%rd31, %rd15;
	add.s64 	%rd32, %rd31, %rd19;
	ld.global.f32 	%f28, [%rd32];
	fma.rn.f32 	%f29, %f28, %f9, %f27;
	mul.f32 	%f3, %f14, 0f42A00000;
	add.f32 	%f30, %f3, %f29;
	add.s64 	%rd33, %rd18, %rd19;
	st.global.f32 	[%rd33], %f30;
	add.s32 	%r28, %r13, %r4;
	add.s32 	%r29, %r28, %r12;
	mad.lo.s32 	%r30, %r3, %r29, %r15;
	mul.wide.s32 	%rd34, %r30, 4;
	add.s64 	%rd48, %rd18, %rd34;
	add.s64 	%rd47, %rd31, %rd34;
	mov.u32 	%r85, 0;
	add.s32 	%r58, %r5, -1;
	bra.uni 	BB0_1;

BB0_3:
	add.s64 	%rd46, %rd4, %rd9;
	add.s64 	%rd47, %rd5, %rd9;
	add.s64 	%rd48, %rd6, %rd9;
	mad.lo.s32 	%r82, %r10, %r11, %r13;
	mad.lo.s32 	%r83, %r4, 2, %r82;
	mad.lo.s32 	%r84, %r3, %r83, %r15;
	mul.wide.s32 	%rd44, %r84, 4;
	add.s64 	%rd45, %rd4, %rd44;
	ld.global.f32 	%f44, [%rd7];
	fma.rn.f32 	%f45, %f44, %f11, %f6;
	ld.global.f32 	%f46, [%rd8];
	fma.rn.f32 	%f47, %f46, %f10, %f45;
	ld.global.f32 	%f48, [%rd10];
	fma.rn.f32 	%f49, %f48, %f13, %f47;
	ld.global.f32 	%f50, [%rd11];
	fma.rn.f32 	%f51, %f50, %f12, %f49;
	add.f32 	%f52, %f7, %f51;
	ld.global.f32 	%f59, [%rd45];
	fma.rn.f32 	%f53, %f59, %f14, %f52;
	ld.global.f32 	%f54, [%rd5];
	fma.rn.f32 	%f55, %f54, %f9, %f53;
	add.f32 	%f56, %f3, %f55;
	st.global.f32 	[%rd6], %f56;

BB0_1:
	mov.f32 	%f57, %f59;
	mov.f32 	%f4, %f58;
	mov.f32 	%f58, %f57;
	mov.u64 	%rd6, %rd48;
	mov.u64 	%rd5, %rd47;
	mov.u64 	%rd4, %rd46;
	mul.f32 	%f6, %f58, %f16;
	mul.lo.s32 	%r33, %r7, %r8;
	add.s32 	%r35, %r33, %r9;
	setp.ne.s32	%p5, %r35, 0;
	selp.b32	%r36, -1, 0, %p5;
	mul.lo.s32 	%r43, %r3, %r29;
	add.s32 	%r44, %r35, %r43;
	add.s32 	%r45, %r44, %r36;
	mul.wide.s32 	%rd35, %r45, 4;
	add.s64 	%rd7, %rd4, %rd35;
	setp.ne.s32	%p6, %r35, %r19;
	selp.u32	%r47, 1, 0, %p6;
	add.s32 	%r48, %r44, %r47;
	mul.wide.s32 	%rd36, %r48, 4;
	add.s64 	%rd8, %rd4, %rd36;
	add.s32 	%r52, %r25, %r9;
	add.s32 	%r53, %r52, %r33;
	add.s32 	%r54, %r53, %r43;
	mul.wide.s32 	%rd37, %r54, 4;
	add.s64 	%rd10, %rd4, %rd37;
	sub.s32 	%r56, %r44, %r22;
	mul.wide.s32 	%rd38, %r56, 4;
	add.s64 	%rd11, %rd4, %rd38;
	mul.f32 	%f7, %f4, %f15;
	mul.lo.s32 	%r57, %r4, %r3;
	mul.wide.s32 	%rd9, %r57, 4;
	add.s32 	%r85, %r85, 1;
	setp.lt.s32	%p9, %r85, %r58;
	@%p9 bra 	BB0_3;

	mad.lo.s32 	%r68, %r10, %r11, %r28;
	mad.lo.s32 	%r69, %r3, %r68, %r15;
	add.s32 	%r71, %r69, %r17;
	mul.wide.s32 	%rd39, %r71, 4;
	add.s64 	%rd40, %rd4, %rd39;
	ld.global.f32 	%f31, [%rd40];
	fma.rn.f32 	%f32, %f31, %f11, %f6;
	add.s32 	%r73, %r69, %r20;
	mul.wide.s32 	%rd41, %r73, 4;
	add.s64 	%rd42, %rd4, %rd41;
	ld.global.f32 	%f33, [%rd42];
	fma.rn.f32 	%f34, %f33, %f10, %f32;
	ld.global.f32 	%f35, [%rd10];
	fma.rn.f32 	%f36, %f35, %f13, %f34;
	ld.global.f32 	%f37, [%rd11];
	fma.rn.f32 	%f38, %f37, %f12, %f36;
	add.f32 	%f39, %f7, %f38;
	fma.rn.f32 	%f40, %f58, %f14, %f39;
	ld.global.f32 	%f41, [%rd5];
	fma.rn.f32 	%f42, %f41, %f9, %f40;
	add.f32 	%f43, %f3, %f42;
	st.global.f32 	[%rd6], %f43;
	ret;
}


