/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/zynq_ultra_ps_e_vip_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap zynq_ultra_ps_e_vip_v1_0_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/zynq_ultra_ps_e_vip_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_3 -L axi_vip_v1_1_3 -L zynq_ultra_ps_e_vip_v1_0_3 -L xilinx_vip +incdir+/home/feilong/.cxl.ip/incl -sv -work zynq_ultra_ps_e_vip_v1_0_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/zynq_ultra_ps_e_vip_v1_0_3/.cxl.systemverilog.zynq_ultra_ps_e_vip_v1_0_3.zynq_ultra_ps_e_vip_v1_0_3.lin64.cmf
