<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml schematic.twx schematic.ncd -o schematic.twr schematic.pcf
-ucf GenIO.ucf

</twCmdLine><twDesign>schematic.ncd</twDesign><twDesignPath>schematic.ncd</twDesignPath><twPCF>schematic.pcf</twPCF><twPcfPath>schematic.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="PERIOD = 20.0ns HIGH 50%;" ScopeName="">NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="inst1_freq_gen/DCM_SP_INST/CLKIN" logResource="inst1_freq_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="inst1_freq_gen/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="inst1_freq_gen/DCM_SP_INST/CLKIN" logResource="inst1_freq_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="inst1_freq_gen/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="inst1_freq_gen/DCM_SP_INST/CLKIN" logResource="inst1_freq_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="inst1_freq_gen/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;inst1_freq_gen/CLK0_BUF&quot; derived from  NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>2181</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>276</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.730</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_rs232/RxDO_buffer_2 (SLICE_X23Y59.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.270</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_odbior_2</twSrc><twDest BELType="FF">inst1_rs232/RxDO_buffer_2</twDest><twTotPathDel>8.678</twTotPathDel><twClkSkew dest = "0.067" src = "0.119">0.052</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_odbior_2</twSrc><twDest BELType='FF'>inst1_rs232/RxDO_buffer_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X2Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;3&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_odbior_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>inst1_rs232/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/N5</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>inst1_rs232/stan_odbioru_cmp_lt0001</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/RxDO_buffer_4_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>inst1_rs232/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_2_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;2&gt;</twComp><twBEL>inst1_rs232/RxDO_buffer_2</twBEL></twPathDel><twLogDel>4.782</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>8.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.295</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_odbior_3</twSrc><twDest BELType="FF">inst1_rs232/RxDO_buffer_2</twDest><twTotPathDel>8.653</twTotPathDel><twClkSkew dest = "0.067" src = "0.119">0.052</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_odbior_3</twSrc><twDest BELType='FF'>inst1_rs232/RxDO_buffer_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X2Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;3&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_odbior_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>inst1_rs232/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/N5</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>inst1_rs232/stan_odbioru_cmp_lt0001</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/RxDO_buffer_4_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>inst1_rs232/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_2_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;2&gt;</twComp><twBEL>inst1_rs232/RxDO_buffer_2</twBEL></twPathDel><twLogDel>4.722</twLogDel><twRouteDel>3.931</twRouteDel><twTotDel>8.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.865</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_odbior_1</twSrc><twDest BELType="FF">inst1_rs232/RxDO_buffer_2</twDest><twTotPathDel>8.115</twTotPathDel><twClkSkew dest = "0.067" src = "0.087">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_odbior_1</twSrc><twDest BELType='FF'>inst1_rs232/RxDO_buffer_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X12Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;1&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_odbior_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>inst1_rs232/licznik_taktow_odbior&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt000131</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.042</twDelInfo><twComp>inst1_rs232/N33</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>N34</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/N5</twComp><twBEL>inst1_rs232/stan_odbioru_cmp_lt00012</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.G1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>inst1_rs232/stan_odbioru_cmp_lt0001</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/RxDO_buffer_4_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_0_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.162</twDelInfo><twComp>inst1_rs232/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp><twBEL>inst1_rs232/RxDO_buffer_2_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>inst1_rs232/RxDO_buffer_2_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;2&gt;</twComp><twBEL>inst1_rs232/RxDO_buffer_2</twBEL></twPathDel><twLogDel>4.722</twLogDel><twRouteDel>3.393</twRouteDel><twTotDel>8.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_rs232/stan_nadawania_FSM_FFd2 (SLICE_X29Y61.F2), 12 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.331</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_0</twSrc><twDest BELType="FF">inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twTotPathDel>8.658</twTotPathDel><twClkSkew dest = "0.081" src = "0.092">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_0</twSrc><twDest BELType='FF'>inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X24Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N99</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In</twBEL><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2</twBEL></twPathDel><twLogDel>4.470</twLogDel><twRouteDel>4.188</twRouteDel><twTotDel>8.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.657</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_2</twSrc><twDest BELType="FF">inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twTotPathDel>8.334</twTotPathDel><twClkSkew dest = "0.081" src = "0.090">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_2</twSrc><twDest BELType='FF'>inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X25Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X25Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;3&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N99</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In</twBEL><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2</twBEL></twPathDel><twLogDel>4.405</twLogDel><twRouteDel>3.929</twRouteDel><twTotDel>8.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.917</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_1</twSrc><twDest BELType="FF">inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twTotPathDel>8.072</twTotPathDel><twClkSkew dest = "0.081" src = "0.092">0.011</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_1</twSrc><twDest BELType='FF'>inst1_rs232/stan_nadawania_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X24Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X24Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.359</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N99</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd2</twComp><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2-In</twBEL><twBEL>inst1_rs232/stan_nadawania_FSM_FFd2</twBEL></twPathDel><twLogDel>4.410</twLogDel><twRouteDel>3.662</twRouteDel><twTotDel>8.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_rs232/licznik_bitow_2 (SLICE_X31Y60.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.417</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_0</twSrc><twDest BELType="FF">inst1_rs232/licznik_bitow_2</twDest><twTotPathDel>8.575</twTotPathDel><twClkSkew dest = "0.084" src = "0.092">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_0</twSrc><twDest BELType='FF'>inst1_rs232/licznik_bitow_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X24Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd1</twComp><twBEL>inst1_rs232/licznik_bitow_not00031</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>inst1_rs232/licznik_bitow_not0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/licznik_bitow&lt;2&gt;</twComp><twBEL>inst1_rs232/licznik_bitow_2</twBEL></twPathDel><twLogDel>4.188</twLogDel><twRouteDel>4.387</twRouteDel><twTotDel>8.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.743</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_2</twSrc><twDest BELType="FF">inst1_rs232/licznik_bitow_2</twDest><twTotPathDel>8.251</twTotPathDel><twClkSkew dest = "0.084" src = "0.090">0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_2</twSrc><twDest BELType='FF'>inst1_rs232/licznik_bitow_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X25Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X25Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;3&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd1</twComp><twBEL>inst1_rs232/licznik_bitow_not00031</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>inst1_rs232/licznik_bitow_not0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/licznik_bitow&lt;2&gt;</twComp><twBEL>inst1_rs232/licznik_bitow_2</twBEL></twPathDel><twLogDel>4.123</twLogDel><twRouteDel>4.128</twRouteDel><twTotDel>8.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.003</twSlack><twSrc BELType="FF">inst1_rs232/licznik_taktow_1</twSrc><twDest BELType="FF">inst1_rs232/licznik_bitow_2</twDest><twTotPathDel>7.989</twTotPathDel><twClkSkew dest = "0.084" src = "0.092">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/licznik_taktow_1</twSrc><twDest BELType='FF'>inst1_rs232/licznik_bitow_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X24Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp><twBEL>inst1_rs232/licznik_taktow_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>inst1_rs232/licznik_taktow&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000220</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000220</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N97</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp><twBEL>inst1_rs232/stan_nadawania_cmp_lt0000243</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>inst1_rs232/stan_nadawania_cmp_lt0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_rs232/stan_nadawania_FSM_FFd1</twComp><twBEL>inst1_rs232/licznik_bitow_not00031</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>inst1_rs232/licznik_bitow_not0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>inst1_rs232/licznik_bitow&lt;2&gt;</twComp><twBEL>inst1_rs232/licznik_bitow_2</twBEL></twPathDel><twLogDel>4.128</twLogDel><twRouteDel>3.861</twRouteDel><twTotDel>7.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;inst1_freq_gen/CLK0_BUF&quot; derived from
 NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_rs232/RxDO_6 (SLICE_X25Y57.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.978</twSlack><twSrc BELType="FF">inst1_rs232/RxDO_buffer_6</twSrc><twDest BELType="FF">inst1_rs232/RxDO_6</twDest><twTotPathDel>0.982</twTotPathDel><twClkSkew dest = "0.009" src = "0.005">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/RxDO_buffer_6</twSrc><twDest BELType='FF'>inst1_rs232/RxDO_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X25Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;6&gt;</twComp><twBEL>inst1_rs232/RxDO_buffer_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>inst1_rs232/RxDO&lt;7&gt;</twComp><twBEL>inst1_rs232/RxDO_6</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_rs232/RxDO_5 (SLICE_X24Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">inst1_rs232/RxDO_buffer_5</twSrc><twDest BELType="FF">inst1_rs232/RxDO_5</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew dest = "0.034" src = "0.026">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_rs232/RxDO_buffer_5</twSrc><twDest BELType='FF'>inst1_rs232/RxDO_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X22Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;5&gt;</twComp><twBEL>inst1_rs232/RxDO_buffer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>inst1_rs232/RxDO_buffer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>inst1_rs232/RxDO&lt;5&gt;</twComp><twBEL>inst1_rs232/RxDO_5</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_frameInformer/random_3 (SLICE_X43Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">inst1_frameInformer/random_2</twSrc><twDest BELType="FF">inst1_frameInformer/random_3</twDest><twTotPathDel>1.012</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_frameInformer/random_2</twSrc><twDest BELType='FF'>inst1_frameInformer/random_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X43Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>inst1_frameInformer/random&lt;3&gt;</twComp><twBEL>inst1_frameInformer/random_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>inst1_frameInformer/random&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>inst1_frameInformer/random&lt;3&gt;</twComp><twBEL>inst1_frameInformer/random_3</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>1.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_251</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;inst1_freq_gen/CLK0_BUF&quot; derived from
 NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Tdcmpco" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="inst1_freq_gen/DCM_SP_INST/CLK0" logResource="inst1_freq_gen/DCM_SP_INST/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="inst1_freq_gen/CLK0_BUF"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="inst1_rs232/stan_odbioru_FSM_FFd2/CLK" logResource="inst1_rs232/stan_odbioru_FSM_FFd2/CK" locationPin="SLICE_X16Y63.CLK" clockNet="XLXN_251"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="inst1_rs232/stan_odbioru_FSM_FFd2/CLK" logResource="inst1_rs232/stan_odbioru_FSM_FFd2/CK" locationPin="SLICE_X16Y63.CLK" clockNet="XLXN_251"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;inst1_freq_gen/CLKFX_BUF&quot; derived from  NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.30 to 15.385 nS and duty cycle corrected to HIGH 7.692 nS  </twConstName><twItemCnt>3374</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>124</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinPer>27.057</twMinPer></twConstHead><twPathRptBanner iPaths="100" iCriticalPaths="1" sType="EndPoint">Paths for end point inst1_vga_controller/vga_g (SLICE_X55Y52.F3), 100 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.167</twSlack><twSrc BELType="FF">XLXI_8</twSrc><twDest BELType="FF">inst1_vga_controller/vga_g</twDest><twTotPathDel>2.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.538</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_8</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_g</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X55Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXN_249</twComp><twBEL>XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>XLXN_249</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_g_mux00011_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011</twBEL><twBEL>inst1_vga_controller/vga_g</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>0.577</twRouteDel><twTotDel>2.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="61.538">XLXN_202</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.938</twSlack><twSrc BELType="FF">inst1_vga_controller/column_1</twSrc><twDest BELType="FF">inst1_vga_controller/vga_g</twDest><twTotPathDel>9.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_1</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_g</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y37.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_lut&lt;1&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>inst1_obrazek/N12</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>inst1_obrazek/color_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp><twBEL>inst1_obrazek/color_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_g_mux00011_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011</twBEL><twBEL>inst1_vga_controller/vga_g</twBEL></twPathDel><twLogDel>4.769</twLogDel><twRouteDel>4.677</twRouteDel><twTotDel>9.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.951</twSlack><twSrc BELType="FF">inst1_vga_controller/column_0</twSrc><twDest BELType="FF">inst1_vga_controller/vga_g</twDest><twTotPathDel>9.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_0</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_g</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>inst1_vga_controller/column&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y37.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_lut&lt;0&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;0&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>inst1_obrazek/N12</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>inst1_obrazek/color_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp><twBEL>inst1_obrazek/color_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_g_mux00011_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y52.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_g</twComp><twBEL>inst1_vga_controller/vga_g_mux00011</twBEL><twBEL>inst1_vga_controller/vga_g</twBEL></twPathDel><twLogDel>4.990</twLogDel><twRouteDel>4.443</twRouteDel><twTotDel>9.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="160" iCriticalPaths="1" sType="EndPoint">Paths for end point inst1_vga_controller/vga_b (SLICE_X55Y53.F4), 160 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.167</twSlack><twSrc BELType="FF">XLXI_8</twSrc><twDest BELType="FF">inst1_vga_controller/vga_b</twDest><twTotPathDel>2.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.538</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_8</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_b</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X55Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXN_249</twComp><twBEL>XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>XLXN_249</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_b_mux0001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001</twBEL><twBEL>inst1_vga_controller/vga_b</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>0.577</twRouteDel><twTotDel>2.705</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="61.538">XLXN_202</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.938</twSlack><twSrc BELType="FF">inst1_vga_controller/column_1</twSrc><twDest BELType="FF">inst1_vga_controller/vga_b</twDest><twTotPathDel>9.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_1</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y37.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_lut&lt;1&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>inst1_obrazek/N12</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>inst1_obrazek/color_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp><twBEL>inst1_obrazek/color_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_b_mux0001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001</twBEL><twBEL>inst1_vga_controller/vga_b</twBEL></twPathDel><twLogDel>4.769</twLogDel><twRouteDel>4.677</twRouteDel><twTotDel>9.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.951</twSlack><twSrc BELType="FF">inst1_vga_controller/column_0</twSrc><twDest BELType="FF">inst1_vga_controller/vga_b</twDest><twTotPathDel>9.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_0</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_b</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.155</twDelInfo><twComp>inst1_vga_controller/column&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y37.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_lut&lt;0&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;0&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>inst1_obrazek/N12</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>inst1_obrazek/color_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp><twBEL>inst1_obrazek/color_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_b_mux0001_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y53.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_b</twComp><twBEL>inst1_vga_controller/vga_b_mux0001</twBEL><twBEL>inst1_vga_controller/vga_b</twBEL></twPathDel><twLogDel>4.990</twLogDel><twRouteDel>4.443</twRouteDel><twTotDel>9.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="160" iCriticalPaths="1" sType="EndPoint">Paths for end point inst1_vga_controller/vga_r (SLICE_X55Y57.F4), 160 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.084</twSlack><twSrc BELType="FF">XLXI_8</twSrc><twDest BELType="FF">inst1_vga_controller/vga_r</twDest><twTotPathDel>2.619</twTotPathDel><twClkSkew dest = "1.994" src = "1.997">0.003</twClkSkew><twDelConst>1.538</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_8</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">XLXN_251</twSrcClk><twPathDel><twSite>SLICE_X55Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>XLXN_249</twComp><twBEL>XLXI_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>XLXN_249</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_r_mux000122_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122</twBEL><twBEL>inst1_vga_controller/vga_r</twBEL></twPathDel><twLogDel>2.128</twLogDel><twRouteDel>0.491</twRouteDel><twTotDel>2.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="61.538">XLXN_202</twDestClk><twPctLog>81.3</twPctLog><twPctRoute>18.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.947</twSlack><twSrc BELType="FF">inst1_vga_controller/column_1</twSrc><twDest BELType="FF">inst1_vga_controller/vga_r</twDest><twTotPathDel>9.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_1</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_r</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.389</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y37.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_lut&lt;1&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y42.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>inst1_obrazek/N12</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0000_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>inst1_obrazek/color_cmp_le0000</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp><twBEL>inst1_obrazek/color_and000033</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>inst1_obrazek/color_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_r_mux000122_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122</twBEL><twBEL>inst1_vga_controller/vga_r</twBEL></twPathDel><twLogDel>4.769</twLogDel><twRouteDel>4.668</twRouteDel><twTotDel>9.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.954</twSlack><twSrc BELType="FF">inst1_vga_controller/column_1</twSrc><twDest BELType="FF">inst1_vga_controller/vga_r</twDest><twTotPathDel>9.430</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst1_vga_controller/column_1</twSrc><twDest BELType='FF'>inst1_vga_controller/vga_r</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X48Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X48Y64.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp><twBEL>inst1_vga_controller/column_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y35.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>inst1_vga_controller/column&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y35.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;1&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_lut&lt;1&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;3&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;2&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;5&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;4&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;7&gt;</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;6&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>inst1_obrazek/color_cmp_le0003</twComp><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;8&gt;</twBEL><twBEL>inst1_obrazek/Mcompar_color_cmp_le0003_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>inst1_obrazek/color_cmp_le0003</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>inst1_obrazek/color_and0002</twComp><twBEL>inst1_obrazek/color_and00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>inst1_obrazek/color_and0002</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>inst1_vga_controller/vga_r_mux000122_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y57.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>inst1_vga_controller/vga_r</twComp><twBEL>inst1_vga_controller/vga_r_mux000122</twBEL><twBEL>inst1_vga_controller/vga_r</twBEL></twPathDel><twLogDel>4.365</twLogDel><twRouteDel>5.065</twRouteDel><twTotDel>9.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">XLXN_202</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;inst1_freq_gen/CLKFX_BUF&quot; derived from
 NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.30 to 15.385 nS and duty cycle corrected to HIGH 7.692 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_4 (SLICE_X54Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="FF">XLXI_3</twSrc><twDest BELType="FF">XLXI_4</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_3</twSrc><twDest BELType='FF'>XLXI_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X54Y52.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>XLXN_247</twComp><twBEL>XLXI_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>XLXN_239</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>XLXN_247</twComp><twBEL>XLXI_4</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_vga_controller/v_count_4 (SLICE_X55Y71.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.454</twSlack><twSrc BELType="FF">inst1_vga_controller/v_count_4</twSrc><twDest BELType="FF">inst1_vga_controller/v_count_4</twDest><twTotPathDel>1.454</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_vga_controller/v_count_4</twSrc><twDest BELType='FF'>inst1_vga_controller/v_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X55Y71.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>inst1_vga_controller/v_count&lt;4&gt;</twComp><twBEL>inst1_vga_controller/v_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>inst1_vga_controller/v_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y71.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.516</twDelInfo><twComp>inst1_vga_controller/v_count&lt;4&gt;</twComp><twBEL>inst1_vga_controller/v_count_mux0001&lt;4&gt;1</twBEL><twBEL>inst1_vga_controller/v_count_4</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>1.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst1_vga_controller/v_count_7 (SLICE_X64Y66.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.491</twSlack><twSrc BELType="FF">inst1_vga_controller/v_count_7</twSrc><twDest BELType="FF">inst1_vga_controller/v_count_7</twDest><twTotPathDel>1.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst1_vga_controller/v_count_7</twSrc><twDest BELType='FF'>inst1_vga_controller/v_count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twSrcClk><twPathDel><twSite>SLICE_X64Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>inst1_vga_controller/v_count&lt;7&gt;</twComp><twBEL>inst1_vga_controller/v_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y66.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>inst1_vga_controller/v_count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y66.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.560</twDelInfo><twComp>inst1_vga_controller/v_count&lt;7&gt;</twComp><twBEL>inst1_vga_controller/v_count_mux0001&lt;7&gt;1</twBEL><twBEL>inst1_vga_controller/v_count_7</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>1.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_202</twDestClk><twPctLog>72.6</twPctLog><twPctRoute>27.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;inst1_freq_gen/CLKFX_BUF&quot; derived from
 NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.30 to 15.385 nS and duty cycle corrected to HIGH 7.692 nS 
</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tdcmpfx" slack="12.317" period="15.384" constraintValue="15.384" deviceLimit="3.067" freqLimit="326.052" physResource="inst1_freq_gen/DCM_SP_INST/CLKFX" logResource="inst1_freq_gen/DCM_SP_INST/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="inst1_freq_gen/CLKFX_BUF"/><twPinLimit anchorID="68" type="MINLOWPULSE" name="Tcl" slack="13.732" period="15.384" constraintValue="7.692" deviceLimit="0.826" physResource="inst1_vga_controller/v_count&lt;9&gt;/CLK" logResource="inst1_vga_controller/v_count_9/CK" locationPin="SLICE_X64Y70.CLK" clockNet="XLXN_202"/><twPinLimit anchorID="69" type="MINHIGHPULSE" name="Tch" slack="13.732" period="15.384" constraintValue="7.692" deviceLimit="0.826" physResource="inst1_vga_controller/v_count&lt;9&gt;/CLK" logResource="inst1_vga_controller/v_count_9/CK" locationPin="SLICE_X64Y70.CLK" clockNet="XLXN_202"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="70"><twConstRollup name="inst1_freq_gen/CLKIN_IBUFG" fullName="NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="35.174" errors="0" errorRollup="4" items="0" itemsRollup="5555"/><twConstRollup name="inst1_freq_gen/CLK0_BUF" fullName="PERIOD analysis for net &quot;inst1_freq_gen/CLK0_BUF&quot; derived from  NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="8.730" actualRollup="N/A" errors="0" errorRollup="0" items="2181" itemsRollup="0"/><twConstRollup name="inst1_freq_gen/CLKFX_BUF" fullName="PERIOD analysis for net &quot;inst1_freq_gen/CLKFX_BUF&quot; derived from  NET &quot;inst1_freq_gen/CLKIN_IBUFG&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.30 to 15.385 nS and duty cycle corrected to HIGH 7.692 nS  " type="child" depth="1" requirement="15.385" prefType="period" actual="27.057" actualRollup="N/A" errors="4" errorRollup="0" items="3374" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="71">1</twUnmetConstCnt><twDataSheet anchorID="72" twNameLen="15"><twClk2SUList anchorID="73" twDestWidth="9"><twDest>Clk_50MHz</twDest><twClk2SU><twSrc>Clk_50MHz</twSrc><twRiseRise>10.183</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>4</twErrCnt><twScore>3464</twScore><twSetupScore>3464</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5555</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>995</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>27.057</twMinPer><twFootnote number="1" /><twMaxFreq>36.959</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jun 12 18:13:08 2019 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 358 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
