#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 22 15:19:41 2021
# Process ID: 22370
# Current directory: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template
# Command line: vivado rm_template.xpr
# Log file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.log
# Journal file: /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/vivado.jou
#-----------------------------------------------------------
start_gui
open_project rm_template.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd}
set_property name clk_100MHz [get_bd_ports clk_to_rm]
copy_bd_objs /  [get_bd_ports {clk_100MHz}]
set_property name clk_150MHz [get_bd_ports clk_100MHz1]
set_property CONFIG.FREQ_HZ 150000000 [get_bd_ports clk_150MHz]
copy_bd_objs /  [get_bd_ports {clk_100MHz}]
set_property name clk_250MHz [get_bd_ports clk_100MHz1]
set_property name clk_200MHz [get_bd_ports clk_250MHz]
copy_bd_objs /  [get_bd_ports {clk_100MHz}]
set_property name clk_250MHz [get_bd_ports clk_100MHz1]
set_property CONFIG.FREQ_HZ 200000000 [get_bd_ports clk_200MHz]
set_property CONFIG.FREQ_HZ 250000000 [get_bd_ports clk_250MHz]
startgroup
disconnect_bd_net /custom_logic/ARESETN_1 [get_bd_pins custom_logic/axi_interconnect_1/M00_ARESETN]
disconnect_bd_net /clk_to_rm [get_bd_pins dfx_axi_shutdown_man_0/clk]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New External Port} Freq {250} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins dfx_axi_shutdown_man_0/clk]
undo
set_property location {29 36} [get_bd_ports clk_250MHz]
undo
connect_bd_net [get_bd_ports clk_250MHz] [get_bd_pins dfx_axi_shutdown_man_0/clk]
disconnect_bd_net /custom_logic/clk_to_rm [get_bd_pins custom_logic/axi_interconnect_1/M00_ACLK]
connect_bd_net [get_bd_ports clk_250MHz] [get_bd_pins custom_logic/axi_interconnect_1/M00_ACLK]
set_property name clk_100MHz [get_bd_nets clk_to_rm]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_ports clk_250MHz] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_ports rstn_to_user] [get_bd_pins proc_sys_reset_0/ext_reset_in]
set_property name rstn [get_bd_ports rstn_to_user]
set_property name intr [get_bd_ports intr_user]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins custom_logic/axi_interconnect_1/M00_ARESETN]
disconnect_bd_net /ARESETN_1 [get_bd_pins dfx_axi_shutdown_man_0/resetn]
connect_bd_net [get_bd_pins dfx_axi_shutdown_man_0/resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property name aresetn_250MHz [get_bd_pins custom_logic/M00_ARESETN]
save_bd_design
set_property name rstn [get_bd_pins custom_logic/rstn_to_user]
set_property name clk [get_bd_pins custom_logic/clk_to_rm]
save_bd_design
copy_bd_objs custom_logic  [get_bd_pins {custom_logic/clk_250MHz}]
set_property name clk_150MHz [get_bd_pins custom_logic/clk_250MHz1]
set_property name clk_100MHz [get_bd_pins custom_logic/clk]
copy_bd_objs custom_logic  [get_bd_pins {custom_logic/clk_150MHz}]
set_property name clk_200MHz [get_bd_pins custom_logic/clk_150MHz1]
connect_bd_net [get_bd_ports clk_150MHz] [get_bd_pins custom_logic/clk_150MHz]
connect_bd_net [get_bd_ports clk_200MHz] [get_bd_pins custom_logic/clk_200MHz]
save_bd_design
set_property name intr [get_bd_pins custom_logic/intr_user]
save_bd_design
startgroup
set_property CONFIG.ASSOCIATED_BUSIF {S_AXI_HP0_FPD} [get_bd_ports /clk_250MHz]
set_property CONFIG.ASSOCIATED_BUSIF {M_AXI_HPM0_FPD} [get_bd_ports /clk_100MHz]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dfx_axi_shutdown_man_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dfx_axi_shutdown_man_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_auto_cc_0_synth_1 -jobs 4
wait_on_run design_1_dfx_axi_shutdown_man_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_auto_cc_0_synth_1
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
regenerate_bd_layout
set_property location {2 364 355} [get_bd_cells proc_sys_reset_0]
move_bd_cells [get_bd_cells custom_logic] [get_bd_cells proc_sys_reset_0]
set_property name aresetn_250MHz [get_bd_pins custom_logic/peripheral_aresetn]
save_bd_design
set_property screensize {249 212} [get_bd_cells custom_logic]
source ../tcl_files/generate_dcp_from_design.tcl
close_bd_design [get_bd_designs design_1]
dcp_gen {}
generate_target all [get_files  /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
export_ip_user_files -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/sim_scripts -ip_user_files_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files -ipstatic_source_dir /home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/modelsim} {questa=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/questa} {ies=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/ies} {xcelium=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/xcelium} {vcs=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/vcs} {riviera=/home/avanpc/avanco/vivado_projects/dynamic_function_exchange/dfx_project/rm_template/rm_template.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
dcp_gen {}
