// Seed: 1255547753
module module_0 (
    module_0,
    id_1
);
  output wire id_2;
  output wire id_1;
  wor id_3;
  assign id_3 = 1;
  always @(posedge {1{1}}) begin
    id_1 = id_3 == id_3;
  end
  wire id_4;
  assign id_2 = 1;
  id_5(
      id_2, id_3 == id_2
  );
endmodule
module module_1 #(
    parameter id_17 = 32'd49,
    parameter id_18 = 32'd64
) (
    input tri  id_0,
    input tri0 id_1
);
  id_3(
      .id_0(id_1 == id_0), .id_1(id_0), .id_2(id_1), .id_3(id_4[1-1]), .id_4(1), .id_5(id_4)
  );
  wire id_5;
  wire id_6;
  reg id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  always @(negedge 1 ** (1) + 1'h0) begin
    id_12 <= id_13;
  end
  reg id_15;
  always @(negedge 1) id_13 <= &id_0;
  always_comb @(id_1) id_11 = 1 == 1 * !id_12 - id_12;
  tri0 id_16;
  defparam id_17.id_18 = ~id_16;
  assign id_9 = 1;
  wire id_19;
  logic [7:0] id_20;
  final $display(1);
  assign id_20[1'b0] = id_1;
  assign id_15 = 1;
  reg id_21;
  module_0(
      id_5, id_16
  );
  wire id_22;
  assign id_8 = id_21;
  wire id_23;
  reg  id_24;
  assign id_15 = id_24;
  always #1 begin
    id_15 <= "";
  end
endmodule
