// Seed: 4096148068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5 = {-1{id_3}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_4
  );
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_7;
endmodule
module module_2 (
    input  wor  id_0,
    input  tri  id_1,
    output wand id_2,
    input  tri0 id_3
);
  wire id_5;
  wire id_6;
  wire [1 : -1] id_7;
  assign id_2 = 1;
  parameter id_8 = 1;
  assign id_7 = id_7;
  localparam id_9 = id_8;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5,
      id_9
  );
  logic [-1 : -1] id_10;
endmodule
