Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 28 16:40:40 2023
| Host         : Admin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bound_Flasher_timing_summary_routed.rpt -pb Bound_Flasher_timing_summary_routed.pb -rpx Bound_Flasher_timing_summary_routed.rpx -warn_on_violation
| Design       : Bound_Flasher
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-20  Warning           Non-clocked latch               19          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flick (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: led_output_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: led_output_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: led_output_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: led_output_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: led_output_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stateR_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stateR_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: stateR_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  100          inf        0.000                      0                  100           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 2.112ns (30.516%)  route 4.808ns (69.484%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.519     6.000    state[2]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.152     6.152 r  led_buffer_reg[13]_i_1/O
                         net (fo=1, routed)           0.767     6.919    led_buffer_reg[13]_i_1_n_0
    SLICE_X1Y15          LDCE                                         r  led_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.856ns  (logic 2.084ns (30.389%)  route 4.773ns (69.611%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.480     5.961    state[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.085 r  led_buffer_reg[2]_i_1/O
                         net (fo=1, routed)           0.771     6.856    led_buffer_reg[2]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  led_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 2.112ns (31.099%)  route 4.678ns (68.901%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.512     5.993    state[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.152     6.145 r  led_buffer_reg[1]_i_1/O
                         net (fo=1, routed)           0.644     6.790    led_buffer_reg[1]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  led_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 2.084ns (32.080%)  route 4.411ns (67.920%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.510     5.991    state[2]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.115 r  led_buffer_reg[12]_i_1/O
                         net (fo=1, routed)           0.379     6.495    led_buffer_reg[12]_i_1_n_0
    SLICE_X1Y15          LDCE                                         r  led_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 2.084ns (32.087%)  route 4.410ns (67.913%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.509     5.990    state[2]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.124     6.114 r  led_buffer_reg[11]_i_1/O
                         net (fo=1, routed)           0.379     6.493    led_buffer_reg[11]_i_1_n_0
    SLICE_X1Y15          LDCE                                         r  led_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 2.084ns (32.280%)  route 4.371ns (67.720%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.519     6.000    state[2]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.124 r  led_buffer_reg[15]_i_1/O
                         net (fo=1, routed)           0.330     6.454    led_buffer_reg[15]_i_1_n_0
    SLICE_X1Y14          LDCE                                         r  led_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 2.110ns (32.763%)  route 4.329ns (67.237%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.480     5.961    state[2]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.150     6.111 r  led_buffer_reg[0]_i_1/O
                         net (fo=1, routed)           0.328     6.439    led_buffer_reg[0]_i_1_n_0
    SLICE_X2Y11          LDCE                                         r  led_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 2.084ns (33.341%)  route 4.166ns (66.659%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[1]/Q
                         net (fo=21, routed)          1.265     5.746    state[1]
    SLICE_X0Y13          LUT5 (Prop_lut5_I3_O)        0.124     5.870 r  led_buffer_reg[9]_i_1/O
                         net (fo=1, routed)           0.379     6.249    led_buffer_reg[9]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  led_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 2.084ns (33.559%)  route 4.125ns (66.441%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[2]/Q
                         net (fo=20, routed)          1.225     5.706    state[2]
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.124     5.830 r  led_buffer_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     6.209    led_buffer_reg[6]_i_1_n_0
    SLICE_X0Y13          LDCE                                         r  led_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.991ns  (logic 2.084ns (34.778%)  route 3.907ns (65.222%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V6                   IBUF (Prop_ibuf_I_O)         0.951     0.951 f  rst_IBUF_inst/O
                         net (fo=2, routed)           1.592     2.543    rst_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.124     2.667 r  state_reg[2]_i_3/O
                         net (fo=34, routed)          0.929     3.596    state_reg[2]_i_3_n_0
    SLICE_X3Y13          LDCE (SetClr_ldce_CLR_Q)     0.885     4.481 f  state_reg[0]/Q
                         net (fo=20, routed)          1.386     5.867    state[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     5.991 r  led_buffer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.991    led_buffer_reg[3]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  led_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_buffer_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[12]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.158ns (70.441%)  route 0.066ns (29.559%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  led_buffer_reg[12]/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_buffer_reg[12]/Q
                         net (fo=2, routed)           0.066     0.224    led_buffer[12]
    SLICE_X0Y15          FDCE                                         r  led_output_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.158ns (70.441%)  route 0.066ns (29.559%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  led_buffer_reg[2]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_buffer_reg[2]/Q
                         net (fo=2, routed)           0.066     0.224    led_buffer[2]
    SLICE_X0Y11          FDCE                                         r  led_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          LDCE                         0.000     0.000 r  led_buffer_reg[15]/G
    SLICE_X1Y14          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_buffer_reg[15]/Q
                         net (fo=1, routed)           0.102     0.260    led_buffer[15]
    SLICE_X2Y14          FDCE                                         r  led_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          LDCE                         0.000     0.000 r  led_buffer_reg[14]/G
    SLICE_X1Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_buffer_reg[14]/Q
                         net (fo=2, routed)           0.112     0.270    led_buffer[14]
    SLICE_X0Y15          FDCE                                         r  led_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  led_buffer_reg[4]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  led_buffer_reg[4]/Q
                         net (fo=2, routed)           0.112     0.270    led_buffer[4]
    SLICE_X0Y11          FDCE                                         r  led_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.178ns (65.632%)  route 0.093ns (34.368%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  led_buffer_reg[6]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  led_buffer_reg[6]/Q
                         net (fo=2, routed)           0.093     0.271    led_buffer[6]
    SLICE_X1Y13          FDCE                                         r  led_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.178ns (65.391%)  route 0.094ns (34.609%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  led_buffer_reg[6]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  led_buffer_reg[6]/Q
                         net (fo=2, routed)           0.094     0.272    led_buffer[6]
    SLICE_X1Y13          FDCE                                         r  led_output_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.178ns (62.665%)  route 0.106ns (37.335%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          LDCE                         0.000     0.000 r  led_buffer_reg[8]/G
    SLICE_X2Y13          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  led_buffer_reg[8]/Q
                         net (fo=2, routed)           0.106     0.284    led_buffer[8]
    SLICE_X1Y13          FDCE                                         r  led_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_buffer_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led_output_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          LDCE                         0.000     0.000 r  led_buffer_reg[10]/G
    SLICE_X2Y13          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  led_buffer_reg[10]/Q
                         net (fo=1, routed)           0.112     0.290    led_buffer[10]
    SLICE_X2Y14          FDCE                                         r  led_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_output_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_buffer_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  led_output_reg[13]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  led_output_reg[13]/Q
                         net (fo=2, routed)           0.093     0.257    led_output_OBUF[13]
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.045     0.302 r  led_buffer_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.302    led_buffer_reg[14]_i_1_n_0
    SLICE_X1Y15          LDCE                                         r  led_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------





