

Implementation tool: Xilinx Vivado v.2017.1
Project:             opcionA
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Mon Feb 01 16:44:48 +0100 2021

#=== Post-Implementation Resource usage ===
SLICE:          169
LUT:            190
FF:             540
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.032
CP achieved post-implementation:    4.169
Timing met
