(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT a) (NNP Low-Power) (, ,) (ADJP (NNP Energy) (NNP Efficient)) (JJ 4-bit) (NNP Binary) (NNP Coded) (NNP Decimal) (PRN (-LRB- -LRB-) (NNP BCD) (-RRB- -RRB-)) (NN adder) (NN design)) (SBAR (WHADVP (WRB where)) (S (NP (DT the) (JJ conventional) (JJ 4-bit) (NNP BCD) (NN adder)) (VP (VBZ has) (VP (VBN been) (VP (VBN modified) (PP (IN with) (NP (DT the) (NNP Clock) (NNP Gated) (NNP Power) (NNP Gating) (NNP Technique)))))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NP (DT the) (NN concept)) (PP (IN of) (NP (NNP DVT) (PRN (-LRB- -LRB-) (NP (NNP Dual-vth)) (-RRB- -RRB-)) (NN scheme)))) (VP (VBZ has) (VP (VBN been) (VP (VBN introduced) (SBAR (IN while) (S (VP (VBG designing) (NP (DT the) (JJ full) (NN adder) (NNS blocks))))) (S (VP (VP (TO to) (VP (VB reduce) (NP (DT the) (NNP Leakage) (NNP Power)))) (, ,) (CONJP (RB as) (RB well) (IN as)) (, ,) (S (VP (TO to) (VP (VB maintain) (NP (NP (DT the) (JJ overall) (NN performance)) (PP (IN of) (NP (DT the) (JJ entire) (NN circuit)))))))))))) (. .))
(S (NP (NP (DT The) (NNS results)) (VP (VBD obtained) (PP (IN from) (NP (NP (JJ different) (NN simulation) (NNS runs)) (PP (IN on) (NP (NNP SPICE))))))) (, ,) (VP (VBP indicate) (NP (NP (DT the) (NN superiority)) (PP (IN of) (NP (DT the) (VBN proposed) (NN design))) (PP (VBN compared) (PP (TO to) (NP (DT the) (JJ conventional) (JJ 4-bit) (NNP BCD) (NN adder)))))) (. .))
(S (PP (VBG Considering) (NP (NP (DT the) (NN product)) (PP (IN of) (NP (NP (JJ Average) (NNP Power)) (CC and) (NP (NNP Delay)))))) (, ,) (PP (IN for) (NP (NP (DT the) (NN operating) (NN frequency)) (PP (IN of) (NP (CD 200) (NNP MHz))))) (, ,) (NP (NP (DT a) (JJ fair) (ADJP (CD 47.41) (NN %)) (NN reduction)) (PP (VBN compared) (PP (TO to) (NP (DT the) (JJ conventional) (NN design))))) (VP (VBZ has) (VP (VBN been) (VP (VBN achieved) (PP (IN with) (NP (DT this) (VBN proposed) (NN scheme)))))) (. .))
