#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue May 10 21:03:21 2022
# Process ID: 14296
# Current directory: C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/synth_1
# Command line: vivado.exe -log AppCombi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AppCombi_top.tcl
# Log file: C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/synth_1/AppCombi_top.vds
# Journal file: C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/synth_1\vivado.jou
# Running On: DESKTOP-D593BJC, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 8, Host memory: 32133 MB
#-----------------------------------------------------------
source AppCombi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1374.410 ; gain = 0.000
Command: synth_design -top AppCombi_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AppCombi_top' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:44]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:153]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:90]
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd:56]
INFO: [Synth 8-3491] module 'Thermo2Bin' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:34' bound to instance 'termo2Bin' of component 'Thermo2Bin' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Thermo2Bin' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-3491] module 'Thermo2Check_4bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:34' bound to instance 'thcheck1' of component 'Thermo2Check_4bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Thermo2Check_4bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Thermo2Check_4bits' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:39]
INFO: [Synth 8-3491] module 'Thermo2Check_4bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:34' bound to instance 'thcheck2' of component 'Thermo2Check_4bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:68]
INFO: [Synth 8-3491] module 'Thermo2Check_4bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:34' bound to instance 'thcheck3' of component 'Thermo2Check_4bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:76]
INFO: [Synth 8-3491] module 'Thermo2Check_4bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Check_4bits.vhd:34' bound to instance 'thcheck4' of component 'Thermo2Check_4bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:84]
INFO: [Synth 8-3491] module 'Count12Bits2_4b' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:34' bound to instance 'c' of component 'Count12Bits2_4b' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Count12Bits2_4b' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:39]
INFO: [Synth 8-3491] module 'Count4Bits_1Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count4Bits_1Bits.vhd:34' bound to instance 'h1' of component 'Count4Bits_1Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Count4Bits_1Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count4Bits_1Bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Count4Bits_1Bits' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count4Bits_1Bits.vhd:39]
INFO: [Synth 8-3491] module 'Count4Bits_1Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count4Bits_1Bits.vhd:34' bound to instance 'h2' of component 'Count4Bits_1Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:64]
INFO: [Synth 8-3491] module 'Count4Bits_1Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count4Bits_1Bits.vhd:34' bound to instance 'h3' of component 'Count4Bits_1Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:69]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'a1' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:35]
INFO: [Synth 8-3491] module 'Add1BitA' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitA.vhd:26' bound to instance 'Adder1' of component 'Add1BitA' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Add1BitA' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitA.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Add1BitA' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitA.vhd:34]
INFO: [Synth 8-3491] module 'Add1BitB' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitB.vhd:26' bound to instance 'Adder2' of component 'Add1BitB' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Add1BitB' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitB.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Add1BitB' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitB.vhd:34]
INFO: [Synth 8-3491] module 'Add1BitA' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitA.vhd:26' bound to instance 'Adder3' of component 'Add1BitA' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:72]
INFO: [Synth 8-3491] module 'Add1BitB' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add1BitB.vhd:26' bound to instance 'Adder4' of component 'Add1BitB' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Add4Bits' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:35]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'a2' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Count12Bits2_4b' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Count12Bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Thermo2Bin' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Thermo2Bin.vhd:40]
INFO: [Synth 8-3491] module 'Bin2DualBCD' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:34' bound to instance 'toBCD' of component 'Bin2DualBCD' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:170]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'Bin2DualBCD_NS' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_NS.vhd:34' bound to instance 'bin2dual_ns' of component 'Bin2DualBCD_NS' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_NS' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_NS.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_NS' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_NS.vhd:40]
INFO: [Synth 8-3491] module 'Moins_5' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Moins_5.vhd:34' bound to instance 'h_moins_5' of component 'Moins_5' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Moins_5' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Moins_5.vhd:39]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'adder' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Moins_5.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Moins_5' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Moins_5.vhd:39]
INFO: [Synth 8-3491] module 'Bin2DualBCD_S' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_S.vhd:34' bound to instance 'bin2dual_s' of component 'Bin2DualBCD_S' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:74]
INFO: [Synth 8-638] synthesizing module 'Bin2DualBCD_S' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_S.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD_S' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD_S.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bin2DualBCD' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bin2DualBCD.vhd:42]
INFO: [Synth 8-3491] module 'Bouton2Bin' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:34' bound to instance 'mux' of component 'Bouton2Bin' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Bouton2Bin' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:48]
WARNING: [Synth 8-614] signal 'Dizaines' is read in the process but is not in the sensitivity list [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Unites_ns' is read in the process but is not in the sensitivity list [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'ADCbin' is read in the process but is not in the sensitivity list [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Code_signe' is read in the process but is not in the sensitivity list [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:52]
WARNING: [Synth 8-614] signal 'Unite_s' is read in the process but is not in the sensitivity list [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Bouton2Bin' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Bouton2Bin.vhd:48]
INFO: [Synth 8-3491] module 'Fct2_3' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:34' bound to instance 'fact2_3' of component 'Fct2_3' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Fct2_3' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:39]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h1' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:72]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h2' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:78]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h3' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:85]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h4' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:92]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h6' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:99]
INFO: [Synth 8-3491] module 'Add4Bits' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/imports/new/Add4Bits.vhd:27' bound to instance 'h7' of component 'Add4Bits' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Fct2_3' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Fct2_3.vhd:39]
INFO: [Synth 8-3491] module 'Decodeur3_8' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Decodeur3_8.vhd:34' bound to instance 'decode3_8' of component 'Decodeur3_8' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Decodeur3_8' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Decodeur3_8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decodeur3_8' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Decodeur3_8.vhd:39]
INFO: [Synth 8-3491] module 'Parite' declared at 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Parite.vhd:34' bound to instance 'h_parite' of component 'Parite' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Parite' [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Parite.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Parite.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Parite' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/sources_1/new/Parite.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AppCombi_top' (0#1) [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:44]
WARNING: [Synth 8-3848] Net o_led6_r in module/entity AppCombi_top does not have driver. [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:38]
WARNING: [Synth 8-7129] Port o_led[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_led6_r in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[2] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[2] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[1] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[0] in module AppCombi_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1374.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1374.410 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1374.410 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1374.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'led6_g'. [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AppCombi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AppCombi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1444.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 18    
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    8 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  14 Input    3 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 36    
	  14 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_led[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_led6_r in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[2] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[3] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[2] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[1] in module AppCombi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[0] in module AppCombi_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |    25|
|7     |LUT5   |     6|
|8     |LUT6   |    29|
|9     |FDRE   |    30|
|10    |IBUF   |    17|
|11    |OBUF   |    20|
|12    |OBUFT  |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1444.988 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.988 ; gain = 70.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1444.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5f01fb76
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 24 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1444.988 ; gain = 70.578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/github/UdeS_S4_APP1/problematique-validation/pb_APP_log_comb.runs/synth_1/AppCombi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AppCombi_top_utilization_synth.rpt -pb AppCombi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 10 21:04:31 2022...
