<stg><name>mlp</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:20  %bias_added_0_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_0_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:21  %bias_added_1_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_1_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:22  %bias_added_2_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_2_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:23  %bias_added_3_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_3_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:24  %bias_added_4_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_4_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:25  %bias_added_5_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_5_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:26  %bias_added_6_V = alloca [51 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_6_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:27  %bias_added_7_V = alloca [44 x i18], align 4

]]></Node>
<StgValue><ssdm name="bias_added_7_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:28  %L1_no_activ_V = alloca [25 x i18], align 4

]]></Node>
<StgValue><ssdm name="L1_no_activ_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:29  %L1_activ_V = alloca [25 x i18], align 4

]]></Node>
<StgValue><ssdm name="L1_activ_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:30  %L2_bias_added_V = alloca [26 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_bias_added_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:31  %L2_out_V = alloca [10 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_out_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop2.preheader:32  %L2_out_activ_V = alloca [10 x i18], align 4

]]></Node>
<StgValue><ssdm name="L2_out_activ_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop2.preheader:33  call fastcc void @add_bias_pre_L1([50 x i18]* %input_0_V, [50 x i18]* %input_1_V, [50 x i18]* %input_2_V, [50 x i18]* %input_3_V, [50 x i18]* %input_4_V, [50 x i18]* %input_5_V, [50 x i18]* %input_6_V, [50 x i18]* %input_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop2.preheader:33  call fastcc void @add_bias_pre_L1([50 x i18]* %input_0_V, [50 x i18]* %input_1_V, [50 x i18]* %input_2_V, [50 x i18]* %input_3_V, [50 x i18]* %input_4_V, [50 x i18]* %input_5_V, [50 x i18]* %input_6_V, [50 x i18]* %input_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18">
<![CDATA[
arrayctor.loop2.preheader:34  call fastcc void @mvprod_layer_1([1275 x i18]* %weights_L1_0_V, [1275 x i18]* %weights_L1_1_V, [1275 x i18]* %weights_L1_2_V, [1275 x i18]* %weights_L1_3_V, [1275 x i18]* %weights_L1_4_V, [1275 x i18]* %weights_L1_5_V, [1275 x i18]* %weights_L1_6_V, [1100 x i18]* %weights_L1_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V, [25 x i18]* %L1_no_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18">
<![CDATA[
arrayctor.loop2.preheader:34  call fastcc void @mvprod_layer_1([1275 x i18]* %weights_L1_0_V, [1275 x i18]* %weights_L1_1_V, [1275 x i18]* %weights_L1_2_V, [1275 x i18]* %weights_L1_3_V, [1275 x i18]* %weights_L1_4_V, [1275 x i18]* %weights_L1_5_V, [1275 x i18]* %weights_L1_6_V, [1100 x i18]* %weights_L1_7_V, [51 x i18]* %bias_added_0_V, [51 x i18]* %bias_added_1_V, [51 x i18]* %bias_added_2_V, [51 x i18]* %bias_added_3_V, [51 x i18]* %bias_added_4_V, [51 x i18]* %bias_added_5_V, [51 x i18]* %bias_added_6_V, [44 x i18]* %bias_added_7_V, [25 x i18]* %L1_no_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:35  call fastcc void @sigmoid_activation_L.1([25 x i18]* %L1_no_activ_V, [25 x i18]* %L1_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:35  call fastcc void @sigmoid_activation_L.1([25 x i18]* %L1_no_activ_V, [25 x i18]* %L1_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:36  call fastcc void @add_bias_pre_L2([25 x i18]* %L1_activ_V, [26 x i18]* %L2_bias_added_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:36  call fastcc void @add_bias_pre_L2([25 x i18]* %L1_activ_V, [26 x i18]* %L2_bias_added_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
arrayctor.loop2.preheader:37  call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="37" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
arrayctor.loop2.preheader:37  call fastcc void @mvprod_layer_2([260 x i18]* %weights_L2_V, [26 x i18]* %L2_bias_added_V, [10 x i18]* %L2_out_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="38" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:38  call fastcc void @sigmoid_activation_L([10 x i18]* %L2_out_V, [10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
arrayctor.loop2.preheader:38  call fastcc void @sigmoid_activation_L([10 x i18]* %L2_out_V, [10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="40" st_id="13" stage="2" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:39  %digit = call fastcc i32 @classify([10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name="digit"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayctor.loop2.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1100 x i18]* %weights_L1_7_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_6_V), !map !150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_5_V), !map !156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_4_V), !map !162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_3_V), !map !168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_2_V), !map !174

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_1_V), !map !180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([1275 x i18]* %weights_L1_0_V), !map !186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_7_V), !map !192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_6_V), !map !198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_5_V), !map !204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_4_V), !map !210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_3_V), !map !216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_2_V), !map !222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_1_V), !map !228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %input_0_V), !map !234

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap([260 x i18]* %weights_L2_V), !map !240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !247

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop2.preheader:19  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @mlp_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="18">
<![CDATA[
arrayctor.loop2.preheader:39  %digit = call fastcc i32 @classify([10 x i18]* %L2_out_activ_V)

]]></Node>
<StgValue><ssdm name="digit"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:40  %digit_load_loc_chann = call fastcc i32 @Block_arrayctor.loop(i32 %digit)

]]></Node>
<StgValue><ssdm name="digit_load_loc_chann"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop2.preheader:41  %tmp = call fastcc i32 @"__../src/mlp.cpp_lin"(i32 %digit_load_loc_chann)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop2.preheader:42  ret i32 %tmp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
