{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generate 16 Variations of a single LUT Design"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "for i in range(1,16):\n",
    "    output = f\"{bin(i)[2:]}\".zfill(16)\n",
    "    # print(output)\n",
    "\n",
    "    fh = open(f\"./results/design_files/design_{i}.v\",\"w+\")\n",
    "    # fh.write(f\"{output}\")\n",
    "    fh.write(f\"`timescale 1ns / 1ps\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"module generic_func(lut_in3, lut_in2, lut_in1, lut_in0, lut_out);\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    # fh.write(f\"input wire [3:0] lut_in;\\n\")\n",
    "    for j in range(4):\n",
    "        fh.write(f\"input wire lut_in{j};\\n\")\n",
    "    fh.write(f\"output reg lut_out;\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"always @(*) begin\\n\")\n",
    "    fh.write(f\"\\tcase ({{lut_in3, lut_in2, lut_in1, lut_in0}})\\n\")\n",
    "    for j in range(16):\n",
    "        fh.write(f\"\\t\\t4'b{bin(j)[2:].zfill(4)}: lut_out <= {output[j]};\\n\")\n",
    "    fh.write(f\"\\t\\tdefault: lut_out <= 0;\\n\")\n",
    "    fh.write(f\"\\tendcase\\n\")\n",
    "    fh.write(f\"end\\n\")\n",
    "    fh.write(f\"endmodule\\n\")\n",
    "    fh.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## OpenFPGA Build Commands\n",
    "```\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/bank_fpga\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/frame_fpga\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/cc_fpga\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "bench0\n",
      "bench1\n",
      "bench2\n",
      "bench3\n",
      "bench4\n",
      "bench5\n",
      "bench6\n",
      "bench7\n",
      "bench8\n",
      "bench9\n",
      "bench10\n",
      "bench11\n",
      "bench12\n",
      "bench13\n",
      "bench14\n",
      "bench15\n"
     ]
    }
   ],
   "source": [
    "for i in range(16):\n",
    "    print(f\"bench{i}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Code to Generate 1,000 Randomized Designs\n",
    "\n",
    "### Constraints \n",
    "- 2x2 CLB\n",
    "- 16 LUTs (Random Number Instantiated)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "import os\n",
    "import shutil\n",
    "\n",
    "design_dir = \"./results/random_designs\"\n",
    "\n",
    "shutil.rmtree(design_dir)\n",
    "os.mkdir(design_dir)\n",
    "\n",
    "class Wire:\n",
    "    def __init__(self,name,lut,idx,dir):\n",
    "        self.name = name\n",
    "        self.lut = lut\n",
    "        self.idx = idx\n",
    "        self.dir = dir\n",
    "\n",
    "for i in range(20000):\n",
    "    # output = f\"{bin(i)[2:]}\".zfill(16)\n",
    "    # print(output)\n",
    "\n",
    "    index = i\n",
    "    index_str = f\"{(index + 1)}\".zfill(5)\n",
    "    \n",
    "    os.mkdir(f\"{design_dir}/{index_str}\")\n",
    "    fh = open(f\"{design_dir}/{index_str}/design.v\",\"w+\")\n",
    "\n",
    "    # NUM_LUTS = random.randint(1,16)\n",
    "    NUM_LUTS = random.randint(1,16)\n",
    "    NUM_LUT_INPUTS = 4\n",
    "    # MAX_NUM_INPUTS = 5\n",
    "    # NUM_INPUTS = random.randont(4,128-NUM_LUTS)\n",
    "    # NUM_INPUTS = random.randint(4, 64 - NUM_LUTS)\n",
    "    NUM_INPUTS = 4\n",
    "    # NUM_OUTPUTS = random.randint(16)\n",
    "\n",
    "    wires = []\n",
    "   \n",
    "\n",
    "    fh.write(f\"// design #: {index_str}\\n\")\n",
    "    fh.write(f\"// num luts #: {NUM_LUTS}\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "\n",
    "\n",
    "    fh.write(f\"`timescale 1ns / 1ps\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "    # fh.write(f\"module generic_func(fpga_in_0, fpga_in_1, fpga_in_2, fpga_in_3\")\n",
    "    fh.write(f\"module fpga_design(\")\n",
    "    for lut_input_idx in range(NUM_INPUTS):\n",
    "        fh.write(f\"fpga_in_{lut_input_idx}, \")\n",
    "        # wires.append(Wire(f\"fpga_in_{lut_input_idx}\",-1,-1,\"in\"))\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        if lut_idx < NUM_LUTS - 1:\n",
    "            fh.write(f\"fpga_out_{lut_idx}, \")\n",
    "            # wires.append(Wire(f\"fpga_out_{lut_idx}\",-1,-1,\"out\"))\n",
    "            \n",
    "        else:\n",
    "            fh.write(f\"fpga_out_{lut_idx}\")\n",
    "    fh.write(f\");\\n\")\n",
    "    fh.write(f\"\\n\")\n",
    "\n",
    "    for j in range(NUM_INPUTS):\n",
    "        fh.write(f\"input wire fpga_in_{j};\\n\")\n",
    "\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        fh.write(f\"output reg fpga_out_{lut_idx};\\n\")\n",
    "\n",
    "\n",
    "    # randomize connections between LUTs with wires\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "\n",
    "        ## declare LUT wire inputs\n",
    "        fh.write(f\"// LUT {lut_idx} Inputs \\n\")\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS):\n",
    "            in_wire_name = f\"lut_{lut_idx}_in_{lut_input_idx}\"\n",
    "            fh.write(f\"wire {in_wire_name};\\n\")\n",
    "            wires.append(Wire(in_wire_name, lut_idx, lut_input_idx, \"in\"))\n",
    "\n",
    "        ## declare LUT output\n",
    "        out_wire_name = f\"lut_{lut_idx}_out\"\n",
    "        fh.write(f\"wire {out_wire_name};\\n\")\n",
    "\n",
    "        ## assign LUT output to FPGA output\n",
    "        fh.write(f\"assign fpga_out_{lut_idx} = lut_{lut_idx}_out;\\n\")\n",
    "\n",
    "        ## randomly assign lut inputs\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS):\n",
    "            lut_input_choice = random.randint(0,NUM_INPUTS - 1)\n",
    "            fh.write(f\"assign lut_{lut_idx}_in_{lut_input_idx} = fpga_in_{lut_input_choice};\\n\")\n",
    "\n",
    "\n",
    "        fh.write(f\"\\n\")\n",
    "\n",
    "\n",
    "    for lut_idx in range(NUM_LUTS):\n",
    "        fh.write(f\"\\n\")\n",
    "        fh.write(f\"always @(*) begin\\n\")\n",
    "        fh.write(f\"\\tcase ({{\")\n",
    "        for lut_input_idx in range(NUM_LUT_INPUTS-1,-1,-1):\n",
    "            if lut_input_idx > 0:\n",
    "                fh.write(f\"lut_{lut_idx}_in_{lut_input_idx}, \")\n",
    "            else:\n",
    "                fh.write(f\"lut_{lut_idx}_in_{lut_input_idx}\")\n",
    "        fh.write(f\"}})\\n\")\n",
    "        for j in range(2**NUM_LUT_INPUTS):\n",
    "            fh.write(f\"\\t\\t4'b{bin(j)[2:].zfill(4)}: lut_{lut_idx}_out <= {random.randint(0,1)};\\n\")\n",
    "        fh.write(f\"\\t\\tdefault: lut_{lut_idx}_out <= 0;\\n\")\n",
    "        fh.write(f\"\\tendcase\\n\")\n",
    "        fh.write(f\"end\\n\")\n",
    "\n",
    "    fh.write(f\"endmodule\\n\")\n",
    "    fh.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "# write task.conf\n",
    "\n",
    "NUM_DESIGNS=20000\n",
    "\n",
    "fh = open(f\"./results/random_designs/task.conf\",\"w+\")\n",
    "\n",
    "\n",
    "fh.write(f\"[GENERAL]\\n\")\n",
    "fh.write(f\"run_engine=openfpga_shell\\n\")\n",
    "fh.write(f\"power_tech_file = ${{PATH:OPENFPGA_PATH}}/openfpga_flow/tech/PTM_45nm/45nm.xml\\n\")\n",
    "fh.write(f\"power_analysis = true\\n\")\n",
    "fh.write(f\"spice_output=false\\n\")\n",
    "fh.write(f\"verilog_output=true\\n\")\n",
    "fh.write(f\"timeout_each_job = 20*60\\n\")\n",
    "fh.write(f\"fpga_flow=yosys_vpr\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "fh.write(f\"[OpenFPGA_SHELL]\\n\")\n",
    "fh.write(f\"openfpga_shell_template=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_shell_scripts/write_full_testbench_example_script.openfpga\\n\")\n",
    "fh.write(f\"openfpga_arch_file=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_arch/k4_N4_40nm_cc_openfpga.xml\\n\")\n",
    "fh.write(f\"openfpga_sim_setting_file=${{PATH:OPENFPGA_PATH}}/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml\\n\")\n",
    "fh.write(f\"openfpga_vpr_device_layout=--device 2x2 --route_chan_width 40\\n\")\n",
    "fh.write(f\"openfpga_fast_configuration=\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "fh.write(f\"[ARCHITECTURES]\\n\")\n",
    "fh.write(f\"arch0=${{PATH:OPENFPGA_PATH}}/openfpga_flow/vpr_arch/k4_N4_tileable_40nm_new.xml\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "fh.write(f\"[BENCHMARKS]\\n\")\n",
    "for i in range(NUM_DESIGNS):\n",
    "    design_num = f\"{(i+1)}\".zfill(5)\n",
    "    fh.write(f\"bench{i}=${{PATH:OPENFPGA_PATH}}/debug/architectures/arch_gen/results/random_designs/{design_num}/design.v\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "fh.write(f\"[SYNTHESIS_PARAM]\\n\")\n",
    "fh.write(f\"bench_read_verilog_options_common = -nolatches\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "for i in range(NUM_DESIGNS):\n",
    "    design_num = f\"{(i+1)}\".zfill(4)\n",
    "    fh.write(f\"bench{i}_top=fpga_design\\n\")\n",
    "    fh.write(f\"bench{i}_chan_width=16\\n\")\n",
    "fh.write(f\"\\n\")\n",
    "\n",
    "fh.write(f\"[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]\\n\")\n",
    "fh.write(f\"end_flow_with_test=\\n\")\n",
    "\n",
    "\n",
    "fh.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "```\n",
    "python3 openfpga_flow/scripts/run_fpga_task.py basic_tests/0_debug_task/random_designs --maxthreads=8 --debug\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "os.mkdir(f\"/home/oshears/Documents/openfpga/OpenFPGA/openfpga_flow/tasks/basic_tests/1_random_designs/design_{design_num}\")\n",
    "os.mkdir(f\"/home/oshears/Documents/openfpga/OpenFPGA/openfpga_flow/tasks/basic_tests/1_random_designs/design_{design_num}/config\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "metadata": {},
   "outputs": [],
   "source": [
    "## copy bitstreams script\n",
    "\n",
    "fh = open(\"/home/oshears/Documents/openfpga/OpenFPGA/debug/scripts/copy_bitstreams.sh\",\"w+\")\n",
    "\n",
    "run_folder = \"run014\"\n",
    "fh.write(\"rm -rf /home/oshears/Documents/openfpga/OpenFPGA/debug/architectures/random_bitstreams\\n\")\n",
    "fh.write(\"mkdir /home/oshears/Documents/openfpga/OpenFPGA/debug/architectures/random_bitstreams\\n\")\n",
    "for i in range(20000):\n",
    "    idx = f\"{i}\".zfill(5)\n",
    "    fh.write(f\"cp /home/oshears/Documents/openfpga/OpenFPGA/openfpga_flow/tasks/basic_tests/0_debug_task/random_designs/{run_folder}/k4_N4_tileable_40nm_new/bench{i}_fpga_design/MIN_ROUTE_CHAN_WIDTH/fabric_bitstream.bit /home/oshears/Documents/openfpga/OpenFPGA/debug/architectures/random_bitstreams/bitstream_{idx}.bit\\n\")\n",
    "\n",
    "fh.close()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## check bitstream lengths"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'1702': 20000}\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "files = [f for f in os.listdir(\"../random_bitstreams/\")]\n",
    "files.sort()\n",
    "\n",
    "lengths = {}\n",
    "for file in files:\n",
    "    fh = open(f\"../random_bitstreams/{file}\")\n",
    "    \n",
    "    fh.readline()\n",
    "    fh.readline()\n",
    "    fh.readline()\n",
    "    lengthLine = fh.readline()\n",
    "    lengthLine = lengthLine.strip()\n",
    "    lengthLine = lengthLine.split(\" \")\n",
    "    length = lengthLine[-1]\n",
    "    # print(lengthLine.strip())\n",
    "    if length in lengths.keys():\n",
    "        lengths[length] += 1\n",
    "    else:\n",
    "        lengths[length] = 1\n",
    "        \n",
    "    # if length != \"1702\":\n",
    "    #     print(f\"{file} : {length}\")\n",
    "    fh.close()\n",
    "    \n",
    "print(lengths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Module: grid_clb_1__1_; Bits: 136\n",
      "Module: grid_clb_1__2_; Bits: 136\n",
      "Module: grid_clb_2__1_; Bits: 136\n",
      "Module: grid_clb_2__2_; Bits: 136\n",
      "Module: grid_io_top_1__3_; Bits: 8\n",
      "Module: grid_io_top_2__3_; Bits: 8\n",
      "Module: grid_io_right_3__2_; Bits: 8\n",
      "Module: grid_io_right_3__1_; Bits: 8\n",
      "Module: grid_io_bottom_2__0_; Bits: 8\n",
      "Module: grid_io_bottom_1__0_; Bits: 8\n",
      "Module: grid_io_left_0__1_; Bits: 8\n",
      "Module: grid_io_left_0__2_; Bits: 8\n",
      "Module: sb_0__0_; Bits: 72\n",
      "Module: sb_0__1_; Bits: 76\n",
      "Module: sb_0__2_; Bits: 72\n",
      "Module: sb_1__0_; Bits: 74\n",
      "Module: sb_1__1_; Bits: 80\n",
      "Module: sb_1__2_; Bits: 80\n",
      "Module: sb_2__0_; Bits: 72\n",
      "Module: sb_2__1_; Bits: 80\n",
      "Module: sb_2__2_; Bits: 72\n",
      "Module: cbx_1__0_; Bits: 40\n",
      "Module: cbx_1__1_; Bits: 20\n",
      "Module: cbx_1__2_; Bits: 44\n",
      "Module: cbx_2__0_; Bits: 40\n",
      "Module: cbx_2__1_; Bits: 20\n",
      "Module: cbx_2__2_; Bits: 44\n",
      "Module: cby_0__1_; Bits: 40\n",
      "Module: cby_0__2_; Bits: 40\n",
      "Module: cby_1__1_; Bits: 20\n",
      "Module: cby_1__2_; Bits: 20\n",
      "Module: cby_2__1_; Bits: 44\n",
      "Module: cby_2__2_; Bits: 44\n",
      "Total Bit Length: 1702\n",
      "grid_io_bottom_1__0_: 8\n",
      "grid_io_bottom_2__0_: 8\n",
      "grid_io_right_3__1_: 8\n",
      "grid_io_right_3__2_: 8\n",
      "sb_2__2_: 72\n",
      "cbx_2__2_: 44\n",
      "grid_io_top_2__3_: 8\n",
      "sb_1__2_: 80\n",
      "cbx_1__2_: 44\n",
      "grid_io_top_1__3_: 8\n",
      "sb_0__2_: 72\n",
      "sb_0__1_: 76\n",
      "cby_0__2_: 40\n",
      "grid_io_left_0__2_: 8\n",
      "sb_0__0_: 72\n",
      "cby_0__1_: 40\n",
      "grid_io_left_0__1_: 8\n",
      "sb_1__0_: 74\n",
      "cbx_1__0_: 40\n",
      "cby_1__1_: 20\n",
      "grid_clb_1__1_: 136\n",
      "sb_2__0_: 72\n",
      "cbx_2__0_: 40\n",
      "cby_2__1_: 44\n",
      "grid_clb_2__1_: 136\n",
      "sb_2__1_: 80\n",
      "cbx_2__1_: 20\n",
      "cby_2__2_: 44\n",
      "grid_clb_2__2_: 136\n",
      "sb_1__1_: 80\n",
      "cbx_1__1_: 20\n",
      "cby_1__2_: 20\n",
      "grid_clb_1__2_: 136\n"
     ]
    }
   ],
   "source": [
    "import xml.etree.ElementTree as ET\n",
    "tree = ET.parse('/home/oshears/Documents/openfpga/OpenFPGA/openfpga_flow/tasks/basic_tests/0_debug_task/random_designs/run006/k4_N4_tileable_40nm_new/bench0_fpga_design/MIN_ROUTE_CHAN_WIDTH/fabric_independent_bitstream.xml')\n",
    "root = tree.getroot()\n",
    "\n",
    "def recurseBitLength(root):\n",
    "\n",
    "    total_bits = 0\n",
    "\n",
    "    for child in root:\n",
    "        total_bits += recurseBitLength(child)\n",
    "    \n",
    "    if \"value\" in root.attrib.keys():\n",
    "        total_bits += 1\n",
    "    \n",
    "    return total_bits\n",
    "\n",
    "total_bit_length = 0\n",
    "bit_dict = {}\n",
    "for child in root:\n",
    "    # print(child.attrib)\n",
    "    child_bit_length = recurseBitLength(child)\n",
    "    # print(child_bit_length)\n",
    "    bit_dict[child.attrib['name']] = child_bit_length\n",
    "    print(f\"Module: {child.attrib['name']}; Bits: {child_bit_length}\")\n",
    "    total_bit_length += child_bit_length\n",
    "\n",
    "\n",
    "\n",
    "print(f\"Total Bit Length: {total_bit_length}\")\n",
    "\n",
    "\n",
    "print(f\"grid_io_bottom_1__0_: {bit_dict['grid_io_bottom_1__0_']}\")\n",
    "print(f\"grid_io_bottom_2__0_: {bit_dict['grid_io_bottom_2__0_']}\")\n",
    "print(f\"grid_io_right_3__1_: {bit_dict['grid_io_right_3__1_']}\")\n",
    "print(f\"grid_io_right_3__2_: {bit_dict['grid_io_right_3__2_']}\")\n",
    "print(f\"sb_2__2_: {bit_dict['sb_2__2_']}\")\n",
    "print(f\"cbx_2__2_: {bit_dict['cbx_2__2_']}\")\n",
    "print(f\"grid_io_top_2__3_: {bit_dict['grid_io_top_2__3_']}\")\n",
    "print(f\"sb_1__2_: {bit_dict['sb_1__2_']}\")\n",
    "print(f\"cbx_1__2_: {bit_dict['cbx_1__2_']}\")\n",
    "print(f\"grid_io_top_1__3_: {bit_dict['grid_io_top_1__3_']}\")\n",
    "print(f\"sb_0__2_: {bit_dict['sb_0__2_']}\")\n",
    "print(f\"sb_0__1_: {bit_dict['sb_0__1_']}\")\n",
    "print(f\"cby_0__2_: {bit_dict['cby_0__2_']}\")\n",
    "print(f\"grid_io_left_0__2_: {bit_dict['grid_io_left_0__2_']}\")\n",
    "print(f\"sb_0__0_: {bit_dict['sb_0__0_']}\")\n",
    "print(f\"cby_0__1_: {bit_dict['cby_0__1_']}\")\n",
    "print(f\"grid_io_left_0__1_: {bit_dict['grid_io_left_0__1_']}\")\n",
    "print(f\"sb_1__0_: {bit_dict['sb_1__0_']}\")\n",
    "print(f\"cbx_1__0_: {bit_dict['cbx_1__0_']}\")\n",
    "print(f\"cby_1__1_: {bit_dict['cby_1__1_']}\")\n",
    "print(f\"grid_clb_1__1_: {bit_dict['grid_clb_1__1_']}\")\n",
    "print(f\"sb_2__0_: {bit_dict['sb_2__0_']}\")\n",
    "print(f\"cbx_2__0_: {bit_dict['cbx_2__0_']}\")\n",
    "print(f\"cby_2__1_: {bit_dict['cby_2__1_']}\")\n",
    "print(f\"grid_clb_2__1_: {bit_dict['grid_clb_2__1_']}\")\n",
    "print(f\"sb_2__1_: {bit_dict['sb_2__1_']}\")\n",
    "print(f\"cbx_2__1_: {bit_dict['cbx_2__1_']}\")\n",
    "print(f\"cby_2__2_: {bit_dict['cby_2__2_']}\")\n",
    "print(f\"grid_clb_2__2_: {bit_dict['grid_clb_2__2_']}\")\n",
    "print(f\"sb_1__1_: {bit_dict['sb_1__1_']}\")\n",
    "print(f\"cbx_1__1_: {bit_dict['cbx_1__1_']}\")\n",
    "print(f\"cby_1__2_: {bit_dict['cby_1__2_']}\")\n",
    "print(f\"grid_clb_1__2_: {bit_dict['grid_clb_1__2_']}\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## bitstream annotating"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "bit_mapping = {\"grid_io_bottom_1__0_\": 8,\n",
    "    \"grid_io_bottom_2__0_\": 8,\n",
    "    \"grid_io_right_3__1_\": 8,\n",
    "    \"grid_io_right_3__2_\": 8,\n",
    "    \"sb_2__2_\": 72,\n",
    "    \"cbx_2__2_\": 44,\n",
    "    \"grid_io_top_2__3_\": 8,\n",
    "    \"sb_1__2_\": 80,\n",
    "    \"cbx_1__2_\": 44,\n",
    "    \"grid_io_top_1__3_\": 8,\n",
    "    \"sb_0__2_\": 72,\n",
    "    \"sb_0__1_\": 76,\n",
    "    \"cby_0__2_\": 40,\n",
    "    \"grid_io_left_0__2_\": 8,\n",
    "    \"sb_0__0_\": 72,\n",
    "    \"cby_0__1_\": 40,\n",
    "    \"grid_io_left_0__1_\": 8,\n",
    "    \"sb_1__0_\": 74,\n",
    "    \"cbx_1__0_\": 40,\n",
    "    \"cby_1__1_\": 20,\n",
    "    \"grid_clb_1__1_\": 136,\n",
    "    \"sb_2__0_\": 72,\n",
    "    \"cbx_2__0_\": 40,\n",
    "    \"cby_2__1_\": 44,\n",
    "    \"grid_clb_2__1_\": 136,\n",
    "    \"sb_2__1_\": 80,\n",
    "    \"cbx_2__1_\": 20,\n",
    "    \"cby_2__2_\": 44,\n",
    "    \"grid_clb_2__2_\": 136,\n",
    "    \"sb_1__1_\": 80,\n",
    "    \"cbx_1__1_\": 20,\n",
    "    \"cby_1__2_\": 20,\n",
    "    \"grid_clb_1__2_\": 136}\n",
    "\n",
    "module_order = [\n",
    "    \"grid_io_bottom_1__0_\",\n",
    "    \"grid_io_bottom_2__0_\",\n",
    "    \"grid_io_right_3__1_\",\n",
    "    \"grid_io_right_3__2_\",\n",
    "    \"sb_2__2_\",\n",
    "    \"cbx_2__2_\",\n",
    "    \"grid_io_top_2__3_\",\n",
    "    \"sb_1__2_\",\n",
    "    \"cbx_1__2_\",\n",
    "    \"grid_io_top_1__3_\",\n",
    "    \"sb_0__2_\",\n",
    "    \"sb_0__1_\",\n",
    "    \"cby_0__2_\",\n",
    "    \"grid_io_left_0__2_\",\n",
    "    \"sb_0__0_\",\n",
    "    \"cby_0__1_\",\n",
    "    \"grid_io_left_0__1_\",\n",
    "    \"sb_1__0_\",\n",
    "    \"cbx_1__0_\",\n",
    "    \"cby_1__1_\",\n",
    "    \"grid_clb_1__1_\",\n",
    "    \"sb_2__0_\",\n",
    "    \"cbx_2__0_\",\n",
    "    \"cby_2__1_\",\n",
    "    \"grid_clb_2__1_\",\n",
    "    \"sb_2__1_\",\n",
    "    \"cbx_2__1_\",\n",
    "    \"cby_2__2_\",\n",
    "    \"grid_clb_2__2_\",\n",
    "    \"sb_1__1_\",\n",
    "    \"cbx_1__1_\",\n",
    "    \"cby_1__2_\",\n",
    "    \"grid_clb_1__2_\"\n",
    "]\n",
    "\n",
    "files = [f for f in os.listdir(\"../random_bitstreams/\")]\n",
    "files.sort()\n",
    "\n",
    "lengths = {}\n",
    "for file in files:\n",
    "    fh = open(f\"../random_bitstreams/{file}\")\n",
    "\n",
    "    fh_csv = open(f\"../random_bitstreams/{file}.csv\",\"w+\")\n",
    "    fh_csv.write(f\"module,type,value\\n\")\n",
    "    \n",
    "    # skip first 5 lines\n",
    "    for i in range(5):\n",
    "        fh.readline()\n",
    "\n",
    "    module_idx = len(module_order) - 1\n",
    "    module_bits = 0\n",
    "    for idx in range(1702):\n",
    "        bit_value = fh.readline().strip()\n",
    "        if \"grid_clb\" in module_order[module_idx] and module_bits >= 64:\n",
    "            fh_csv.write(f\"{module_order[module_idx]},lut_data,{bit_value}\\n\")\n",
    "        # elseif \"grid_io\" in module_order[module_idx]:\n",
    "        #     fh_csv.write(f\"{module_order[module_idx]},gpio_dir,{bit_value}\\n\")\n",
    "        else:\n",
    "            fh_csv.write(f\"{module_order[module_idx]},routing,{bit_value}\\n\")\n",
    "        module_bits += 1\n",
    "        if module_bits == bit_mapping[module_order[module_idx]]:\n",
    "            module_idx -= 1\n",
    "            module_bits = 0\n",
    "\n",
    "    fh.close()\n",
    "    fh_csv.close()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
