/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 */

#ifndef S5E9925_DEBUG_H
#define S5E9925_DEBUG_H

/* MEMLOGGER */
#define DSS_MEMLOG_BL_BASE	0x290

/*
 * Do not fix this definition. If you want to change the size or address
 * you should change them at exynos-dpm device tree file.
 */
#define SZ_64K			0x00010000
#define SZ_256K			0x00040000
#define SZ_1M			0x00100000

#define DSS_START_ADDR		0xF0000000
#define DSS_HEADER_SIZE		SZ_64K
#define DSS_KERNEL_SIZE         (2 * SZ_1M)
#define DSS_PLATFORM_SIZE	(4 * SZ_1M)
#define DSS_S2D_SIZE		(21 * SZ_1M)
#define DSS_ARRAYRESET_SIZE	((12 * SZ_1M) + SZ_256K)
#define DSS_ARRAYPANIC_SIZE	((12 * SZ_1M) + SZ_256K)
#define DSS_KEVENTS_SIZE	(5 * SZ_1M)
#define DSS_FIRST_SIZE		DSS_KERNEL_SIZE
#define DSS_LAST_SIZE		DSS_KERNEL_SIZE
#define LOG_ITMON_SIZE		SZ_64K

#define DSS_HEADER_OFFSET	0

#define DSS_HEADER_ADDR		(DSS_START_ADDR + DSS_HEADER_OFFSET)
#define DSS_KERNEL_ADDR		(DSS_HEADER_ADDR + DSS_HEADER_SIZE)
#define DSS_PLATFORM_ADDR	(DSS_KERNEL_ADDR + DSS_KERNEL_SIZE)
#define DSS_S2D_ADDR		(DSS_PLATFORM_ADDR + DSS_PLATFORM_SIZE)
#define DSS_FIRST_ADDR		(DSS_S2D_ADDR + DSS_S2D_SIZE)
#define DSS_ARRAYRESET_ADDR	(DSS_FIRST_ADDR + DSS_FIRST_SIZE)
#define DSS_ARRAYPANIC_ADDR	(DSS_ARRAYRESET_ADDR + DSS_ARRAYRESET_SIZE)
#define DSS_KEVENTS_ADDR	(DSS_ARRAYPANIC_ADDR + DSS_ARRAYPANIC_SIZE)
#define DSS_LAST_ADDR		(DSS_KEVENTS_ADDR + DSS_KEVENTS_SIZE)
#define LOG_ITMON_ADDR		(DSS_LAST_ADDR + DSS_LAST_SIZE)
#endif
