attach ../lang_verilog.so 
       ^ ? "../lang_verilog.so": already loaded, replacing
dc v -10 10 2 
   ^ ? what's this?
#           v(in)      v(out)     iter(0)   
 0.         0.         0.         3.        
#Time       v(in)      v(out)     iter(0)   
 0.         0.         0.         2.        
 241.13n    1.515u     365.f      15.       
 795.57n    4.9987u    2.171p     3.        
 1.2336u    7.7506u    4.963p     3.        
 1.6715u    10.503u    8.96p      3.        
 52.125u    327.51u    8.5358n    3.        
 476.89u    0.0029964  714.31n    3.        
 0.0023908  0.015021   17.938u    3.        
 0.0081104  0.050937   205.92u    3.        
 0.020723   0.12984    0.0013362  3.        
 0.043546   0.2702     0.0058195  3.        
 0.07615    0.46041    0.017352   3.        
 0.10875    0.63136    0.034308   3.        
 0.15766    0.83635    0.067703   3.        
 0.20657    0.96298    0.10742    3.        
 0.25547    0.9994     0.14913    3.        
 0.30438    0.94219    0.18836    3.        
 0.36958    0.73075    0.22929    3.        
 0.43479    0.39834    0.25046    3.        
 0.5        2.4722u    0.24722    3.        
Gnucap   System status
iterations: op=0, dc=3, tran=71, fourier=0, total=98
transient timesteps: accepted=20, rejected=4, total=24
nodes: user=2, subckt=0, model=1, total=3
dctran density=77.8%, ac density=77.8%
