INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/TDC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/VDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VDL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/TDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/TermDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TermDecoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/TDC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/Mux_exp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_exp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/ThermoDecoderTDL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThermoDecoderTDL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/Fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/UartTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UartTx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/BaudGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BaudGen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/new/UartModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UartModule
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/TDC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDC_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/VDL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VDL_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThermoTDL_tb
ERROR: [VRFC 10-1412] syntax error near in [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:52]
ERROR: [VRFC 10-1412] syntax error near is [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:54]
ERROR: [VRFC 10-1412] syntax error near '0' [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:55]
ERROR: [VRFC 10-1412] syntax error near for [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:57]
ERROR: [VRFC 10-91] n is not declared [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:58]
ERROR: [VRFC 10-1525] use := to assign to variable outputdata [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:58]
ERROR: [VRFC 10-1412] syntax error near loop [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:59]
ERROR: [VRFC 10-91] idata is not declared [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:60]
ERROR: [VRFC 10-1012] mismatch on label ; expected behavioral [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:61]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:41]
ERROR: [VRFC 10-1412] syntax error near begin [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd:64]
INFO: [VRFC 10-240] VHDL file /home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoTDL_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/ThermoVDL_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/Mux_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sim_1/new/TDL_tb.vhd" into library xil_defaultlib
